
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76027                       # Simulator instruction rate (inst/s)
host_mem_usage                              201490872                       # Number of bytes of host memory used
host_op_rate                                    85949                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 62260.41                       # Real time elapsed on the host
host_tick_rate                               17067018                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4733456076                       # Number of instructions simulated
sim_ops                                    5351246572                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   232                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1724009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3447669                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     84.643039                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       169726159                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    200519926                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3290283                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    446649100                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     25989155                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     25992715                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3560                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       564861217                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        33491380                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          119                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         837839139                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        810583233                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3288503                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          539323619                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     187676633                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     34231239                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    172408596                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2733456075                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3103489118                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2525860443                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.228686                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.352442                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1623585861     64.28%     64.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    386918226     15.32%     79.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     97408134      3.86%     83.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     85673359      3.39%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     55859323      2.21%     89.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23579815      0.93%     89.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     34128528      1.35%     91.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     31030564      1.23%     92.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    187676633      7.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2525860443                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     30558343                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2508708255                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             613683508                       # Number of loads committed
system.switch_cpus.commit.membars            38034063                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1740752533     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     11450593      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     63253373      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     41838274      1.35%     59.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     17218922      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     57051723      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     68658473      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      9607940      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     59568081      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3803289      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    613683508     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    416602409     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3103489118                       # Class of committed instruction
system.switch_cpus.commit.refs             1030285917                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         484512992                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2733456075                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3103489118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.932227                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.932227                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1900394749                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1800                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    169225948                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3306582855                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        161159332                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         378874770                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3300608                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          6972                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     104468811                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           564861217                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         349894232                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2192630535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        809580                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2953947766                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6604776                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.221671                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    352265267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    229206694                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.159229                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548198272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.310575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.652033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1919048296     75.31%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         68402379      2.68%     77.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         63886529      2.51%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         78653916      3.09%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         70980132      2.79%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28525483      1.12%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         25908504      1.02%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         16874359      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        275918674     10.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548198272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3911087                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        552146570                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.264239                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1087601509                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          421662740                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19099672                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     640852154                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     34352484                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        58604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    425783203                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3275809945                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     665938769                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5350431                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3221533781                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      49331746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3300608                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      49337763                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          682                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     15609681                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        17361                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     26751777                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     27168633                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      9180794                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        17361                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1759474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2151613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3217852634                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3192669743                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590787                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1901064241                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.252912                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3193507181                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3064651209                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1918294834                       # number of integer regfile writes
system.switch_cpus.ipc                       1.072701                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.072701                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1782005031     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     11451156      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     67087023      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     41839697      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     18130136      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     58900028      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     68658490      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     11501999      0.36%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     73675242      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3803289      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            4      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    665956217     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    423875840     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3226884216                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            62928992                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019501                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3984895      6.33%      6.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             50      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           185      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      8211674     13.05%     19.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      4433861      7.05%     26.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            20      0.00%     26.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1880730      2.99%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22338381     35.50%     64.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22079196     35.09%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2712138417                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7932990865                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2664299066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2744901700                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3241457460                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3226884216                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     34352485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    172320764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2855                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       121246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    359845283                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548198272                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.266340                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.985471                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1486757882     58.35%     58.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    331355596     13.00%     71.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    204643071      8.03%     79.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    141287023      5.54%     84.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    136703673      5.36%     90.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     76627239      3.01%     93.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     93396277      3.67%     96.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     47367228      1.86%     98.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     30060283      1.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548198272                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.266339                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      577674727                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1131907682                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    528370677                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    703245986                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     15454877                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     22822755                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    640852154                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    425783203                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4920262828                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      394552737                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        73868209                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3402387850                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16411356                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        209599778                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      196709143                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        196825                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6268955962                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3285963725                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3639156690                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         434769665                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          97122                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3300608                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     289450872                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        236768722                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3068282525                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1537209138                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     46806384                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         537225263                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     34352618                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    816705815                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5614078508                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6574133806                       # The number of ROB writes
system.switch_cpus.timesIdled                      19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        667862628                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       428063825                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          367                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5997704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11995408                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1165                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1721925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       930365                       # Transaction distribution
system.membus.trans_dist::CleanEvict           793296                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2083                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1721925                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2584680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2586997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5171677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5171677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    169815296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    169944448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    339759744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               339759744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1724008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1724008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1724008                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6246107017                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6250925157                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16398887460                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5995219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3210665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4511321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2485                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5995173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17992974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17993112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1059578624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1059590400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1724328                       # Total snoops (count)
system.tol2bus.snoopTraffic                 119086720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7722032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000198                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014084                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7720500     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1532      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7722032                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8805702264                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12505116930                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             95910                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    110290048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         110292736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     59522560                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       59522560                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       861641                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             861662                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       465020                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            465020                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    103792675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            103795204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      56015985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            56015985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      56015985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    103792675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           159811190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    930040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1719765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000306679284                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        52500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        52500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3305009                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            878187                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     861662                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    465020                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1723324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  930040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  3517                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           132358                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           117392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           118815                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           113846                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           113354                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           122230                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           118085                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            98288                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            87256                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            78759                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           92160                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           93928                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          102898                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           97818                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          113551                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          119069                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            65198                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            50720                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            55036                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            53864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            54618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            64986                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            62392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            60258                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            53734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            47786                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           60584                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           60308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           59778                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           50310                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           60226                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           70221                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 40726645779                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8599035000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            72973027029                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23680.94                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42430.94                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  874817                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 454461                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.87                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               48.86                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1723324                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              930040                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 858658                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 858577                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1264                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1201                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     57                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     48                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 43549                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 43919                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 52270                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 52364                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 52513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 52511                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 52515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 52512                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 52504                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 52517                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 52569                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 52661                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 52839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 53502                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 53279                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 52511                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 52501                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 52500                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   473                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1320547                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   128.423097                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   125.253288                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    31.349771                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        88880      6.73%      6.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1190570     90.16%     96.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        37848      2.87%     99.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2888      0.22%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          292      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           32      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1320547                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        52500                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     32.757924                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.008263                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.721149                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             17      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           188      0.36%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1042      1.98%      2.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2961      5.64%      8.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         5279     10.06%     18.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         7365     14.03%     32.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         8055     15.34%     47.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         7765     14.79%     62.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         6373     12.14%     74.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         4856      9.25%     83.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3411      6.50%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2125      4.05%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1342      2.56%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          794      1.51%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          437      0.83%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          234      0.45%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          140      0.27%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           59      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           21      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           19      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        52500                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        52500                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.714648                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.695165                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.816716                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8553     16.29%     16.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             376      0.72%     17.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           42144     80.27%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             375      0.71%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1036      1.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              10      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        52500                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             110067648                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 225088                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               59521216                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              110292736                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            59522560                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      103.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       56.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   103.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    56.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.25                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062599364555                       # Total gap between requests
system.mem_ctrls0.avgGap                    800945.04                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    110064960                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     59521216                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2529.645375957586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 103580847.142468988895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 56014720.545302338898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1723282                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       930040                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2321754                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  72970705275                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24643614286593                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     55279.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42344.03                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  26497370.31                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   50.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          4436082000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2357829705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5608034460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2416583340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    328853751990                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    131108335680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      558661152615                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       525.749480                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 337661162483                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 689455912435                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4992630720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2653646160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6671387520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2438115840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    355669587810                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    108526980480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      564832883970                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       531.557624                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 278805814222                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 748311260696                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    110377088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         110380288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     59564160                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       59564160                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       862321                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             862346                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       465345                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            465345                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    103874587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            103877599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      56055135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            56055135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      56055135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    103874587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           159932733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    930690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1721037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000321066622                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        52527                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        52527                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3307210                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            878779                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     862346                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    465345                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1724692                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  930690                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  3605                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           132056                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           118968                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           117799                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           113668                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           114676                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           123844                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           118732                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            98455                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            86191                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            77334                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           90739                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           93393                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          104478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           98504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          113581                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          118669                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            66464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            51090                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            53836                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            53406                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            56060                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            66239                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            63258                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            59926                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            52288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            46366                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           59308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           60300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           60672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           50358                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           61420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           69672                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 40818086735                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                8605435000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            73088467985                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23716.46                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42466.46                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  875253                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 455266                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.85                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               48.92                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1724692                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              930690                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 859504                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 859374                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1022                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    999                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     96                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     92                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 43562                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 43959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 52323                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 52423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 52535                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 52542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 52542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 52536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 52536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 52552                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 52606                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 52715                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 52887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 53540                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 53316                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 52535                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 52527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 52527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   504                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1321229                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   128.449908                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   125.269505                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    31.518161                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        88898      6.73%      6.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1191136     90.15%     96.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        37916      2.87%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2907      0.22%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          296      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           26      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           38      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1321229                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        52527                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.765264                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.014598                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.723919                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             13      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           210      0.40%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1019      1.94%      2.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2868      5.46%      7.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         5358     10.20%     18.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         7456     14.19%     32.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         8060     15.34%     47.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         7639     14.54%     62.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         6410     12.20%     74.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         4918      9.36%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3338      6.35%     90.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2180      4.15%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1360      2.59%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          777      1.48%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          436      0.83%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          243      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          107      0.20%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           62      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           40      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           17      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        52527                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        52527                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.717802                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.698198                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.819506                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            8538     16.25%     16.25% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             393      0.75%     17.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           42070     80.09%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             419      0.80%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1095      2.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        52527                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             110149568                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 230720                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               59562432                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              110380288                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            59564160                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      103.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       56.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   103.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    56.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.25                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062599297418                       # Total gap between requests
system.mem_ctrls1.avgGap                    800336.30                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    110146368                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     59562432                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3011.482590425698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 103657459.259569421411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 56053508.441067017615                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1724642                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       930690                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1842284                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  73086625701                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24655215748337                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36845.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42377.85                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  26491329.82                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   50.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4419110220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2348805195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5589827460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2403204480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    328999859520                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    130985681280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      558627023595                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       525.717361                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 337340356582                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 689776718336                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5014479120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2665258860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6698733720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2454856380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    355518318930                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    108654368640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      564886551090                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       531.608129                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 279134483796                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 747982591122                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      4273696                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4273696                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4273696                       # number of overall hits
system.l2.overall_hits::total                 4273696                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1723962                       # number of demand (read+write) misses
system.l2.demand_misses::total                1724008                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1723962                       # number of overall misses
system.l2.overall_misses::total               1724008                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4456896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 161576610879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     161581067775                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4456896                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 161576610879                       # number of overall miss cycles
system.l2.overall_miss_latency::total    161581067775                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5997658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5997704                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5997658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5997704                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.287439                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287445                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.287439                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287445                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 96889.043478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93723.997907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93724.082356                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 96889.043478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93723.997907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93724.082356                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              930365                       # number of writebacks
system.l2.writebacks::total                    930365                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1723962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1724008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1723962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1724008                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4063539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 146828271106                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146832334645                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4063539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 146828271106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146832334645                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.287439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287445                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.287439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287445                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 88337.804348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85169.087895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85169.172443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 88337.804348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85169.087895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85169.172443                       # average overall mshr miss latency
system.l2.replacements                        1724328                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2280300                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2280300                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2280300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2280300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          498                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           498                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   402                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    187195470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     187195470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.838229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89868.204513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89868.204513                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    169390005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    169390005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.838229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81320.213634                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81320.213634                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4456896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4456896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 96889.043478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96889.043478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4063539                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4063539                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 88337.804348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88337.804348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4273294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4273294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1721879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1721879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 161389415409                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 161389415409                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5995173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5995173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.287211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.287211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93728.662356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93728.662356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1721879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1721879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 146658881101                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 146658881101                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.287211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.287211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85173.743974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85173.743974                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    15592270                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1728424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.021091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.634081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       219.857399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.079097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3875.429423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.053676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.946150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 193644984                       # Number of tag accesses
system.l2.tags.data_accesses                193644984                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    349894165                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2350098588                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    349894165                       # number of overall hits
system.cpu.icache.overall_hits::total      2350098588                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5950173                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5950173                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5950173                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5950173                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    349894231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2350099525                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    349894231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2350099525                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 90154.136364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6350.237994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 90154.136364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6350.237994                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          252                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          293                       # number of writebacks
system.cpu.icache.writebacks::total               293                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4514859                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4514859                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4514859                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4514859                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 98149.108696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98149.108696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 98149.108696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98149.108696                       # average overall mshr miss latency
system.cpu.icache.replacements                    293                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    349894165                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2350098588                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5950173                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5950173                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    349894231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2350099525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 90154.136364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6350.237994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4514859                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4514859                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 98149.108696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98149.108696                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2350099505                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2562812.982552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.575591                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.349871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91653882392                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91653882392                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    956098642                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1630487733                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    956098642                       # number of overall hits
system.cpu.dcache.overall_hits::total      1630487733                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     19423647                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24115754                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     19423647                       # number of overall misses
system.cpu.dcache.overall_misses::total      24115754                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 778811552013                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 778811552013                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 778811552013                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 778811552013                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    975522289                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1654603487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    975522289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1654603487                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014575                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 40096.051582                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32294.721202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 40096.051582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32294.721202                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        44017                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        39149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               443                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             264                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    99.361174                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   148.291667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4529667                       # number of writebacks
system.cpu.dcache.writebacks::total           4529667                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     13426110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     13426110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     13426110                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     13426110                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5997537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5997537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5997537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5997537                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 207067390245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 207067390245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 207067390245                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 207067390245                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003625                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003625                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34525.404386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34525.404386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34525.404386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34525.404386                       # average overall mshr miss latency
system.cpu.dcache.replacements               10689608                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    573738386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       958084355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     19412501                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      23352341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 777939862740                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 777939862740                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    593150887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    981436696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 40074.169873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33313.142470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     13417443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     13417443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5995058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5995058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 206873895156                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 206873895156                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 34507.405125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34507.405125                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    382360256                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      672403378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       763413                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    871689273                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    871689273                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    382371402                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    673166791                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78206.466266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1141.831843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         8667                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8667                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    193495089                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    193495089                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78053.686567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78053.686567                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     34230981                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     56916124                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          345                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          444                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     23386611                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23386611                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     34231326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     56916568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 67787.278261                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 52672.547297                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          224                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          224                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          121                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1245996                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1245996                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10297.487603                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10297.487603                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     34231007                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     56916248                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     34231007                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     56916248                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1755009969                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10689864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.175145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.275921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.723391                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.583109                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.416888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       56600651560                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      56600651560                       # Number of data accesses

---------- End Simulation Statistics   ----------
