Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:16]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
