Analysis & Synthesis report for marilyn_OCT
Fri Jan 24 09:27:49 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CurrentState
 12. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state
 13. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state
 14. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state
 15. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state
 16. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|CurrentState
 17. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|CURRENT_STATE
 18. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE
 19. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|CURRENT_STATE
 20. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|SLD_SMPL_TRG:U_SLD_SMPL_TRG|CURRENT_STATE
 21. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|CURRENT_STATE
 22. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|CURRENT_STATE
 23. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|GALV_PSC_STATE
 24. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|CURRENT_STATE
 25. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|trig_state
 26. State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|current_state
 27. Registers Protected by Synthesis
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Registers Packed Into Inferred Megafunctions
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider
 35. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider
 36. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider
 37. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider
 38. Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated
 39. Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated
 40. Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated
 41. Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated
 42. Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated
 43. Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component|altsyncram_usn3:auto_generated
 44. Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated|sign_div_unsign_c7i:divider|alt_u_div_l3f:divider
 45. Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider|alt_u_div_b6f:divider
 46. Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider|alt_u_div_b6f:divider
 47. Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated
 48. Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated
 49. Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated
 50. Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated
 51. Source assignments for OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component|altsyncram_2dn1:auto_generated
 52. Source assignments for OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy
 53. Source assignments for OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear
 54. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p9p:auto_generated|altsyncram_qo71:altsyncram2
 55. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_o9p:auto_generated|altsyncram_oo71:altsyncram2
 56. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_n9p:auto_generated|altsyncram_mo71:altsyncram2
 57. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_m9p:auto_generated|altsyncram_ko71:altsyncram2
 58. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_k9p:auto_generated|altsyncram_2m71:altsyncram2
 59. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_j9p:auto_generated|altsyncram_ul71:altsyncram2
 60. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_b8p:auto_generated|altsyncram_sl71:altsyncram2
 61. Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_a8p:auto_generated|altsyncram_ql71:altsyncram2
 62. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component
 63. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component
 64. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component
 65. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component
 66. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12|lpm_mult:lpm_mult_component
 67. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component
 74. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component
 75. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y|lpm_divide:LPM_DIVIDE_component
 76. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos|lpm_mult:lpm_mult_component
 81. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Sin|lpm_mult:lpm_mult_component
 82. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl
 83. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface
 84. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0
 86. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller
 87. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller
 88. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy
 89. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear
 90. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg
 91. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker
 92. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor
 93. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker
 94. Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor
 95. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0
 96. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1
 97. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2
 98. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3
 99. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4
100. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5
101. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6
102. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7
103. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|lpm_add_sub:Add2
104. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|lpm_add_sub:Add2
105. Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|lpm_add_sub:Add2
106. lpm_mult Parameter Settings by Entity Instance
107. altsyncram Parameter Settings by Entity Instance
108. lpm_shiftreg Parameter Settings by Entity Instance
109. altshift_taps Parameter Settings by Entity Instance
110. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile"
111. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block"
112. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker"
113. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule"
114. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|SEND_KEISEN:U_SEND_KEISEN"
115. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN"
116. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC"
117. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen"
118. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Sin"
119. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos"
120. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y"
121. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X"
122. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9"
123. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12"
124. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan"
125. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp"
126. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp"
127. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp"
128. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle"
129. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp"
130. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GPIO:U_GPIO"
131. Port Connectivity Checks: "OCT_TOP:U_OCT_TOP"
132. Post-Synthesis Netlist Statistics for Top Partition
133. Elapsed Time Per Partition
134. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 24 09:27:48 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; marilyn_OCT                                 ;
; Top-level Entity Name              ; OCT_TOP_MARILYN                             ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 14,283                                      ;
;     Total combinational functions  ; 10,746                                      ;
;     Dedicated logic registers      ; 7,674                                       ;
; Total registers                    ; 7674                                        ;
; Total pins                         ; 96                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 349,504                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 1                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25DCF256C8G     ;                    ;
; Top-level entity name                                            ; OCT_TOP_MARILYN    ; marilyn_OCT        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                   ; Library    ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; ../src/comp_sin_cos_xy.vhd                                                                                                                     ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_sin_cos_xy.vhd                                                               ;            ;
; ../src/comp_CustomScan.vhd                                                                                                                     ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd                                                               ;            ;
; ../altera/divide_step_cycle.vhd                                                                                                                ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/divide_step_cycle.vhd                                                          ;            ;
; ../src/stepmotor_ctrl.vhd                                                                                                                      ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/stepmotor_ctrl.vhd                                                                ;            ;
; ../src/comp_sync_gen.vhd                                                                                                                       ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_sync_gen.vhd                                                                 ;            ;
; ../src/oct_top.vhd                                                                                                                             ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd                                                                       ;            ;
; ../src/oct_top_marilyn.vhd                                                                                                                     ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top_marilyn.vhd                                                               ;            ;
; ../altera/mul_16x12.vhd                                                                                                                        ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/mul_16x12.vhd                                                                  ;            ;
; ../altera/alt_ram_cos.vhd                                                                                                                      ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_ram_cos.vhd                                                                ;            ;
; ../altera/alt_mult_12x12.vhd                                                                                                                   ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_mult_12x12.vhd                                                             ;            ;
; ../altera/alt_dp_ram_bscan.vhd                                                                                                                 ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_bscan.vhd                                                           ;            ;
; ../altera/alt_dp_ram_12bit1024W_start_01.vhd                                                                                                   ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_start_01.vhd                                             ;            ;
; ../altera/alt_dp_ram_12bit1024W_end_01.vhd                                                                                                     ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_end_01.vhd                                               ;            ;
; ../altera/alt_dp_ram_12bit256W_01.vhd                                                                                                          ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit256W_01.vhd                                                    ;            ;
; ../altera/alt_dp_ram_2bit1024W_01.vhd                                                                                                          ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_2bit1024W_01.vhd                                                    ;            ;
; ../altera/alt_divide_25_13.vhd                                                                                                                 ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_25_13.vhd                                                           ;            ;
; ../altera/alt_divide_16_9.vhd                                                                                                                  ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_16_9.vhd                                                            ;            ;
; ../src/SLD_SMPL_TRG.vhd                                                                                                                        ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/SLD_SMPL_TRG.vhd                                                                  ;            ;
; ../src/send_keisen.vhd                                                                                                                         ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/send_keisen.vhd                                                                   ;            ;
; ../src/REG_FILE.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v                                                                        ;            ;
; ../src/PWM_GEN_REF.vhd                                                                                                                         ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/PWM_GEN_REF.vhd                                                                   ;            ;
; ../src/PWM_GEN.vhd                                                                                                                             ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/PWM_GEN.vhd                                                                       ;            ;
; ../src/MAX10_REMOTE_UPDATE.v                                                                                                                   ; yes             ; User Verilog HDL File                  ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_REMOTE_UPDATE.v                                                             ;            ;
; ../src/MAX10_FLASH_INTERFACE_RAM.v                                                                                                             ; yes             ; User Wizard-Generated File             ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_FLASH_INTERFACE_RAM.v                                                       ;            ;
; ../src/MAX10_FLASH_INTERFACE.v                                                                                                                 ; yes             ; User Verilog HDL File                  ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_FLASH_INTERFACE.v                                                           ;            ;
; ../src/linesensor_err_det.vhd                                                                                                                  ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/linesensor_err_det.vhd                                                            ;            ;
; ../src/H_W_Rev.vhd                                                                                                                             ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/H_W_Rev.vhd                                                                       ;            ;
; ../src/GPIO.vhd                                                                                                                                ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GPIO.vhd                                                                          ;            ;
; ../src/galv_dac_psc.vhd                                                                                                                        ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/galv_dac_psc.vhd                                                                  ;            ;
; ../src/GAL_OFFSET.vhd                                                                                                                          ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_OFFSET.vhd                                                                    ;            ;
; ../src/GAL_GAIN.vhd                                                                                                                            ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_GAIN.vhd                                                                      ;            ;
; ../src/GAL_CON.vhd                                                                                                                             ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd                                                                       ;            ;
; ../src/FPGA_CNT_GEN.vhd                                                                                                                        ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FPGA_CNT_GEN.vhd                                                                  ;            ;
; ../src/FLASH_LOADER.v                                                                                                                          ; yes             ; User Verilog HDL File                  ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FLASH_LOADER.v                                                                    ;            ;
; ../src/encoder_cnt.vhd                                                                                                                         ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/encoder_cnt.vhd                                                                   ;            ;
; ../src/comp_TRIG_SEL.vhd                                                                                                                       ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_TRIG_SEL.vhd                                                                 ;            ;
; ../src/comp_SLD_gen.vhd                                                                                                                        ; yes             ; User VHDL File                         ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_SLD_gen.vhd                                                                  ;            ;
; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/config_ram.v                                          ; yes             ; Auto-Found Verilog HDL File            ; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/config_ram.v                                          ; config_ram ;
; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash.v                      ; yes             ; Auto-Found Verilog HDL File            ; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash.v                      ; config_ram ;
; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_csr_controller.v  ; yes             ; Auto-Found Verilog HDL File            ; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_csr_controller.v  ; config_ram ;
; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v ; yes             ; Auto-Found Verilog HDL File            ; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v ; config_ram ;
; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_util.v                 ; yes             ; Auto-Found Verilog HDL File            ; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_util.v                 ; config_ram ;
; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/rtl/altera_onchip_flash_block.v            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; d:/design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/rtl/altera_onchip_flash_block.v            ; config_ram ;
; lpm_divide.tdf                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                          ;            ;
; abs_divider.inc                                                                                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                         ;            ;
; sign_div_unsign.inc                                                                                                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                     ;            ;
; aglobal181.inc                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                          ;            ;
; db/lpm_divide_hfr.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/lpm_divide_hfr.tdf                                                  ;            ;
; db/sign_div_unsign_eai.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/sign_div_unsign_eai.tdf                                             ;            ;
; db/alt_u_div_38f.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/alt_u_div_38f.tdf                                                   ;            ;
; db/add_sub_t3c.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/add_sub_t3c.tdf                                                     ;            ;
; db/add_sub_u3c.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/add_sub_u3c.tdf                                                     ;            ;
; lpm_mult.tdf                                                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                            ;            ;
; lpm_add_sub.inc                                                                                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                         ;            ;
; multcore.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                            ;            ;
; bypassff.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                            ;            ;
; altshift.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                            ;            ;
; db/mult_aoo.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/mult_aoo.tdf                                                        ;            ;
; altsyncram.tdf                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                          ;            ;
; stratix_ram_block.inc                                                                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                   ;            ;
; lpm_mux.inc                                                                                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                             ;            ;
; lpm_decode.inc                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                          ;            ;
; a_rdenreg.inc                                                                                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                           ;            ;
; altrom.inc                                                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                              ;            ;
; altram.inc                                                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                              ;            ;
; altdpram.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                            ;            ;
; db/altsyncram_03o3.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_03o3.tdf                                                 ;            ;
; db/altsyncram_uvn3.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_uvn3.tdf                                                 ;            ;
; db/altsyncram_usn3.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_usn3.tdf                                                 ;            ;
; db/lpm_divide_4ar.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/lpm_divide_4ar.tdf                                                  ;            ;
; db/sign_div_unsign_c7i.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/sign_div_unsign_c7i.tdf                                             ;            ;
; db/alt_u_div_l3f.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/alt_u_div_l3f.tdf                                                   ;            ;
; db/lpm_divide_fbr.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/lpm_divide_fbr.tdf                                                  ;            ;
; db/sign_div_unsign_n8i.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/sign_div_unsign_n8i.tdf                                             ;            ;
; db/alt_u_div_b6f.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/alt_u_div_b6f.tdf                                                   ;            ;
; db/altsyncram_smo3.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_smo3.tdf                                                 ;            ;
; db/mult_7qm.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/mult_7qm.tdf                                                        ;            ;
; db/altsyncram_2dn1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_2dn1.tdf                                                 ;            ;
; altera_std_synchronizer.v                                                                                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                               ;            ;
; lpm_shiftreg.tdf                                                                                                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                        ;            ;
; lpm_constant.inc                                                                                                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                        ;            ;
; dffeea.inc                                                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                              ;            ;
; altshift_taps.tdf                                                                                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                       ;            ;
; lpm_counter.inc                                                                                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                         ;            ;
; lpm_compare.inc                                                                                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                         ;            ;
; db/shift_taps_p9p.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_p9p.tdf                                                  ;            ;
; db/altsyncram_qo71.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_qo71.tdf                                                 ;            ;
; db/cntr_g5f.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_g5f.tdf                                                        ;            ;
; db/cmpr_grb.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cmpr_grb.tdf                                                        ;            ;
; db/shift_taps_o9p.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_o9p.tdf                                                  ;            ;
; db/altsyncram_oo71.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_oo71.tdf                                                 ;            ;
; db/cntr_f5f.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_f5f.tdf                                                        ;            ;
; db/shift_taps_n9p.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_n9p.tdf                                                  ;            ;
; db/altsyncram_mo71.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_mo71.tdf                                                 ;            ;
; db/cntr_e5f.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_e5f.tdf                                                        ;            ;
; db/shift_taps_m9p.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_m9p.tdf                                                  ;            ;
; db/altsyncram_ko71.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_ko71.tdf                                                 ;            ;
; db/cntr_d5f.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_d5f.tdf                                                        ;            ;
; db/shift_taps_k9p.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_k9p.tdf                                                  ;            ;
; db/altsyncram_2m71.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_2m71.tdf                                                 ;            ;
; db/cntr_44f.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_44f.tdf                                                        ;            ;
; db/shift_taps_j9p.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_j9p.tdf                                                  ;            ;
; db/altsyncram_ul71.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_ul71.tdf                                                 ;            ;
; db/cntr_24f.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_24f.tdf                                                        ;            ;
; db/shift_taps_b8p.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_b8p.tdf                                                  ;            ;
; db/altsyncram_sl71.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_sl71.tdf                                                 ;            ;
; db/cntr_14f.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_14f.tdf                                                        ;            ;
; db/cmpr_frb.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cmpr_frb.tdf                                                        ;            ;
; db/shift_taps_a8p.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_a8p.tdf                                                  ;            ;
; db/altsyncram_ql71.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_ql71.tdf                                                 ;            ;
; db/cntr_04f.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_04f.tdf                                                        ;            ;
; lpm_add_sub.tdf                                                                                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                         ;            ;
; addcore.inc                                                                                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                             ;            ;
; look_add.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                            ;            ;
; alt_stratix_add_sub.inc                                                                                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                 ;            ;
; db/add_sub_fai.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/add_sub_fai.tdf                                                     ;            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 14,283           ;
;                                             ;                  ;
; Total combinational functions               ; 10746            ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 3499             ;
;     -- 3 input functions                    ; 4245             ;
;     -- <=2 input functions                  ; 3002             ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 7429             ;
;     -- arithmetic mode                      ; 3317             ;
;                                             ;                  ;
; Total registers                             ; 7674             ;
;     -- Dedicated logic registers            ; 7674             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 96               ;
; Total memory bits                           ; 349504           ;
; UFM blocks                                  ; 1                ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 6                ;
;                                             ;                  ;
; Maximum fan-out node                        ; FPGA_CLOCK~input ;
; Maximum fan-out                             ; 7848             ;
; Total fan-out                               ; 60111            ;
; Average fan-out                             ; 3.20             ;
+---------------------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                           ; Entity Name                                          ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |OCT_TOP_MARILYN                                                                                                    ; 10746 (1)           ; 7674 (0)                  ; 349504      ; 1          ; 6            ; 0       ; 3         ; 96   ; 0            ; 0          ; |OCT_TOP_MARILYN                                                                                                                                                                                                                                                                                                              ; OCT_TOP_MARILYN                                      ; work         ;
;    |OCT_TOP:U_OCT_TOP|                                                                                              ; 10745 (22)          ; 7674 (1)                  ; 349504      ; 1          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP                                                                                                                                                                                                                                                                                            ; OCT_TOP                                              ; work         ;
;       |FLASH_LOADER:U_FLASH_LOADER|                                                                                 ; 817 (1)             ; 538 (2)                   ; 2048        ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER                                                                                                                                                                                                                                                                ; FLASH_LOADER                                         ; work         ;
;          |MAX10_FLASH_INTERFACE:Max10FlashInterface|                                                                ; 515 (151)           ; 336 (145)                 ; 2048        ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface                                                                                                                                                                                                                      ; MAX10_FLASH_INTERFACE                                ; work         ;
;             |MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|                                                           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam                                                                                                                                                                          ; MAX10_FLASH_INTERFACE_RAM                            ; work         ;
;                |altsyncram:altsyncram_component|                                                                    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component                                                                                                                                          ; altsyncram                                           ; work         ;
;                   |altsyncram_2dn1:auto_generated|                                                                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component|altsyncram_2dn1:auto_generated                                                                                                           ; altsyncram_2dn1                                      ; work         ;
;             |config_ram:FlashModule|                                                                                ; 364 (0)             ; 191 (0)                   ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule                                                                                                                                                                                               ; config_ram                                           ; config_ram   ;
;                |altera_onchip_flash:onchip_flash_0|                                                                 ; 364 (0)             ; 191 (0)                   ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0                                                                                                                                                            ; altera_onchip_flash                                  ; config_ram   ;
;                   |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                     ; 13 (13)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                ; altera_onchip_flash_avmm_csr_controller              ; config_ram   ;
;                   |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                   ; 351 (276)           ; 181 (145)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                              ; altera_onchip_flash_avmm_data_controller             ; config_ram   ;
;                      |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker ; altera_onchip_flash_a_address_write_protection_check ; config_ram   ;
;                      |altera_onchip_flash_convert_address:address_convertor|                                        ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                        ; altera_onchip_flash_convert_address                  ; config_ram   ;
;                      |altera_onchip_flash_convert_sector:sector_convertor|                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor                                          ; altera_onchip_flash_convert_sector                   ; config_ram   ;
;                      |altera_std_synchronizer:stdsync_busy_clear|                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                   ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:stdsync_busy|                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                         ; altera_std_synchronizer                              ; work         ;
;                      |lpm_shiftreg:ufm_data_shiftreg|                                                               ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                               ; lpm_shiftreg                                         ; work         ;
;                   |altera_onchip_flash_block:altera_onchip_flash_block|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                        ; altera_onchip_flash_block                            ; config_ram   ;
;          |MAX10_REMOTE_UPDATE:Max10RuControl|                                                                       ; 131 (131)           ; 95 (95)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl                                                                                                                                                                                                                             ; MAX10_REMOTE_UPDATE                                  ; work         ;
;          |REG_FILE:RegFile|                                                                                         ; 170 (170)           ; 105 (105)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile                                                                                                                                                                                                                                               ; REG_FILE                                             ; work         ;
;       |FPGA_CNT_GEN:U_FPGA_CNT_GEN|                                                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FPGA_CNT_GEN:U_FPGA_CNT_GEN                                                                                                                                                                                                                                                                ; FPGA_CNT_GEN                                         ; work         ;
;       |GALV_DAC_PSC:U_GALV_DAC_PSC|                                                                                 ; 80 (80)             ; 101 (101)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC                                                                                                                                                                                                                                                                ; GALV_DAC_PSC                                         ; work         ;
;       |GAL_CON:U_GAL_CON|                                                                                           ; 2963 (1655)         ; 1012 (860)                ; 143360      ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON                                                                                                                                                                                                                                                                          ; GAL_CON                                              ; work         ;
;          |COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|                                                            ; 66 (65)             ; 49 (48)                   ; 45056       ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY                                                                                                                                                                                                                            ; COMP_SIN_COS_XY                                      ; work         ;
;             |alt_mult_12x12:U_alt_mult_12x12_Cos|                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos                                                                                                                                                                                        ; alt_mult_12x12                                       ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos|lpm_mult:lpm_mult_component                                                                                                                                                            ; lpm_mult                                             ; work         ;
;                   |mult_7qm:auto_generated|                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos|lpm_mult:lpm_mult_component|mult_7qm:auto_generated                                                                                                                                    ; mult_7qm                                             ; work         ;
;             |alt_mult_12x12:U_alt_mult_12x12_Sin|                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Sin                                                                                                                                                                                        ; alt_mult_12x12                                       ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Sin|lpm_mult:lpm_mult_component                                                                                                                                                            ; lpm_mult                                             ; work         ;
;                   |mult_7qm:auto_generated|                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Sin|lpm_mult:lpm_mult_component|mult_7qm:auto_generated                                                                                                                                    ; mult_7qm                                             ; work         ;
;             |alt_ram_cos:U_alt_rom_cos_4096|                                                                        ; 0 (0)               ; 0 (0)                     ; 22528       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096                                                                                                                                                                                             ; alt_ram_cos                                          ; work         ;
;                |altsyncram:altsyncram_component|                                                                    ; 0 (0)               ; 0 (0)                     ; 22528       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component                                                                                                                                                             ; altsyncram                                           ; work         ;
;                   |altsyncram_smo3:auto_generated|                                                                  ; 0 (0)               ; 0 (0)                     ; 22528       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated                                                                                                                              ; altsyncram_smo3                                      ; work         ;
;             |alt_ram_cos:U_alt_rom_sin_4096|                                                                        ; 1 (0)               ; 1 (0)                     ; 22528       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096                                                                                                                                                                                             ; alt_ram_cos                                          ; work         ;
;                |altsyncram:altsyncram_component|                                                                    ; 1 (0)               ; 1 (0)                     ; 22528       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096|altsyncram:altsyncram_component                                                                                                                                                             ; altsyncram                                           ; work         ;
;                   |altsyncram_smo3:auto_generated|                                                                  ; 1 (1)               ; 1 (1)                     ; 22528       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated                                                                                                                              ; altsyncram_smo3                                      ; work         ;
;          |alt_divide_16_9:U_alt_divide_16_9|                                                                        ; 222 (0)             ; 25 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9                                                                                                                                                                                                                                        ; alt_divide_16_9                                      ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                       ; 222 (0)             ; 25 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                        ; lpm_divide                                           ; work         ;
;                |lpm_divide_4ar:auto_generated|                                                                      ; 222 (0)             ; 25 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated                                                                                                                                                                          ; lpm_divide_4ar                                       ; work         ;
;                   |sign_div_unsign_c7i:divider|                                                                     ; 222 (0)             ; 25 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated|sign_div_unsign_c7i:divider                                                                                                                                              ; sign_div_unsign_c7i                                  ; work         ;
;                      |alt_u_div_l3f:divider|                                                                        ; 222 (222)           ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated|sign_div_unsign_c7i:divider|alt_u_div_l3f:divider                                                                                                                        ; alt_u_div_l3f                                        ; work         ;
;          |alt_divide_25_13:U_alt_divide_25_13_X|                                                                    ; 511 (0)             ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X                                                                                                                                                                                                                                    ; alt_divide_25_13                                     ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                       ; 511 (0)             ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                    ; lpm_divide                                           ; work         ;
;                |lpm_divide_fbr:auto_generated|                                                                      ; 511 (0)             ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated                                                                                                                                                                      ; lpm_divide_fbr                                       ; work         ;
;                   |sign_div_unsign_n8i:divider|                                                                     ; 511 (0)             ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider                                                                                                                                          ; sign_div_unsign_n8i                                  ; work         ;
;                      |alt_u_div_b6f:divider|                                                                        ; 511 (511)           ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider|alt_u_div_b6f:divider                                                                                                                    ; alt_u_div_b6f                                        ; work         ;
;          |alt_divide_25_13:U_alt_divide_25_13_Y|                                                                    ; 509 (0)             ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y                                                                                                                                                                                                                                    ; alt_divide_25_13                                     ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                       ; 509 (0)             ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                    ; lpm_divide                                           ; work         ;
;                |lpm_divide_fbr:auto_generated|                                                                      ; 509 (0)             ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated                                                                                                                                                                      ; lpm_divide_fbr                                       ; work         ;
;                   |sign_div_unsign_n8i:divider|                                                                     ; 509 (0)             ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider                                                                                                                                          ; sign_div_unsign_n8i                                  ; work         ;
;                      |alt_u_div_b6f:divider|                                                                        ; 509 (509)           ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider|alt_u_div_b6f:divider                                                                                                                    ; alt_u_div_b6f                                        ; work         ;
;          |alt_dp_ram_bscan:U_alt_dp_ram_bscan_X|                                                                    ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X                                                                                                                                                                                                                                    ; alt_dp_ram_bscan                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                       ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X|altsyncram:altsyncram_component                                                                                                                                                                                                    ; altsyncram                                           ; work         ;
;                |altsyncram_03o3:auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated                                                                                                                                                                     ; altsyncram_03o3                                      ; work         ;
;          |alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y|                                                                    ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y                                                                                                                                                                                                                                    ; alt_dp_ram_bscan                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                       ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y|altsyncram:altsyncram_component                                                                                                                                                                                                    ; altsyncram                                           ; work         ;
;                |altsyncram_03o3:auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated                                                                                                                                                                     ; altsyncram_03o3                                      ; work         ;
;       |GAL_GAIN:U_GAL_GAIN|                                                                                         ; 124 (124)           ; 105 (105)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN                                                                                                                                                                                                                                                                        ; GAL_GAIN                                             ; work         ;
;       |GAL_OFFSET:U_GAL_OFFSET|                                                                                     ; 122 (122)           ; 107 (107)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET                                                                                                                                                                                                                                                                    ; GAL_OFFSET                                           ; work         ;
;       |GPIO:U_GPIO|                                                                                                 ; 1811 (1811)         ; 1403 (1403)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GPIO:U_GPIO                                                                                                                                                                                                                                                                                ; GPIO                                                 ; work         ;
;       |SLD_SMPL_TRG:U_SLD_SMPL_TRG|                                                                                 ; 29 (29)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|SLD_SMPL_TRG:U_SLD_SMPL_TRG                                                                                                                                                                                                                                                                ; SLD_SMPL_TRG                                         ; work         ;
;       |comp_CustomScan:U_CustomScan|                                                                                ; 1007 (1007)         ; 932 (904)                 ; 203776      ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan                                                                                                                                                                                                                                                               ; comp_CustomScan                                      ; work         ;
;          |alt_dp_ram_12bit1024W_end_01:U_End_X_RAM|                                                                 ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM                                                                                                                                                                                                                      ; alt_dp_ram_12bit1024W_end_01                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                       ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM|altsyncram:altsyncram_component                                                                                                                                                                                      ; altsyncram                                           ; work         ;
;                |altsyncram_03o3:auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated                                                                                                                                                       ; altsyncram_03o3                                      ; work         ;
;          |alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM|                                                                 ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM                                                                                                                                                                                                                      ; alt_dp_ram_12bit1024W_end_01                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                       ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM|altsyncram:altsyncram_component                                                                                                                                                                                      ; altsyncram                                           ; work         ;
;                |altsyncram_03o3:auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated                                                                                                                                                       ; altsyncram_03o3                                      ; work         ;
;          |alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|                                                             ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM                                                                                                                                                                                                                  ; alt_dp_ram_12bit1024W_start_01                       ; work         ;
;             |altsyncram:altsyncram_component|                                                                       ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component                                                                                                                                                                                  ; altsyncram                                           ; work         ;
;                |altsyncram_03o3:auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated                                                                                                                                                   ; altsyncram_03o3                                      ; work         ;
;          |alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM|                                                             ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM                                                                                                                                                                                                                  ; alt_dp_ram_12bit1024W_start_01                       ; work         ;
;             |altsyncram:altsyncram_component|                                                                       ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM|altsyncram:altsyncram_component                                                                                                                                                                                  ; altsyncram                                           ; work         ;
;                |altsyncram_03o3:auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated                                                                                                                                                   ; altsyncram_03o3                                      ; work         ;
;          |alt_dp_ram_12bit256W_01:U_DM_BS_RAM|                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM                                                                                                                                                                                                                           ; alt_dp_ram_12bit256W_01                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                       ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                |altsyncram_usn3:auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component|altsyncram_usn3:auto_generated                                                                                                                                                            ; altsyncram_usn3                                      ; work         ;
;          |alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|                                                              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir                                                                                                                                                                                                                   ; alt_dp_ram_2bit1024W_01                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                |altsyncram_uvn3:auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated                                                                                                                                                    ; altsyncram_uvn3                                      ; work         ;
;          |mul_16x12:U_mul_16x12|                                                                                    ; 0 (0)               ; 28 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12                                                                                                                                                                                                                                         ; mul_16x12                                            ; work         ;
;             |lpm_mult:lpm_mult_component|                                                                           ; 0 (0)               ; 28 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12|lpm_mult:lpm_mult_component                                                                                                                                                                                                             ; lpm_mult                                             ; work         ;
;                |mult_aoo:auto_generated|                                                                            ; 0 (0)               ; 28 (28)                   ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12|lpm_mult:lpm_mult_component|mult_aoo:auto_generated                                                                                                                                                                                     ; mult_aoo                                             ; work         ;
;       |comp_SLD_gen:U_comp_SLD_gen|                                                                                 ; 53 (53)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_SLD_gen:U_comp_SLD_gen                                                                                                                                                                                                                                                                ; comp_SLD_gen                                         ; work         ;
;       |comp_sync_gen:U_comp_sync_gen|                                                                               ; 276 (276)           ; 139 (139)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen                                                                                                                                                                                                                                                              ; comp_sync_gen                                        ; work         ;
;       |encoder_cnt:U_encoder_cnt|                                                                                   ; 90 (90)             ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|encoder_cnt:U_encoder_cnt                                                                                                                                                                                                                                                                  ; encoder_cnt                                          ; work         ;
;       |linesensor_err_det:U_err_det|                                                                                ; 51 (51)             ; 45 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|linesensor_err_det:U_err_det                                                                                                                                                                                                                                                               ; linesensor_err_det                                   ; work         ;
;       |stepmotor_ctrl:U_OCT_stp|                                                                                    ; 909 (224)           ; 822 (172)                 ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp                                                                                                                                                                                                                                                                   ; stepmotor_ctrl                                       ; work         ;
;          |divide_step_cycle:U_div_step_cycle|                                                                       ; 656 (0)             ; 650 (0)                   ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle                                                                                                                                                                                                                                ; divide_step_cycle                                    ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                       ; 656 (0)             ; 650 (0)                   ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                ; lpm_divide                                           ; work         ;
;                |lpm_divide_hfr:auto_generated|                                                                      ; 656 (0)             ; 650 (0)                   ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated                                                                                                                                                                  ; lpm_divide_hfr                                       ; work         ;
;                   |sign_div_unsign_eai:divider|                                                                     ; 656 (0)             ; 650 (0)                   ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider                                                                                                                                      ; sign_div_unsign_eai                                  ; work         ;
;                      |alt_u_div_38f:divider|                                                                        ; 656 (587)           ; 650 (621)                 ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider                                                                                                                ; alt_u_div_38f                                        ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_0|                                                           ; 10 (0)              ; 4 (0)                     ; 56          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0                                                                                ; altshift_taps                                        ; work         ;
;                            |shift_taps_p9p:auto_generated|                                                          ; 10 (0)              ; 4 (0)                     ; 56          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p9p:auto_generated                                                  ; shift_taps_p9p                                       ; work         ;
;                               |altsyncram_qo71:altsyncram2|                                                         ; 0 (0)               ; 0 (0)                     ; 56          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p9p:auto_generated|altsyncram_qo71:altsyncram2                      ; altsyncram_qo71                                      ; work         ;
;                               |cntr_g5f:cntr1|                                                                      ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p9p:auto_generated|cntr_g5f:cntr1                                   ; cntr_g5f                                             ; work         ;
;                                  |cmpr_grb:cmpr4|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p9p:auto_generated|cntr_g5f:cntr1|cmpr_grb:cmpr4                    ; cmpr_grb                                             ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_1|                                                           ; 10 (0)              ; 4 (0)                     ; 52          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1                                                                                ; altshift_taps                                        ; work         ;
;                            |shift_taps_o9p:auto_generated|                                                          ; 10 (0)              ; 4 (0)                     ; 52          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_o9p:auto_generated                                                  ; shift_taps_o9p                                       ; work         ;
;                               |altsyncram_oo71:altsyncram2|                                                         ; 0 (0)               ; 0 (0)                     ; 52          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_o9p:auto_generated|altsyncram_oo71:altsyncram2                      ; altsyncram_oo71                                      ; work         ;
;                               |cntr_f5f:cntr1|                                                                      ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_o9p:auto_generated|cntr_f5f:cntr1                                   ; cntr_f5f                                             ; work         ;
;                                  |cmpr_grb:cmpr4|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_o9p:auto_generated|cntr_f5f:cntr1|cmpr_grb:cmpr4                    ; cmpr_grb                                             ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_2|                                                           ; 10 (0)              ; 4 (0)                     ; 48          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2                                                                                ; altshift_taps                                        ; work         ;
;                            |shift_taps_n9p:auto_generated|                                                          ; 10 (0)              ; 4 (0)                     ; 48          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_n9p:auto_generated                                                  ; shift_taps_n9p                                       ; work         ;
;                               |altsyncram_mo71:altsyncram2|                                                         ; 0 (0)               ; 0 (0)                     ; 48          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_n9p:auto_generated|altsyncram_mo71:altsyncram2                      ; altsyncram_mo71                                      ; work         ;
;                               |cntr_e5f:cntr1|                                                                      ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_n9p:auto_generated|cntr_e5f:cntr1                                   ; cntr_e5f                                             ; work         ;
;                                  |cmpr_grb:cmpr4|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_n9p:auto_generated|cntr_e5f:cntr1|cmpr_grb:cmpr4                    ; cmpr_grb                                             ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_3|                                                           ; 10 (0)              ; 4 (0)                     ; 44          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3                                                                                ; altshift_taps                                        ; work         ;
;                            |shift_taps_m9p:auto_generated|                                                          ; 10 (0)              ; 4 (0)                     ; 44          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_m9p:auto_generated                                                  ; shift_taps_m9p                                       ; work         ;
;                               |altsyncram_ko71:altsyncram2|                                                         ; 0 (0)               ; 0 (0)                     ; 44          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_m9p:auto_generated|altsyncram_ko71:altsyncram2                      ; altsyncram_ko71                                      ; work         ;
;                               |cntr_d5f:cntr1|                                                                      ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_m9p:auto_generated|cntr_d5f:cntr1                                   ; cntr_d5f                                             ; work         ;
;                                  |cmpr_grb:cmpr4|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_m9p:auto_generated|cntr_d5f:cntr1|cmpr_grb:cmpr4                    ; cmpr_grb                                             ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_4|                                                           ; 10 (0)              ; 4 (0)                     ; 36          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4                                                                                ; altshift_taps                                        ; work         ;
;                            |shift_taps_k9p:auto_generated|                                                          ; 10 (0)              ; 4 (0)                     ; 36          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_k9p:auto_generated                                                  ; shift_taps_k9p                                       ; work         ;
;                               |altsyncram_2m71:altsyncram2|                                                         ; 0 (0)               ; 0 (0)                     ; 36          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_k9p:auto_generated|altsyncram_2m71:altsyncram2                      ; altsyncram_2m71                                      ; work         ;
;                               |cntr_44f:cntr1|                                                                      ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_k9p:auto_generated|cntr_44f:cntr1                                   ; cntr_44f                                             ; work         ;
;                                  |cmpr_grb:cmpr4|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_k9p:auto_generated|cntr_44f:cntr1|cmpr_grb:cmpr4                    ; cmpr_grb                                             ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_5|                                                           ; 3 (0)               ; 3 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5                                                                                ; altshift_taps                                        ; work         ;
;                            |shift_taps_j9p:auto_generated|                                                          ; 3 (0)               ; 3 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_j9p:auto_generated                                                  ; shift_taps_j9p                                       ; work         ;
;                               |altsyncram_ul71:altsyncram2|                                                         ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_j9p:auto_generated|altsyncram_ul71:altsyncram2                      ; altsyncram_ul71                                      ; work         ;
;                               |cntr_24f:cntr1|                                                                      ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_j9p:auto_generated|cntr_24f:cntr1                                   ; cntr_24f                                             ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_6|                                                           ; 8 (0)               ; 3 (0)                     ; 28          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6                                                                                ; altshift_taps                                        ; work         ;
;                            |shift_taps_b8p:auto_generated|                                                          ; 8 (0)               ; 3 (0)                     ; 28          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_b8p:auto_generated                                                  ; shift_taps_b8p                                       ; work         ;
;                               |altsyncram_sl71:altsyncram2|                                                         ; 0 (0)               ; 0 (0)                     ; 28          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_b8p:auto_generated|altsyncram_sl71:altsyncram2                      ; altsyncram_sl71                                      ; work         ;
;                               |cntr_14f:cntr1|                                                                      ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_b8p:auto_generated|cntr_14f:cntr1                                   ; cntr_14f                                             ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_7|                                                           ; 8 (0)               ; 3 (0)                     ; 24          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7                                                                                ; altshift_taps                                        ; work         ;
;                            |shift_taps_a8p:auto_generated|                                                          ; 8 (0)               ; 3 (0)                     ; 24          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_a8p:auto_generated                                                  ; shift_taps_a8p                                       ; work         ;
;                               |altsyncram_ql71:altsyncram2|                                                         ; 0 (0)               ; 0 (0)                     ; 24          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_a8p:auto_generated|altsyncram_ql71:altsyncram2                      ; altsyncram_ql71                                      ; work         ;
;                               |cntr_04f:cntr1|                                                                      ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_a8p:auto_generated|cntr_04f:cntr1                                   ; cntr_04f                                             ; work         ;
;          |lpm_add_sub:Add2|                                                                                         ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|lpm_add_sub:Add2                                                                                                                                                                                                                                                  ; lpm_add_sub                                          ; work         ;
;             |add_sub_fai:auto_generated|                                                                            ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|lpm_add_sub:Add2|add_sub_fai:auto_generated                                                                                                                                                                                                                       ; add_sub_fai                                          ; work         ;
;       |stepmotor_ctrl:U_POLA_stp|                                                                                   ; 826 (210)           ; 785 (164)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp                                                                                                                                                                                                                                                                  ; stepmotor_ctrl                                       ; work         ;
;          |divide_step_cycle:U_div_step_cycle|                                                                       ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle                                                                                                                                                                                                                               ; divide_step_cycle                                    ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                       ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                               ; lpm_divide                                           ; work         ;
;                |lpm_divide_hfr:auto_generated|                                                                      ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated                                                                                                                                                                 ; lpm_divide_hfr                                       ; work         ;
;                   |sign_div_unsign_eai:divider|                                                                     ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider                                                                                                                                     ; sign_div_unsign_eai                                  ; work         ;
;                      |alt_u_div_38f:divider|                                                                        ; 587 (587)           ; 621 (621)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider                                                                                                               ; alt_u_div_38f                                        ; work         ;
;          |lpm_add_sub:Add2|                                                                                         ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|lpm_add_sub:Add2                                                                                                                                                                                                                                                 ; lpm_add_sub                                          ; work         ;
;             |add_sub_fai:auto_generated|                                                                            ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|lpm_add_sub:Add2|add_sub_fai:auto_generated                                                                                                                                                                                                                      ; add_sub_fai                                          ; work         ;
;       |stepmotor_ctrl:U_P_SW_stp|                                                                                   ; 720 (133)           ; 740 (119)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp                                                                                                                                                                                                                                                                  ; stepmotor_ctrl                                       ; work         ;
;          |divide_step_cycle:U_div_step_cycle|                                                                       ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle                                                                                                                                                                                                                               ; divide_step_cycle                                    ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                       ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                               ; lpm_divide                                           ; work         ;
;                |lpm_divide_hfr:auto_generated|                                                                      ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated                                                                                                                                                                 ; lpm_divide_hfr                                       ; work         ;
;                   |sign_div_unsign_eai:divider|                                                                     ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider                                                                                                                                     ; sign_div_unsign_eai                                  ; work         ;
;                      |alt_u_div_38f:divider|                                                                        ; 587 (587)           ; 621 (621)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider                                                                                                               ; alt_u_div_38f                                        ; work         ;
;       |stepmotor_ctrl:U_delayline_stp|                                                                              ; 829 (213)           ; 785 (164)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp                                                                                                                                                                                                                                                             ; stepmotor_ctrl                                       ; work         ;
;          |divide_step_cycle:U_div_step_cycle|                                                                       ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle                                                                                                                                                                                                                          ; divide_step_cycle                                    ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                       ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                          ; lpm_divide                                           ; work         ;
;                |lpm_divide_hfr:auto_generated|                                                                      ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated                                                                                                                                                            ; lpm_divide_hfr                                       ; work         ;
;                   |sign_div_unsign_eai:divider|                                                                     ; 587 (0)             ; 621 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider                                                                                                                                ; sign_div_unsign_eai                                  ; work         ;
;                      |alt_u_div_38f:divider|                                                                        ; 587 (587)           ; 621 (621)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider                                                                                                          ; alt_u_div_38f                                        ; work         ;
;          |lpm_add_sub:Add2|                                                                                         ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|lpm_add_sub:Add2                                                                                                                                                                                                                                            ; lpm_add_sub                                          ; work         ;
;             |add_sub_fai:auto_generated|                                                                            ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|lpm_add_sub:Add2|add_sub_fai:auto_generated                                                                                                                                                                                                                 ; add_sub_fai                                          ; work         ;
+---------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component|altsyncram_2dn1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 11           ; 2048         ; 11           ; 22528 ; None ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 11           ; 2048         ; 11           ; 22528 ; None ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; None ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; None ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; None ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; None ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; None ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; None ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component|altsyncram_usn3:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; None ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 4096         ; 2            ; 4096         ; 2            ; 8192  ; None ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p9p:auto_generated|altsyncram_qo71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 14           ; 4            ; 14           ; 4            ; 56    ; None ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_o9p:auto_generated|altsyncram_oo71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 13           ; 4            ; 13           ; 4            ; 52    ; None ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_n9p:auto_generated|altsyncram_mo71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 12           ; 4            ; 12           ; 4            ; 48    ; None ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_m9p:auto_generated|altsyncram_ko71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 11           ; 4            ; 11           ; 4            ; 44    ; None ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_k9p:auto_generated|altsyncram_2m71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 9            ; 4            ; 9            ; 4            ; 36    ; None ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_j9p:auto_generated|altsyncram_ul71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32    ; None ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_b8p:auto_generated|altsyncram_sl71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 7            ; 4            ; 7            ; 4            ; 28    ; None ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_a8p:auto_generated|altsyncram_ql71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 6            ; 4            ; 6            ; 4            ; 24    ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                        ; IP Include File                                                                    ;
+--------+---------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM                                                                                                                    ; ../altera/alt_dp_ram_12bit256W_01.vhd                                              ;
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM                                                                                                               ; ../altera/alt_dp_ram_12bit1024W_end_01.vhd                                         ;
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM                                                                                                               ; ../altera/alt_dp_ram_12bit1024W_end_01.vhd                                         ;
; Altera ; LPM_MULT            ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12                                                                                                                                  ; ../altera/mul_16x12.vhd                                                            ;
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir                                                                                                            ; ../altera/alt_dp_ram_2bit1024W_01.vhd                                              ;
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM                                                                                                           ; ../altera/alt_dp_ram_12bit1024W_start_01.vhd                                       ;
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM                                                                                                           ; ../altera/alt_dp_ram_12bit1024W_start_01.vhd                                       ;
; Altera ; LPM_DIVIDE          ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle                                                                                                                   ; ../altera/divide_step_cycle.vhd                                                    ;
; Altera ; RAM: 2-PORT         ; 18.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam                                                                   ; ../src/MAX10_FLASH_INTERFACE_RAM.v                                                 ;
; N/A    ; altera_onchip_flash ; 18.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule                                                                                        ; D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/ip/config_ram.qsys ;
; Altera ; 6AF7_FFFF           ; N/A     ; N/A          ; Licensed     ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block ;                                                                                    ;
; Altera ; LPM_DIVIDE          ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9                                                                                                                                 ; ../altera/alt_divide_16_9.vhd                                                      ;
; Altera ; LPM_DIVIDE          ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X                                                                                                                             ; ../altera/alt_divide_25_13.vhd                                                     ;
; Altera ; LPM_DIVIDE          ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y                                                                                                                             ; ../altera/alt_divide_25_13.vhd                                                     ;
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X                                                                                                                             ; ../altera/alt_dp_ram_bscan.vhd                                                     ;
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y                                                                                                                             ; ../altera/alt_dp_ram_bscan.vhd                                                     ;
; Altera ; LPM_MULT            ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos                                                                                 ; ../altera/alt_mult_12x12.vhd                                                       ;
; Altera ; LPM_MULT            ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Sin                                                                                 ; ../altera/alt_mult_12x12.vhd                                                       ;
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096                                                                                      ; ../altera/alt_ram_cos.vhd                                                          ;
; Altera ; RAM: 2-PORT         ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096                                                                                      ; ../altera/alt_ram_cos.vhd                                                          ;
; Altera ; LPM_DIVIDE          ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle                                                                                                                         ; ../altera/divide_step_cycle.vhd                                                    ;
; Altera ; LPM_DIVIDE          ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle                                                                                                                        ; ../altera/divide_step_cycle.vhd                                                    ;
; Altera ; LPM_DIVIDE          ; 16.1    ; N/A          ; N/A          ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle                                                                                                                        ; ../altera/divide_step_cycle.vhd                                                    ;
+--------+---------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CurrentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------------+------------------------------+------------------------------+----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------------+-------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+-------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                               ; CurrentState.YFI_W_SET_SWP ; CurrentState.YFI_W_CHK_ERROR ; CurrentState.YFI_W_WAIT_IDLE ; CurrentState.YFI_W_WAIT_IDLE_STR ; CurrentState.YFI_W_WAIT_IDLE_PREP ; CurrentState.YFI_W_WAIT_WAIT_REQ_L ; CurrentState.YFI_W_WAIT_WAIT_REQ_H ; CurrentState.YFI_W_WRITE_WORD ; CurrentState.YFI_W_LOAD_WORD ; CurrentState.YFI_W_CLR_SWP ; CurrentState.YFI_W_PREP ; CurrentState.YFI_E2_SET_SWP_CFM ; CurrentState.YFI_E2_CHK_ERROR ; CurrentState.YFI_E2_WAIT_IDLE ; CurrentState.YFI_E2_WAIT_BUSY ; CurrentState.YFI_E2_WAIT_BUSY_STR ; CurrentState.YFI_E2_WAIT_BUSY_LAT ; CurrentState.YFI_E2_WAIT_BUSY_SET ; CurrentState.YFI_E2_SET_SEL_CFM ; CurrentState.YFI_E2_CLR_SWP_CFM ; CurrentState.YFI_E1_SET_SWP_CFM ; CurrentState.YFI_E1_CHK_ERROR ; CurrentState.YFI_E1_WAIT_IDLE ; CurrentState.YFI_E1_WAIT_BUSY ; CurrentState.YFI_E1_WAIT_BUSY_STR ; CurrentState.YFI_E1_WAIT_BUSY_LAT ; CurrentState.YFI_E1_WAIT_BUSY_SET ; CurrentState.YFI_E1_SET_SEL_CFM ; CurrentState.YFI_E1_CLR_SWP_CFM ; CurrentState.YFI_E_PREP ; CurrentState.YFI_READ_VAL ; CurrentState.YFI_READ_STR ; CurrentState.YFI_READ_LAT ; CurrentState.YFI_READ_SET ;
+------------------------------------+----------------------------+------------------------------+------------------------------+----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------------+-------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+-------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; CurrentState.YFI_READ_SET          ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ;
; CurrentState.YFI_READ_LAT          ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 1                         ; 1                         ;
; CurrentState.YFI_READ_STR          ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 1                         ; 0                         ; 1                         ;
; CurrentState.YFI_READ_VAL          ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 1                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E_PREP            ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 1                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E1_CLR_SWP_CFM    ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 1                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E1_SET_SEL_CFM    ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 1                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E1_WAIT_BUSY_SET  ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E1_WAIT_BUSY_LAT  ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E1_WAIT_BUSY_STR  ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E1_WAIT_BUSY      ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E1_WAIT_IDLE      ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E1_CHK_ERROR      ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 1                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E1_SET_SWP_CFM    ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 1                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E2_CLR_SWP_CFM    ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 1                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E2_SET_SEL_CFM    ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 1                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E2_WAIT_BUSY_SET  ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E2_WAIT_BUSY_LAT  ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E2_WAIT_BUSY_STR  ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E2_WAIT_BUSY      ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E2_WAIT_IDLE      ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E2_CHK_ERROR      ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 1                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_E2_SET_SWP_CFM    ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 1                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_PREP            ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 1                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_CLR_SWP         ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 1                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_LOAD_WORD       ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 1                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_WRITE_WORD      ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 1                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_WAIT_WAIT_REQ_H ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 1                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_WAIT_WAIT_REQ_L ; 0                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 1                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_WAIT_IDLE_PREP  ; 0                          ; 0                            ; 0                            ; 0                                ; 1                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_WAIT_IDLE_STR   ; 0                          ; 0                            ; 0                            ; 1                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_WAIT_IDLE       ; 0                          ; 0                            ; 1                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_CHK_ERROR       ; 0                          ; 1                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
; CurrentState.YFI_W_SET_SWP         ; 1                          ; 0                            ; 0                            ; 0                                ; 0                                 ; 0                                  ; 0                                  ; 0                             ; 0                            ; 0                          ; 0                       ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                               ; 0                             ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                                 ; 0                               ; 0                               ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ;
+------------------------------------+----------------------------+------------------------------+------------------------------+----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------------+-------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+-------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                                         ; avmm_read_valid_state.READ_VALID_IDLE ; avmm_read_valid_state.READ_VALID_PRE_READING ; avmm_read_valid_state.READ_VALID_READING                                                                                         ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; avmm_read_valid_state.READ_VALID_IDLE        ; 0                                     ; 0                                            ; 0                                                                                                                                ;
; avmm_read_valid_state.READ_VALID_READING     ; 1                                     ; 0                                            ; 1                                                                                                                                ;
; avmm_read_valid_state.READ_VALID_PRE_READING ; 1                                     ; 1                                            ; 0                                                                                                                                ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state                     ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; Name                           ; read_state.READ_STATE_PULSE_SE ; read_state.READ_STATE_CLEAR ; read_state.READ_STATE_FINAL ; read_state.READ_STATE_READY ; read_state.READ_STATE_DUMMY ; read_state.READ_STATE_SETUP ; read_state.READ_STATE_ADDR ; read_state.READ_STATE_IDLE ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; read_state.READ_STATE_IDLE     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ;
; read_state.READ_STATE_ADDR     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 1                          ;
; read_state.READ_STATE_SETUP    ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 1                          ;
; read_state.READ_STATE_DUMMY    ; 0                              ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_READY    ; 0                              ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_FINAL    ; 0                              ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_CLEAR    ; 0                              ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_PULSE_SE ; 1                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+---------------------------------------------------+
; Name                              ; erase_state.ERASE_STATE_ERROR ; erase_state.ERASE_STATE_RESET ; erase_state.ERASE_STATE_WAIT_DONE ; erase_state.ERASE_STATE_WAIT_BUSY ; erase_state.ERASE_STATE_ADDR ; erase_state.ERASE_STATE_IDLE                      ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+---------------------------------------------------+
; erase_state.ERASE_STATE_IDLE      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                            ; 0                                                 ;
; erase_state.ERASE_STATE_ADDR      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                            ; 1                                                 ;
; erase_state.ERASE_STATE_WAIT_BUSY ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                            ; 1                                                 ;
; erase_state.ERASE_STATE_WAIT_DONE ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                            ; 1                                                 ;
; erase_state.ERASE_STATE_RESET     ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                            ; 1                                                 ;
; erase_state.ERASE_STATE_ERROR     ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                            ; 1                                                 ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state            ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+
; Name                              ; write_state.WRITE_STATE_ERROR ; write_state.WRITE_STATE_RESET ; write_state.WRITE_STATE_WAIT_DONE ; write_state.WRITE_STATE_WAIT_BUSY ; write_state.WRITE_STATE_WRITE ; write_state.WRITE_STATE_ADDR ; write_state.WRITE_STATE_IDLE ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+
; write_state.WRITE_STATE_IDLE      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 0                            ;
; write_state.WRITE_STATE_ADDR      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 1                            ; 1                            ;
; write_state.WRITE_STATE_WRITE     ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_WAIT_BUSY ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_WAIT_DONE ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_RESET     ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_ERROR     ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|CurrentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------+-----------------------+---------------------------+------------------------+------------------------------+-----------------------------+----------------------------+------------------------------+-----------------------------+----------------------------+-----------------------------+------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------+
; Name                             ; CurrentState.FRU_IDLE ; CurrentState.FRU_RECONFIG ; CurrentState.FRU_DELAY ; CurrentState.FRU_WR_2_UPDATE ; CurrentState.FRU_WR_2_WRITE ; CurrentState.FRU_WR_2_PREP ; CurrentState.FRU_WR_1_UPDATE ; CurrentState.FRU_WR_1_WRITE ; CurrentState.FRU_WR_1_PREP ; CurrentState.FRU_CHK_CONFIG ; CurrentState.FRU_RD_AP_3_STR ; CurrentState.FRU_RD_AP_3_READ ; CurrentState.FRU_RD_AP_3_CAPTURE ; CurrentState.FRU_RD_AP_3_WR_2 ; CurrentState.FRU_RD_AP_3_WR_1 ; CurrentState.FRU_RD_AP_3_PREP ; CurrentState.FRU_RD_AP_2_STR ; CurrentState.FRU_RD_AP_2_READ ; CurrentState.FRU_RD_AP_2_CAPTURE ; CurrentState.FRU_RD_AP_2_WR_2 ; CurrentState.FRU_RD_AP_2_WR_1 ; CurrentState.FRU_RD_AP_2_PREP ; CurrentState.FRU_RD_AP_1_STR ; CurrentState.FRU_RD_AP_1_READ ; CurrentState.FRU_RD_AP_1_CAPTURE ; CurrentState.FRU_RD_AP_1_WR_2 ; CurrentState.FRU_RD_AP_1_WR_1 ; CurrentState.FRU_RD_AP_1_PREP ; CurrentState.FRU_RESET ;
+----------------------------------+-----------------------+---------------------------+------------------------+------------------------------+-----------------------------+----------------------------+------------------------------+-----------------------------+----------------------------+-----------------------------+------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------+
; CurrentState.FRU_RESET           ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                      ;
; CurrentState.FRU_RD_AP_1_PREP    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 1                             ; 1                      ;
; CurrentState.FRU_RD_AP_1_WR_1    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 1                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_1_WR_2    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 1                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_1_CAPTURE ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 1                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_1_READ    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 1                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_1_STR     ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_2_PREP    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 1                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_2_WR_1    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 1                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_2_WR_2    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 1                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_2_CAPTURE ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 1                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_2_READ    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 1                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_2_STR     ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_3_PREP    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 1                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_3_WR_1    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 1                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_3_WR_2    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 1                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_3_CAPTURE ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 1                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_3_READ    ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 1                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RD_AP_3_STR     ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 1                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_CHK_CONFIG      ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 1                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_WR_1_PREP       ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 1                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_WR_1_WRITE      ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 1                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_WR_1_UPDATE     ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 1                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_WR_2_PREP       ; 0                     ; 0                         ; 0                      ; 0                            ; 0                           ; 1                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_WR_2_WRITE      ; 0                     ; 0                         ; 0                      ; 0                            ; 1                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_WR_2_UPDATE     ; 0                     ; 0                         ; 0                      ; 1                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_DELAY           ; 0                     ; 0                         ; 1                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_RECONFIG        ; 0                     ; 1                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
; CurrentState.FRU_IDLE            ; 1                     ; 0                         ; 0                      ; 0                            ; 0                           ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                            ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                      ;
+----------------------------------+-----------------------+---------------------------+------------------------+------------------------------+-----------------------------+----------------------------+------------------------------+-----------------------------+----------------------------+-----------------------------+------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|CURRENT_STATE     ;
+-------------------------+--------------------+-------------------------+--------------------+
; Name                    ; CURRENT_STATE.CONT ; CURRENT_STATE.COUNT_PWM ; CURRENT_STATE.IDLE ;
+-------------------------+--------------------+-------------------------+--------------------+
; CURRENT_STATE.IDLE      ; 0                  ; 0                       ; 0                  ;
; CURRENT_STATE.COUNT_PWM ; 0                  ; 1                       ; 1                  ;
; CURRENT_STATE.CONT      ; 1                  ; 0                       ; 1                  ;
+-------------------------+--------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE                                ;
+---------------------------+--------------------+---------------------------+-------------------------+--------------------+
; Name                      ; CURRENT_STATE.CONT ; CURRENT_STATE.COUNT_PULSE ; CURRENT_STATE.COUNT_PWM ; CURRENT_STATE.IDLE ;
+---------------------------+--------------------+---------------------------+-------------------------+--------------------+
; CURRENT_STATE.IDLE        ; 0                  ; 0                         ; 0                       ; 0                  ;
; CURRENT_STATE.COUNT_PWM   ; 0                  ; 0                         ; 1                       ; 1                  ;
; CURRENT_STATE.COUNT_PULSE ; 0                  ; 1                         ; 0                       ; 1                  ;
; CURRENT_STATE.CONT        ; 1                  ; 0                         ; 0                       ; 1                  ;
+---------------------------+--------------------+---------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|CURRENT_STATE    ;
+-------------------------+--------------------+-------------------------+--------------------+
; Name                    ; CURRENT_STATE.CONT ; CURRENT_STATE.COUNT_PWM ; CURRENT_STATE.IDLE ;
+-------------------------+--------------------+-------------------------+--------------------+
; CURRENT_STATE.IDLE      ; 0                  ; 0                       ; 0                  ;
; CURRENT_STATE.COUNT_PWM ; 0                  ; 1                       ; 1                  ;
; CURRENT_STATE.CONT      ; 1                  ; 0                       ; 1                  ;
+-------------------------+--------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|SLD_SMPL_TRG:U_SLD_SMPL_TRG|CURRENT_STATE                                                                          ;
+------------------------------+-----------------------------+---------------------------+------------------------------+--------------------------+--------------------+
; Name                         ; CURRENT_STATE.COUNTUP_1USEC ; CURRENT_STATE.COUNT_RESET ; CURRENT_STATE.COUNTUP_50USEC ; CURRENT_STATE.WAIT_VSYNC ; CURRENT_STATE.INIT ;
+------------------------------+-----------------------------+---------------------------+------------------------------+--------------------------+--------------------+
; CURRENT_STATE.INIT           ; 0                           ; 0                         ; 0                            ; 0                        ; 0                  ;
; CURRENT_STATE.WAIT_VSYNC     ; 0                           ; 0                         ; 0                            ; 1                        ; 1                  ;
; CURRENT_STATE.COUNTUP_50USEC ; 0                           ; 0                         ; 1                            ; 0                        ; 1                  ;
; CURRENT_STATE.COUNT_RESET    ; 0                           ; 1                         ; 0                            ; 0                        ; 1                  ;
; CURRENT_STATE.COUNTUP_1USEC  ; 1                           ; 0                         ; 0                            ; 0                        ; 1                  ;
+------------------------------+-----------------------------+---------------------------+------------------------------+--------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|CURRENT_STATE                                                                                                                                                                                     ;
+------------------------------+---------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+---------------------------+------------------------------+--------------------+
; Name                         ; CURRENT_STATE.CHECK ; CURRENT_STATE.CS_NEGATE_Y ; CURRENT_STATE.GAIN_OUT_Y ; CURRENT_STATE.CS_ASSERT_Y ; CURRENT_STATE.CS_NEGATE_X ; CURRENT_STATE.GAIN_OUT_X ; CURRENT_STATE.CS_ASSERT_X ; CURRENT_STATE.WAIT_VSYNC_END ; CURRENT_STATE.INIT ;
+------------------------------+---------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+---------------------------+------------------------------+--------------------+
; CURRENT_STATE.INIT           ; 0                   ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                            ; 0                  ;
; CURRENT_STATE.WAIT_VSYNC_END ; 0                   ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 1                            ; 1                  ;
; CURRENT_STATE.CS_ASSERT_X    ; 0                   ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 1                         ; 0                            ; 1                  ;
; CURRENT_STATE.GAIN_OUT_X     ; 0                   ; 0                         ; 0                        ; 0                         ; 0                         ; 1                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.CS_NEGATE_X    ; 0                   ; 0                         ; 0                        ; 0                         ; 1                         ; 0                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.CS_ASSERT_Y    ; 0                   ; 0                         ; 0                        ; 1                         ; 0                         ; 0                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.GAIN_OUT_Y     ; 0                   ; 0                         ; 1                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.CS_NEGATE_Y    ; 0                   ; 1                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.CHECK          ; 1                   ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                            ; 1                  ;
+------------------------------+---------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+---------------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|CURRENT_STATE                                                                                                                                                                                         ;
+------------------------------+---------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+---------------------------+------------------------------+--------------------+
; Name                         ; CURRENT_STATE.CHECK ; CURRENT_STATE.CS_NEGATE_Y ; CURRENT_STATE.GAIN_OUT_Y ; CURRENT_STATE.CS_ASSERT_Y ; CURRENT_STATE.CS_NEGATE_X ; CURRENT_STATE.GAIN_OUT_X ; CURRENT_STATE.CS_ASSERT_X ; CURRENT_STATE.WAIT_VSYNC_END ; CURRENT_STATE.INIT ;
+------------------------------+---------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+---------------------------+------------------------------+--------------------+
; CURRENT_STATE.INIT           ; 0                   ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                            ; 0                  ;
; CURRENT_STATE.WAIT_VSYNC_END ; 0                   ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 1                            ; 1                  ;
; CURRENT_STATE.CS_ASSERT_X    ; 0                   ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 1                         ; 0                            ; 1                  ;
; CURRENT_STATE.GAIN_OUT_X     ; 0                   ; 0                         ; 0                        ; 0                         ; 0                         ; 1                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.CS_NEGATE_X    ; 0                   ; 0                         ; 0                        ; 0                         ; 1                         ; 0                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.CS_ASSERT_Y    ; 0                   ; 0                         ; 0                        ; 1                         ; 0                         ; 0                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.GAIN_OUT_Y     ; 0                   ; 0                         ; 1                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.CS_NEGATE_Y    ; 0                   ; 1                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                            ; 1                  ;
; CURRENT_STATE.CHECK          ; 1                   ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                            ; 1                  ;
+------------------------------+---------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+---------------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|GALV_PSC_STATE                                         ;
+----------------------------+----------------------------+--------------------------+----------------------------+---------------------+
; Name                       ; GALV_PSC_STATE.SEND_GALV_Y ; GALV_PSC_STATE.WAIT_1CLK ; GALV_PSC_STATE.SEND_GALV_X ; GALV_PSC_STATE.IDLE ;
+----------------------------+----------------------------+--------------------------+----------------------------+---------------------+
; GALV_PSC_STATE.IDLE        ; 0                          ; 0                        ; 0                          ; 0                   ;
; GALV_PSC_STATE.SEND_GALV_X ; 0                          ; 0                        ; 1                          ; 1                   ;
; GALV_PSC_STATE.WAIT_1CLK   ; 0                          ; 1                        ; 0                          ; 1                   ;
; GALV_PSC_STATE.SEND_GALV_Y ; 1                          ; 0                        ; 0                          ; 1                   ;
+----------------------------+----------------------------+--------------------------+----------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|CURRENT_STATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+--------------------------+-------------------------------+-------------------------+-----------------------------+-----------------------------+------------------------+------------------------------------+----------------------------------+-------------------------------+----------------------------------+---------------------------+---------------------------+-----------------------------+--------------------------+-----------------------------+--------------------------------+----------------------+--------------------------+-----------------------------+------------------------------+-----------------------+----------------------+
; Name                               ; CURRENT_STATE.V_SYNC_RUN ; CURRENT_STATE.Move_Center_Pos ; CURRENT_STATE.RAM_Write ; CURRENT_STATE.END_MOVE_CSTM ; CURRENT_STATE.END_MOVE_WAIT ; CURRENT_STATE.END_MOVE ; CURRENT_STATE.Dummy_Scan_Check_Num ; CURRENT_STATE.Circle_Scan_Wait_E ; CURRENT_STATE.Circle_Scan_Run ; CURRENT_STATE.Circle_Scan_Wait_S ; CURRENT_STATE.Circle_Scan ; CURRENT_STATE.B_Scan_Back ; CURRENT_STATE.B_Scan_Wait_E ; CURRENT_STATE.B_Scan_Run ; CURRENT_STATE.B_Scan_Wait_S ; CURRENT_STATE.B_Scan_RAM_Write ; CURRENT_STATE.B_Scan ; CURRENT_STATE.Scan_Start ; CURRENT_STATE.Move_Next_Pos ; CURRENT_STATE.Move_Start_Pos ; CURRENT_STATE.INITIAL ; CURRENT_STATE.SET_UP ;
+------------------------------------+--------------------------+-------------------------------+-------------------------+-----------------------------+-----------------------------+------------------------+------------------------------------+----------------------------------+-------------------------------+----------------------------------+---------------------------+---------------------------+-----------------------------+--------------------------+-----------------------------+--------------------------------+----------------------+--------------------------+-----------------------------+------------------------------+-----------------------+----------------------+
; CURRENT_STATE.SET_UP               ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 0                    ;
; CURRENT_STATE.INITIAL              ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 1                     ; 1                    ;
; CURRENT_STATE.Move_Start_Pos       ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 1                            ; 0                     ; 1                    ;
; CURRENT_STATE.Move_Next_Pos        ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 1                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.Scan_Start           ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 1                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.B_Scan               ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 1                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.B_Scan_RAM_Write     ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 1                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.B_Scan_Wait_S        ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 1                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.B_Scan_Run           ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 1                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.B_Scan_Wait_E        ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 1                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.B_Scan_Back          ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 1                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.Circle_Scan          ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 1                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.Circle_Scan_Wait_S   ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 1                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.Circle_Scan_Run      ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 1                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.Circle_Scan_Wait_E   ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 1                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.Dummy_Scan_Check_Num ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 1                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.END_MOVE             ; 0                        ; 0                             ; 0                       ; 0                           ; 0                           ; 1                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.END_MOVE_WAIT        ; 0                        ; 0                             ; 0                       ; 0                           ; 1                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.END_MOVE_CSTM        ; 0                        ; 0                             ; 0                       ; 1                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.RAM_Write            ; 0                        ; 0                             ; 1                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.Move_Center_Pos      ; 0                        ; 1                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
; CURRENT_STATE.V_SYNC_RUN           ; 1                        ; 0                             ; 0                       ; 0                           ; 0                           ; 0                      ; 0                                  ; 0                                ; 0                             ; 0                                ; 0                         ; 0                         ; 0                           ; 0                        ; 0                           ; 0                              ; 0                    ; 0                        ; 0                           ; 0                            ; 0                     ; 1                    ;
+------------------------------------+--------------------------+-------------------------------+-------------------------+-----------------------------+-----------------------------+------------------------+------------------------------------+----------------------------------+-------------------------------+----------------------------------+---------------------------+---------------------------+-----------------------------+--------------------------+-----------------------------+--------------------------------+----------------------+--------------------------+-----------------------------+------------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|trig_state        ;
+---------------------------+---------------------------+--------------------+----------------------+
; Name                      ; trig_state.TRIG_WAIT_LIVE ; trig_state.TRIG_EN ; trig_state.TRIG_IDLE ;
+---------------------------+---------------------------+--------------------+----------------------+
; trig_state.TRIG_IDLE      ; 0                         ; 0                  ; 0                    ;
; trig_state.TRIG_EN        ; 0                         ; 1                  ; 1                    ;
; trig_state.TRIG_WAIT_LIVE ; 1                         ; 0                  ; 1                    ;
+---------------------------+---------------------------+--------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|current_state                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------+---------------------------+----------------------------+-------------------------------------+------------------------------------+-------------------------------+---------------------------+-----------------------------+-------------------------+-----------------------+------------------------+-----------------------+
; Name                                ; current_state.ST_ANGIO_LIVE ; current_state.ST_SCAN_END ; current_state.ST_BACK_SCAN ; current_state.ST_SCAN_SET_WAIT_LAST ; current_state.ST_SCAN_SET_INTERVAL ; current_state.ST_SCAN_SET_RUN ; current_state.ST_SCAN_RUN ; current_state.ST_DUMMY_SCAN ; current_state.ST_LIVE_B ; current_state.ST_LIVE ; current_state.ST_SETUP ; current_state.ST_INIT ;
+-------------------------------------+-----------------------------+---------------------------+----------------------------+-------------------------------------+------------------------------------+-------------------------------+---------------------------+-----------------------------+-------------------------+-----------------------+------------------------+-----------------------+
; current_state.ST_INIT               ; 0                           ; 0                         ; 0                          ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                           ; 0                       ; 0                     ; 0                      ; 0                     ;
; current_state.ST_SETUP              ; 0                           ; 0                         ; 0                          ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                           ; 0                       ; 0                     ; 1                      ; 1                     ;
; current_state.ST_LIVE               ; 0                           ; 0                         ; 0                          ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                           ; 0                       ; 1                     ; 0                      ; 1                     ;
; current_state.ST_LIVE_B             ; 0                           ; 0                         ; 0                          ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                           ; 1                       ; 0                     ; 0                      ; 1                     ;
; current_state.ST_DUMMY_SCAN         ; 0                           ; 0                         ; 0                          ; 0                                   ; 0                                  ; 0                             ; 0                         ; 1                           ; 0                       ; 0                     ; 0                      ; 1                     ;
; current_state.ST_SCAN_RUN           ; 0                           ; 0                         ; 0                          ; 0                                   ; 0                                  ; 0                             ; 1                         ; 0                           ; 0                       ; 0                     ; 0                      ; 1                     ;
; current_state.ST_SCAN_SET_RUN       ; 0                           ; 0                         ; 0                          ; 0                                   ; 0                                  ; 1                             ; 0                         ; 0                           ; 0                       ; 0                     ; 0                      ; 1                     ;
; current_state.ST_SCAN_SET_INTERVAL  ; 0                           ; 0                         ; 0                          ; 0                                   ; 1                                  ; 0                             ; 0                         ; 0                           ; 0                       ; 0                     ; 0                      ; 1                     ;
; current_state.ST_SCAN_SET_WAIT_LAST ; 0                           ; 0                         ; 0                          ; 1                                   ; 0                                  ; 0                             ; 0                         ; 0                           ; 0                       ; 0                     ; 0                      ; 1                     ;
; current_state.ST_BACK_SCAN          ; 0                           ; 0                         ; 1                          ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                           ; 0                       ; 0                     ; 0                      ; 1                     ;
; current_state.ST_SCAN_END           ; 0                           ; 1                         ; 0                          ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                           ; 0                       ; 0                     ; 0                      ; 1                     ;
; current_state.ST_ANGIO_LIVE         ; 1                           ; 0                         ; 0                          ; 0                                   ; 0                                  ; 0                             ; 0                         ; 0                           ; 0                       ; 0                     ; 0                      ; 1                     ;
+-------------------------------------+-----------------------------+---------------------------+----------------------------+-------------------------------------+------------------------------------+-------------------------------+---------------------------+-----------------------------+-------------------------+-----------------------+------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|dreg[0] ; yes                                                              ; yes                                        ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|dreg[0]       ; yes                                                              ; yes                                        ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|din_s1  ; yes                                                              ; yes                                        ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|din_s1        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                                                                                                                                           ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][15]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][14]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][13]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][12]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][11]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][10]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][9]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][7]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][6]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][4]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][2]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][15]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][14]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][13]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][12]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][11]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][10]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][9]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][8]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][7]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][6]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][5]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][4]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][2]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][3]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][4]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][6]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][7]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][9]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][10]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][11]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][12]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][13]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][14]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][15]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|DataBurstCntReg[1..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|DataRdReg                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait_neg                       ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector5_writable_reg             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider|alt_u_div_b6f:divider|DFFNumerator[0..11]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider|alt_u_div_b6f:divider|DFFNumerator[0..11]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated|sign_div_unsign_c7i:divider|alt_u_div_l3f:divider|DFFNumerator[6,7]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated|sign_div_unsign_c7i:divider|alt_u_div_l3f:divider|DFFNumerator[5]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated|sign_div_unsign_c7i:divider|alt_u_div_l3f:divider|DFFNumerator[0..4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_CIBT_ALMOST_FULL                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cstm_Mode_Sel[2,3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Deceleration_step_ff[0..14]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Step_increase_ff[0..13]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[22,23]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[20,21]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[17..19]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[16]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[14,15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[13]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[12]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[10,11]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[9]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[8]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[0..7]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[22,23]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[20,21]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[17..19]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[16]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[14,15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[13]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[12]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[10,11]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[9]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[8]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[0..7]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[22,23]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[20,21]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[17..19]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[16]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[14,15]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[13]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[12]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[10,11]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[9]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[8]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[0..7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[22,23]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[20,21]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[17..19]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[16]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[14,15]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[13]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[12]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[10,11]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[9]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[8]                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[0..7]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[129][1]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[47]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[45,46]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[42..44]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[41]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[39,40]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[38]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[37]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[35,36]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[34]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[33]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[25..32]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[47]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[45,46]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[42..44]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[41]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[39,40]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[38]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[37]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[35,36]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[34]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[33]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[25..32]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[47]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[45,46]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[42..44]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[41]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[39,40]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[38]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[37]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[35,36]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[34]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[33]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[25..32]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[47]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[45,46]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[42..44]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[41]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[39,40]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[38]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[37]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[35,36]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[34]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[33]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[25..32]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[70,71]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[67..69]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[66]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[64,65]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[63]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[62]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[60,61]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[59]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[58]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[50..57]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[70,71]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[67..69]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[66]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[64,65]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[63]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[62]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[60,61]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[59]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[58]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[50..57]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[70,71]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[67..69]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[66]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[64,65]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[63]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[62]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[60,61]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[59]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[58]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[50..57]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[70,71]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[67..69]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[66]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[64,65]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[63]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[62]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[60,61]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[59]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[58]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[50..57]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[95]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[92..94]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[91]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[89,90]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[88]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[87]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[85,86]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[84]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[83]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[75..82]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[95]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[92..94]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[91]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[89,90]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[88]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[87]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[85,86]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[84]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[83]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[75..82]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[95]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[92..94]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[91]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[89,90]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[88]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[87]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[85,86]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[84]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[83]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[75..82]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[95]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[92..94]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[91]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[89,90]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[88]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[87]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[85,86]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[84]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[83]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[75..82]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[117..119]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[116]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[114,115]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[113]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[112]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[110,111]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[109]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[108]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[100..107]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[117..119]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[116]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[114,115]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[113]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[112]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[110,111]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[109]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[108]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[100..107]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[117..119]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[116]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[114,115]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[113]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[112]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[110,111]                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[109]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[108]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[100..107]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[117..119]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[116]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[114,115]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[113]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[112]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[110,111]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[109]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[108]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[100..107]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[142,143]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[141]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[139,140]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[138]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[137]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[135,136]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[134]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[133]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[125..132]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[142,143]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[141]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[139,140]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[138]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[137]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[135,136]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[134]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[133]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[125..132]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[142,143]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[141]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[139,140]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[138]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[137]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[135,136]                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[134]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[133]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[125..132]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[142,143]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[141]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[139,140]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[138]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[137]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[135,136]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[134]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[133]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[125..132]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[167]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[166]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[164,165]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[163]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[162]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[160,161]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[159]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[158]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[150..157]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[167]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[166]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[164,165]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[163]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[162]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[160,161]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[159]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[158]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[150..157]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[167]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[166]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[164,165]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[163]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[162]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[160,161]                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[159]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[158]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[150..157]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[167]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[166]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[164,165]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[163]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[162]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[160,161]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[159]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[158]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[150..157]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[191]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[189,190]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[188]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[187]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[185,186]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[184]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[183]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[175..182]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[191]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[189,190]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[188]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[187]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[185,186]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[184]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[183]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[175..182]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[191]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[189,190]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[188]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[187]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[185,186]                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[184]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[183]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[175..182]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[191]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[189,190]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[188]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[187]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[185,186]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[184]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[183]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[175..182]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[214,215]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[213]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[212]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[210,211]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[209]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[208]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[200..207]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[214,215]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[213]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[212]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[210,211]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[209]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[208]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[200..207]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[214,215]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[213]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[212]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[210,211]                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[209]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[208]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[200..207]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[214,215]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[213]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[212]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[210,211]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[209]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[208]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[200..207]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[239]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[238]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[237]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[235,236]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[234]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[233]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[225..232]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[239]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[238]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[237]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[235,236]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[234]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[233]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[225..232]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[239]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[238]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[237]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[235,236]                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[234]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[233]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[225..232]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[239]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[238]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[237]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[235,236]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[234]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[233]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[225..232]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[263]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[262]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[260,261]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[259]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[258]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[250..257]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[263]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[262]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[260,261]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[259]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[258]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[250..257]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[263]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[262]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[260,261]                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[259]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[258]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[250..257]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[263]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[262]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[260,261]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[259]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[258]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[250..257]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[287]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[285,286]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[284]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[283]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[275..282]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[287]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[285,286]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[284]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[283]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[275..282]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[287]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[285,286]                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[284]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[283]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[275..282]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[287]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[285,286]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[284]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[283]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[275..282]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[310,311]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[309]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[308]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[300..307]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[310,311]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[309]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[308]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[300..307]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[310,311]                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[309]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[308]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[300..307]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[310,311]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[309]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[308]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[300..307]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[335]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[334]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[333]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[325..332]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[335]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[334]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[333]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[325..332]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[335]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[334]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[333]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[325..332]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[335]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[334]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[333]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[325..332]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[359]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[358]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[350..357]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[359]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[358]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[350..357]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[359]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[358]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[350..357]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[359]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[358]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[350..357]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[383]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[375..382]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[383]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[375..382]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[383]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[375..382]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[383]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[375..382]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[400..407]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[400..407]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[400..407]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[400..407]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[425..431]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[425..431]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[425..431]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[425..431]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[450..455]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[450..455]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[450..455]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[450..455]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[475..479]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[475..479]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[475..479]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[475..479]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[500..503]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[500..503]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[500..503]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[500..503]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[525..527]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[525..527]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[525..527]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[525..527]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[550,551]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[550,551]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[550,551]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[550,551]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[575]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[575]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[575]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[575]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait                           ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[0..3]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|comp_SLD_gen:U_comp_SLD_gen|SLD_rise_t[11]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][8]                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][0]                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][5]                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][0]                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][1]                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][0]                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[128][0]                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][0]                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][1]                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][0]                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][5]                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][0]                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][8]                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[0][0]                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][7]                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][8]                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][9]                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][10]                                                                                                                                                                     ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][12]                                                                                                                                                                     ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][11]                                                                                                                                                                     ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][14]                                                                                                                                                                     ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][15]                                                                                                                                                                     ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][13]                                                                                                                                                                     ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|linesensor_err_det:U_err_det|vsync_d                                                                                                                                                                                              ; Merged with OCT_TOP:U_OCT_TOP|SLD_SMPL_TRG:U_SLD_SMPL_TRG|reg_Vsync                                                                                                                                                                                          ;
; OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_Galv_Run                                                                                                                                                                                                  ; Merged with OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Galv_Run                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|linesensor_err_det:U_err_det|hsync_d                                                                                                                                                                                              ; Merged with OCT_TOP:U_OCT_TOP|comp_SLD_gen:U_comp_SLD_gen|hsync_d                                                                                                                                                                                            ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_d                                                                                                                                                                                                     ; Merged with OCT_TOP:U_OCT_TOP|comp_SLD_gen:U_comp_SLD_gen|hsync_d                                                                                                                                                                                            ;
; OCT_TOP:U_OCT_TOP|comp_SLD_gen:U_comp_SLD_gen|SLD_fall_t[0]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|comp_SLD_gen:U_comp_SLD_gen|SLD_rise_t[0]                                                                                                                                                                                      ;
; OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_fall_t[2]                                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_rise_t[2]                                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_fall_t[1]                                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_rise_t[1]                                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_end[1]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_rise_t[1]                                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|v_fall_t[0]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_rise_t[0]                                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_end[0]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_rise_t[0]                                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_fall_t[0]                                                                                                                                                                                      ; Merged with OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|vh_v_rise_t[0]                                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|hsync_gen                                                                                                                                                                                           ; Merged with OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|hsync_d                                                                                                                                                                                          ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[11]                                                                                                                                                                                           ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[11]                                                                                                                                                                                            ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[10]                                                                                                                                                                                           ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[10]                                                                                                                                                                                            ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[9]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[9]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[8]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[8]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[7]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[7]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[6]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[6]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[5]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[5]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[4]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[4]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[3]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[3]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[2]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[2]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[1]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[1]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_Y_denom[0]                                                                                                                                                                                            ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[0]                                                                                                                                                                                             ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_RAM_Read_END                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_Run_End                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated|rden_b_store                                                        ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated|rden_b_store                                                     ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|reg_DM_BS_RDA_en[12]                                                                                                                                                                                 ; Merged with OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|reg_DM_BS_RDA_en[13]                                                                                                                                                                              ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[13]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[13]                                                                                                                                                                                    ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[12]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[12]                                                                                                                                                                                    ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[11]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[11]                                                                                                                                                                                    ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[10]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[10]                                                                                                                                                                                    ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[9]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[9]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[8]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[8]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[7]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[7]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[6]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[6]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[5]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[5]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[4]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[4]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[3]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[3]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[2]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[2]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[1]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[1]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Max_speed_ff[0]                                                                                                                                                                                         ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|Init_speed_ff[0]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Mode_sel[2]                                                                                                                                                                                                 ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Mode_sel[3]                                                                                                                                                                                              ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg2                        ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector2_writable_reg             ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector1_writable_reg          ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[1..19] ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[0]  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[1]             ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[0]          ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21]    ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20] ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[1]     ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[0]  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg1                        ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CntlWrDataReg[21]                                                                                                                                           ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CntlWrDataReg[20]                                                                                                                                        ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CntlWrDataReg[0..19,23,24]                                                                                                                                  ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CntlAddrReg                                                                                                                                              ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CntlWrReg                                                                                                                                                   ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CntlAddrReg                                                                                                                                              ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[1]                        ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0]                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|wait_cnt[7]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[7]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|wait_cnt[7]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[7]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|wait_cnt[7]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[7]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|wait_cnt[6]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[6]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|wait_cnt[6]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[6]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|wait_cnt[6]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[6]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|wait_cnt[5]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[5]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|wait_cnt[5]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[5]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|wait_cnt[5]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[5]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|wait_cnt[4]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[4]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|wait_cnt[4]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[4]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|wait_cnt[4]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[4]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|wait_cnt[3]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[3]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|wait_cnt[3]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[3]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|wait_cnt[3]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[3]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|wait_cnt[2]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[2]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|wait_cnt[2]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[2]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|wait_cnt[2]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[2]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|wait_cnt[1]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[1]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|wait_cnt[1]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[1]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|wait_cnt[1]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[1]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|wait_cnt[0]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[0]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|wait_cnt[0]                                                                                                                                                                                             ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[0]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|wait_cnt[0]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|wait_cnt[0]                                                                                                                                                                                           ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_reg[1]            ; Merged with OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_reg[0]         ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][6]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Mode_sel[3]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|reg_DM_BS_RDA_en[13]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[10,11]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[0..9]                                                                                                                                                                              ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[1]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[0]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_reg[0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|r_motor_phase[1]                                                                                                                                                                                        ; Merged with OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|r_motor_phase[3]                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0]                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector1_writable_reg             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19..22]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21,22]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[21]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[18]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_ADDR          ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|CURRENT_STATE.Move_Next_Pos                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|CURRENT_STATE.Dummy_Scan_Check_Num                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|CURRENT_STATE.RAM_Write                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|CURRENT_STATE.V_SYNC_RUN                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|current_state.ST_SCAN_SET_RUN                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|current_state.ST_SCAN_SET_INTERVAL                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|current_state.ST_SCAN_SET_WAIT_LAST                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CurrentState~2                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CurrentState~3                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CurrentState~4                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CurrentState~5                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CurrentState~6                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|CurrentState~7                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~7                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~8                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~9                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~6                       ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~7                       ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~8                       ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~5                       ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~6                       ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~7                       ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|CurrentState~2                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|CurrentState~3                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|CurrentState~4                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|CurrentState~5                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|CurrentState~6                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|sig_on_flg                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|sig_PWM_end                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|sig_on_flg                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|sig_Pulse_end                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|sig_PWM_end                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|sig_on_flg                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|sig_PWM_end                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter2[0..6]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_PWM[0..6]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[0..15]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_Pulse[0..15]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_PWM[0..6]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter2[0..6]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_PWM[0..6]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter2[7..11]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[0..11]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[0..11]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter2[7..11]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[0..11]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|CURRENT_STATE.IDLE                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|CURRENT_STATE.COUNT_PWM                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|CURRENT_STATE.CONT                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE.IDLE                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE.COUNT_PWM                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE.COUNT_PULSE                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE.CONT                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|CURRENT_STATE.IDLE                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|CURRENT_STATE.COUNT_PWM                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|CURRENT_STATE.CONT                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|trig_state.TRIG_IDLE                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|trig_state.TRIG_EN                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|trig_state.TRIG_WAIT_LIVE                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|current_state.ST_INIT                                                                                                                                                                                ; Merged with OCT_TOP:U_OCT_TOP|SLD_SMPL_TRG:U_SLD_SMPL_TRG|CURRENT_STATE.INIT                                                                                                                                                                                 ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|current_state.ST_ANGIO_LIVE                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|CURRENT_STATE.B_Scan_Back                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|r_motor_ctrl_cnt[2]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_CLEAR         ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[2]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[2..17]         ; Lost fanout                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cstm_Mode_Sel[0]                                                                                                                                                                                     ; Merged with OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cstm_Mode_Sel[1]                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Mode_sel[0]                                                                                                                                                                                                 ; Merged with OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Mode_sel[1]                                                                                                                                                                                              ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_X[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_Y[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_X[1]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_Y[1]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_X[2]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_Y[2]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 1670                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[0]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[25],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[50],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[75],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[100],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[125],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[150],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[175],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[200],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[225],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[250],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[275],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[300],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[325],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[350],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[375],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[400],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[425],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[450],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[475],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[500],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[525],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[550],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[575]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[0]                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[25],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[50],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[75],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[100],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[125],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[150],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[175],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[200],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[225],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[250],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[275],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[300],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[325],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[350],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[375],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[400],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[425],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[450],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[475],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[500],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[525],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[550],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[575]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[0]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[25],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[50],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[75],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[100],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[125],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[150],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[175],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[200],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[225],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[250],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[275],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[300],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[325],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[350],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[375],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[400],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[425],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[450],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[475],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[500],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[525],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[550],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[575]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[0]                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[25],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[50],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[75],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[100],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[125],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[150],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[175],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[200],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[225],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[250],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[275],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[300],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[325],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[350],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[375],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[400],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[425],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[450],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[475],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[500],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[525],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[550],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[575]                            ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|sig_Pulse_end                                                                                                                                                                                  ; Lost Fanouts              ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[15],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[14],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[13],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[12],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[11],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[9],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[8],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[7],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[11],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[9],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[8],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[7],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[6],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[5],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[4],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[0],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE.IDLE                                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[1]                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[26],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[51],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[76],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[101],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[126],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[151],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[176],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[201],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[226],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[251],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[276],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[301],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[326],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[351],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[376],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[401],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[426],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[451],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[476],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[501],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[526],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[551]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[1]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[26],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[51],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[76],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[101],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[126],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[151],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[176],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[201],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[226],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[251],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[276],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[301],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[326],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[351],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[376],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[401],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[426],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[451],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[476],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[501],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[526],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[551]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[1]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[26],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[51],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[76],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[101],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[126],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[151],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[176],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[201],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[226],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[251],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[276],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[301],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[326],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[351],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[376],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[401],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[426],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[451],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[476],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[501],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[526],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[551]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[1]                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[26],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[51],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[76],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[101],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[126],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[151],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[176],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[201],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[226],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[251],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[276],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[301],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[326],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[351],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[376],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[401],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[426],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[451],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[476],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[501],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[526],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[551]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[2]                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[27],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[52],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[77],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[102],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[127],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[152],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[177],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[202],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[227],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[252],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[277],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[302],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[327],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[352],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[377],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[402],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[427],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[452],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[477],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[502],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[527]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[2]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[27],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[52],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[77],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[102],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[127],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[152],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[177],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[202],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[227],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[252],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[277],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[302],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[327],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[352],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[377],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[402],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[427],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[452],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[477],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[502],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[527]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[2]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[27],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[52],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[77],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[102],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[127],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[152],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[177],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[202],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[227],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[252],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[277],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[302],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[327],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[352],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[377],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[402],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[427],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[452],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[477],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[502],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[527]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[2]                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[27],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[52],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[77],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[102],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[127],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[152],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[177],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[202],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[227],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[252],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[277],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[302],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[327],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[352],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[377],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[402],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[427],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[452],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[477],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[502],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[527]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[3]                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[28],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[53],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[78],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[103],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[128],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[153],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[178],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[203],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[228],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[253],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[278],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[303],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[328],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[353],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[378],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[403],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[428],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[453],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[478],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[503]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[3]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[28],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[53],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[78],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[103],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[128],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[153],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[178],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[203],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[228],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[253],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[278],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[303],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[328],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[353],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[378],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[403],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[428],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[453],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[478],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[503]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[3]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[28],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[53],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[78],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[103],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[128],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[153],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[178],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[203],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[228],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[253],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[278],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[303],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[328],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[353],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[378],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[403],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[428],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[453],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[478],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[503]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[3]                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[28],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[53],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[78],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[103],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[128],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[153],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[178],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[203],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[228],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[253],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[278],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[303],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[328],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[353],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[378],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[403],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[428],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[453],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[478],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[503]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[4]                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[29],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[54],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[79],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[104],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[129],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[154],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[179],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[204],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[229],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[254],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[279],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[304],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[329],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[354],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[379],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[404],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[429],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[454],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[479]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[4]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[29],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[54],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[79],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[104],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[129],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[154],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[179],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[204],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[229],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[254],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[279],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[304],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[329],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[354],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[379],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[404],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[429],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[454],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[479]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[4]                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[29],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[54],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[79],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[104],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[129],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[154],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[179],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[204],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[229],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[254],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[279],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[304],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[329],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[354],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[379],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[404],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[429],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[454],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[479]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[4]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[29],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[54],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[79],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[104],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[129],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[154],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[179],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[204],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[229],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[254],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[279],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[304],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[329],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[354],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[379],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[404],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[429],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[454],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[479]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[5]                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[30],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[55],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[80],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[105],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[130],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[155],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[180],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[205],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[230],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[255],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[280],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[305],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[330],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[355],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[380],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[405],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[430],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[455]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[5]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[30],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[55],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[80],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[105],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[130],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[155],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[180],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[205],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[230],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[255],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[280],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[305],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[330],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[355],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[380],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[405],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[430],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[455]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[5]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[30],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[55],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[80],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[105],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[130],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[155],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[180],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[205],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[230],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[255],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[280],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[305],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[330],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[355],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[380],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[405],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[430],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[455]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[5]                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[30],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[55],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[80],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[105],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[130],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[155],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[180],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[205],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[230],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[255],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[280],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[305],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[330],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[355],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[380],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[405],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[430],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[455]                            ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|DataRdReg                                                                                                                                          ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait_neg,                   ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait,                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[0],    ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[0],         ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_reg[0],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[21],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[22],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21],             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[22],             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[18],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[0], ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[16],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[17],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[11]         ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[6]                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[31],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[56],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[81],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[106],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[131],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[156],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[181],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[206],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[231],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[256],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[281],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[306],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[331],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[356],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[381],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[406],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[431]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[6]                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[31],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[56],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[81],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[106],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[131],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[156],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[181],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[206],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[231],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[256],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[281],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[306],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[331],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[356],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[381],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[406],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[431]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[6]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[31],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[56],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[81],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[106],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[131],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[156],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[181],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[206],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[231],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[256],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[281],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[306],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[331],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[356],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[381],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[406],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[431]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[6]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[31],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[56],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[81],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[106],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[131],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[156],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[181],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[206],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[231],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[256],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[281],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[306],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[331],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[356],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[381],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[406],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[431]                                 ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|sig_PWM_end                                                                                                                                                                                       ; Lost Fanouts              ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter2[6],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter2[5],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter2[4],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter2[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter2[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter2[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[11],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[10],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[9],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[8],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[7],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[6],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[5],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[4],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_counter1[1]                                                                                                                                                                                         ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|sig_PWM_end                                                                                                                                                                                      ; Lost Fanouts              ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter2[6],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter2[5],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter2[4],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter2[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter2[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter2[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[11],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[10],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[9],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[8],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[7],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[6],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[5],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[4],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_counter1[1]                                                                                                                                                                                        ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[7]                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[32],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[57],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[82],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[107],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[132],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[157],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[182],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[207],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[232],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[257],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[282],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[307],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[332],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[357],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[382],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[407]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[7]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[32],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[57],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[82],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[107],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[132],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[157],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[182],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[207],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[232],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[257],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[282],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[307],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[332],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[357],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[382],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[407]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[7]                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[32],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[57],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[82],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[107],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[132],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[157],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[182],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[207],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[232],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[257],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[282],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[307],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[332],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[357],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[382],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[407]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[7]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[32],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[57],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[82],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[107],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[132],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[157],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[182],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[207],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[232],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[257],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[282],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[307],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[332],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[357],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[382],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[407]                                 ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_CLEAR,     ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg,                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg,            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[2],              ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[13],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[15],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[14],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[12],        ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[2],         ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[3],         ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[4],         ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[5],         ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[6],         ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[7],         ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[8],         ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[9]          ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[8]                        ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[33],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[58],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[83],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[108],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[133],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[158],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[183],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[208],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[233],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[258],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[283],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[308],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[333],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[358],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[383]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[8]                              ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[33],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[58],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[83],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[108],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[133],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[158],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[183],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[208],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[233],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[258],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[283],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[308],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[333],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[358],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[383]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[8]                             ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[33],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[58],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[83],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[108],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[133],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[158],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[183],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[208],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[233],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[258],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[283],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[308],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[333],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[358],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[383]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[8]                             ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[33],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[58],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[83],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[108],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[133],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[158],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[183],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[208],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[233],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[258],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[283],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[308],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[333],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[358],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[383]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[9]                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[34],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[59],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[84],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[109],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[134],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[159],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[184],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[209],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[234],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[259],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[284],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[309],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[334],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[359]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[9]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[34],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[59],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[84],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[109],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[134],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[159],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[184],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[209],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[234],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[259],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[284],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[309],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[334],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[359]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[9]                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[34],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[59],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[84],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[109],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[134],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[159],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[184],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[209],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[234],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[259],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[284],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[309],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[334],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[359]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[9]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[34],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[59],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[84],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[109],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[134],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[159],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[184],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[209],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[234],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[259],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[284],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[309],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[334],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[359]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[10]                       ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[35],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[60],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[85],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[110],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[135],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[160],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[185],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[210],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[235],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[260],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[285],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[310],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[335]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[10]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[35],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[60],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[85],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[110],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[135],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[160],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[185],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[210],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[235],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[260],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[285],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[310],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[335]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[10]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[35],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[60],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[85],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[110],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[135],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[160],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[185],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[210],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[235],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[260],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[285],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[310],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[335]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[10]                             ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[35],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[60],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[85],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[110],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[135],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[160],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[185],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[210],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[235],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[260],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[285],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[310],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[335]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[11]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[36],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[61],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[86],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[111],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[136],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[161],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[186],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[211],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[236],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[261],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[286],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[311]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[11]                             ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[36],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[61],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[86],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[111],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[136],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[161],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[186],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[211],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[236],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[261],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[286],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[311]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[11]                       ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[36],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[61],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[86],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[111],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[136],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[161],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[186],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[211],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[236],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[261],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[286],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[311]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[11]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[36],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[61],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[86],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[111],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[136],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[161],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[186],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[211],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[236],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[261],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[286],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[311]                                 ;
; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|reg_DM_BS_RDA_en[13]                                                                                                                                                                        ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[11],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[10],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[9],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[8],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[7],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[6],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[5],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[4],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_Back_Circle_R[0]                                                                                                                                                                              ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[12]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[37],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[62],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[87],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[112],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[137],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[162],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[187],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[212],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[237],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[262],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[287]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[12]                       ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[37],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[62],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[87],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[112],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[137],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[162],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[187],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[212],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[237],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[262],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[287]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[12]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[37],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[62],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[87],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[112],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[137],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[162],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[187],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[212],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[237],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[262],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[287]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[12]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[37],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[62],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[87],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[112],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[137],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[162],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[187],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[212],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[237],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[262],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[287]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[13]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[38],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[63],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[88],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[113],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[138],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[163],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[188],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[213],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[238],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[263]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[13]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[38],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[63],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[88],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[113],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[138],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[163],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[188],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[213],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[238],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[263]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[13]                       ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[38],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[63],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[88],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[113],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[138],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[163],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[188],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[213],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[238],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[263]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[13]                             ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[38],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[63],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[88],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[113],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[138],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[163],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[188],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[213],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[238],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[263]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[14]                       ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[39],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[64],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[89],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[114],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[139],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[164],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[189],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[214],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[239]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[14]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[39],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[64],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[89],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[114],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[139],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[164],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[189],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[214],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[239]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[14]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[39],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[64],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[89],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[114],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[139],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[164],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[189],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[214],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[239]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[14]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[39],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[64],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[89],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[114],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[139],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[164],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[189],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[214],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[239]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[15]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[40],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[65],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[90],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[115],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[140],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[165],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[190],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[215]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[15]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[40],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[65],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[90],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[115],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[140],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[165],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[190],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[215]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[15]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[40],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[65],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[90],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[115],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[140],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[165],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[190],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[215]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[15]                       ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[40],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[65],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[90],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[115],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[140],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[165],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[190],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[215]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[16]                       ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[41],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[66],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[91],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[116],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[141],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[166],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[191]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[16]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[41],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[66],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[91],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[116],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[141],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[166],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[191]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[16]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[41],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[66],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[91],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[116],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[141],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[166],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[191]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[16]                             ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[41],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[66],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[91],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[116],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[141],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[166],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[191]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[17]                       ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[42],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[67],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[92],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[117],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[142],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[167]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[17]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[42],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[67],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[92],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[117],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[142],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[167]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[17]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[42],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[67],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[92],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[117],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[142],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[167]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[17]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[42],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[67],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[92],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[117],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[142],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[167]                                 ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|sig_PWM_end                                                                                                                                                                                    ; Lost Fanouts              ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[6],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[5],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[4],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[1]                                                                                                                                                                                      ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[18]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[43],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[68],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[93],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[118],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[143]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[18]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[43],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[68],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[93],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[118],                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[143]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[18]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[43],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[68],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[93],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[118],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[143]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[18]                       ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[43],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[68],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[93],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[118],                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[143]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[19]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[44],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[69],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[94],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[119]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[19]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[44],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[69],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[94],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[119]                                 ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[19]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[44],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[69],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[94],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[119]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[19]                       ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[44],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[69],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[94],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[119]                            ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[20]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[45],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[70],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[95]                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|sig_on_flg                                                                                                                                                                                     ; Lost Fanouts              ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE.COUNT_PWM,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE.COUNT_PULSE,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|CURRENT_STATE.CONT                                                                                                                                                                                   ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[20]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[45],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[70],                                 ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[95]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[20]                             ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[45],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[70],                                  ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[95]                                   ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[20]                       ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[45],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[70],                            ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[95]                             ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[21]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[46],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[71]                                  ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_Y[0]                                                                                                                                                                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_Y[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_Y[2]                                                                                                                                                                                    ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|sig_on_flg                                                                                                                                                                                       ; Lost Fanouts              ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|CURRENT_STATE.COUNT_PWM,                                                                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|CURRENT_STATE.CONT                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|sig_on_flg                                                                                                                                                                                        ; Lost Fanouts              ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|CURRENT_STATE.COUNT_PWM,                                                                                                                                                                                ;
;                                                                                                                                                                                                                                            ;                           ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|CURRENT_STATE.CONT                                                                                                                                                                                      ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[21]                       ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[46],                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[71]                             ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[21]                            ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[46],                                 ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[71]                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[21]                             ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[46],                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[71]                                   ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_X[0]                                                                                                                                                                              ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_X[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_X[2]                                                                                                                                                                                    ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|DataBurstCntReg[3]                                                                                                                                 ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[3]     ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[22]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[47]                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|DataBurstCntReg[1]                                                                                                                                 ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[1]     ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|DataBurstCntReg[2]                                                                                                                                 ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[2]     ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[22]                       ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[47]                             ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[22]                            ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[47]                                  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0]               ; Stuck at VCC              ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector1_writable_reg          ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|reg_PWM[6]                                                                                                                                                                                        ; Lost Fanouts              ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|CURRENT_STATE.IDLE                                                                                                                                                                                      ;
; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|reg_PWM[6]                                                                                                                                                                                       ; Lost Fanouts              ; OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|CURRENT_STATE.IDLE                                                                                                                                                                                     ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[22]                             ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFNumerator[47]                                   ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                  ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[1]       ; Stuck at GND              ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[21]      ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7674  ;
; Number of registers using Synchronous Clear  ; 737   ;
; Number of registers using Synchronous Load   ; 350   ;
; Number of registers using Asynchronous Clear ; 4407  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3642  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[0]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[1]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[2]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[3]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[4]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[5]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[6]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[7]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[8]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[9]                                                                                                                                                ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[10]                                                                                                                                               ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|sig_R_Scan_Y[11]                                                                                                                                               ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[0]                                                                                                                                                                                         ; 19      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[1]                                                                                                                                                                                         ; 18      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[2]                                                                                                                                                                                         ; 18      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[3]                                                                                                                                                                                         ; 14      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[4]                                                                                                                                                                                         ; 15      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[5]                                                                                                                                                                                         ; 16      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[6]                                                                                                                                                                                         ; 11      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[7]                                                                                                                                                                                         ; 12      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[8]                                                                                                                                                                                         ; 13      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[9]                                                                                                                                                                                         ; 8       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[10]                                                                                                                                                                                        ; 9       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[11]                                                                                                                                                                                        ; 10      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol_X_denom[12]                                                                                                                                                                                        ; 20      ;
; OCT_TOP:U_OCT_TOP|comp_SLD_gen:U_comp_SLD_gen|sld_out_pre                                                                                                                                                                                        ; 5       ;
; OCT_TOP:U_OCT_TOP|sig_stp_mtr_ctl_end_ff                                                                                                                                                                                                         ; 1       ;
; OCT_TOP:U_OCT_TOP|linesensor_err_det:U_err_det|MisTrigger_det                                                                                                                                                                                    ; 10      ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_nGalvX_Offset_CS                                                                                                                                                                                   ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_nGalvY_Offset_CS                                                                                                                                                                                   ; 1       ;
; OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|reg_sync_n_x                                                                                                                                                                                       ; 1       ;
; OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|reg_sync_n_y                                                                                                                                                                                       ; 1       ;
; OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|reg_sclk                                                                                                                                                                                           ; 8       ;
; OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_nGalvX_Gain_CS                                                                                                                                                                                         ; 1       ;
; OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_MOT_PWMSW                                                                                                                                                                                                      ; 2       ;
; OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_nPER_RES_CS                                                                                                                                                                                                    ; 2       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|r_motor_phase[3]                                                                                                                                                                                      ; 2       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|r_motor_phase[3]                                                                                                                                                                                     ; 2       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|r_motor_phase[3]                                                                                                                                                                                ; 2       ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|r_motor_phase[3]                                                                                                                                                                                     ; 4       ;
; OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_GAL_CNT_RESET                                                                                                                                                                                                  ; 2       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[0]                                                                                                                                                                                             ; 22      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[1]                                                                                                                                                                                             ; 19      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[2]                                                                                                                                                                                             ; 17      ;
; OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_V_END_WAIT_CNT[2]                                                                                                                                                                                              ; 2       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[3]                                                                                                                                                                                             ; 18      ;
; OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_V_END_WAIT_CNT[3]                                                                                                                                                                                              ; 2       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[4]                                                                                                                                                                                             ; 19      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[5]                                                                                                                                                                                             ; 14      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[6]                                                                                                                                                                                             ; 15      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[7]                                                                                                                                                                                             ; 16      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[8]                                                                                                                                                                                             ; 11      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[9]                                                                                                                                                                                             ; 12      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[10]                                                                                                                                                                                            ; 13      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Hsync_num[11]                                                                                                                                                                                            ; 24      ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_cs_x_en                                                                                                                                                                                            ; 2       ;
; OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_cs_y_en                                                                                                                                                                                            ; 2       ;
; OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_cs_x_en                                                                                                                                                                                                ; 2       ;
; OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_cs_y_en                                                                                                                                                                                                ; 2       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[0]  ; 28      ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20] ; 6       ;
; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22] ; 6       ;
; OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_Pulse_Width[2]                                                                                                                                                                                                 ; 2       ;
; OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_Pulse_Width[6]                                                                                                                                                                                                 ; 2       ;
; OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_Pulse_Width[5]                                                                                                                                                                                                 ; 2       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[0]                                                                                                                                                                                                 ; 6       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[1]                                                                                                                                                                                                 ; 6       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[2]                                                                                                                                                                                                 ; 5       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[3]                                                                                                                                                                                                 ; 5       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[4]                                                                                                                                                                                                 ; 5       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[5]                                                                                                                                                                                                 ; 5       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[6]                                                                                                                                                                                                 ; 10      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[7]                                                                                                                                                                                                 ; 10      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[8]                                                                                                                                                                                                 ; 10      ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[9]                                                                                                                                                                                                 ; 6       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[0]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[0]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[1]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[1]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[2]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[2]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[3]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[3]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[4]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[4]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[5]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[5]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[6]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[6]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[7]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[7]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[8]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[8]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[9]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[9]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv_out[10]                                                                                                                                                                                           ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvY_Adjust[10]                                                                                                                                                                                         ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_X_galv_out[0]                                                                                                                                                                                            ; 7       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_GalvX_Adjust[0]                                                                                                                                                                                          ; 1       ;
; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_X_galv_out[1]                                                                                                                                                                                            ; 7       ;
; Total number of inverted registers = 2169*                                                                                                                                                                                                       ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                    ; Megafunction                                                                                                                                                                                                    ; Type       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[240,265,290,315,340,365,390,415,440,465,490,515,540,565,590,615]       ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[240,265,290,315,340,365,390,415,440,465,490,515,540,565,590,615]      ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[240,265,290,315,340,365,390,415,440,465,490,515,540,565,590,615] ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[240,265,290,315,340,365,390,415,440,465,490,515,540,565,590,615]      ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[264,289,314,339,364,389,414,439,464,489,514,539,564,589,614]           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[264,289,314,339,364,389,414,439,464,489,514,539,564,589,614]          ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[264,289,314,339,364,389,414,439,464,489,514,539,564,589,614]     ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[264,289,314,339,364,389,414,439,464,489,514,539,564,589,614]          ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[288,313,338,363,388,413,438,463,488,513,538,563,588,613]               ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_2 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[288,313,338,363,388,413,438,463,488,513,538,563,588,613]              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_2 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[288,313,338,363,388,413,438,463,488,513,538,563,588,613]         ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_2 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[288,313,338,363,388,413,438,463,488,513,538,563,588,613]              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_2 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[312,337,362,387,412,437,462,487,512,537,562,587,612]                   ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_3 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[312,337,362,387,412,437,462,487,512,537,562,587,612]                  ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_3 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[312,337,362,387,412,437,462,487,512,537,562,587,612]             ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_3 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[312,337,362,387,412,437,462,487,512,537,562,587,612]                  ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_3 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[361,386,411,436,461,486,511,536,561,586,611]                           ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_4 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[361,386,411,436,461,486,511,536,561,586,611]                          ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_4 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[361,386,411,436,461,486,511,536,561,586,611]                     ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_4 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[361,386,411,436,461,486,511,536,561,586,611]                          ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_4 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[385,410,435,460,485,510,535,560,585,610]                               ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_5 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[385,410,435,460,485,510,535,560,585,610]                              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_5 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[385,410,435,460,485,510,535,560,585,610]                         ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_5 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[385,410,435,460,485,510,535,560,585,610]                              ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_5 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[409,434,459,484,509,534,559,584,609]                                   ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_6 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[409,434,459,484,509,534,559,584,609]                                  ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_6 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[409,434,459,484,509,534,559,584,609]                             ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_6 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[409,434,459,484,509,534,559,584,609]                                  ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_6 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[433,458,483,508,533,558,583,608]                                       ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_7 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[433,458,483,508,533,558,583,608]                                      ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_7 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[433,458,483,508,533,558,583,608]                                 ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_7 ; SHIFT_TAPS ;
; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient[433,458,483,508,533,558,583,608]                                      ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_7 ; SHIFT_TAPS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|ConfigCurrent[0]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_down                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Circle_Scan_Current_Start_Y[11]                                                                                                                                                                          ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Comp_Sin_Cos_XY_Start_Y[2]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|reg_Scan_flag_d[2]                                                                                                                                                                                ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[19]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[22]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_SLD_gen:U_comp_SLD_gen|sld_cnt[4]                                                                                                                                                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|linesensor_err_det:U_err_det|hsync_cnt[1]                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|sft_reg_y[12]                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|sft_reg_y[7]                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|sft_reg_x[16]                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|sft_reg_x[5]                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|step_cycle_cnt[15]                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|step_cycle_cnt[3]                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|step_cycle_cnt[4]                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|step_cycle_cnt[3]                                                                                                                                                                                    ;
; 3:1                ; 50 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|DataWrDataReg[11]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_POLA_PWM[0]                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_REF_Pulse[10]                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_REF_PWM[2]                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_FOCUS_PWM[2]                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|reg_send_cnt[3]                                                                                                                                                                                    ;
; 3:1                ; 50 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Accum_Y_25[6]                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cnt_Dummy[0]                                                                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|hsync_pulse_cnt[5]                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|linesensor_err_det:U_err_det|LCMOS_MisTrigger_cnt[7]                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|step_cycle_ff[4]                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|step_cycle_ff[9]                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|step_cycle_ff[15]                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|step_cycle_ff[9]                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[125][0]                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[1][15]                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|RuDoutReg[30]                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_X_Wraddress[1]                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_RAM_Write_EN_reg[1]                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_Y_Wraddress[10]                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_SCAN_SET_RUN_END_ALL                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|wait_cnt[7]                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[124][4]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|reg_SPI_WRITE                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|encoder_cnt:U_encoder_cnt|enc_cnt_ab[28]                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|encoder_cnt:U_encoder_cnt|enc_cnt_ba[24]                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|FlashMsw[9]                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_back_step_cnt[1]                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_Y_Write_Data[1]                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_Y_Rdaddress[0]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|cnt_Circle_Scan_Dummy_Data[0]                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_X_Write_Data[11]                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_X_Rdaddress[5]                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|reg_Gal_clk_FALL[8]                                                                                                                                                                                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|reg_Gal_clk[8]                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_inc_mul_cnt[0]                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_DM_BS_RDA[3]                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Circle_Scan_D_out_time[2]                                                                                                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|step_pps_clip[9]                                                                                                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|step_pps_clip[6]                                                                                                                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|step_pps_clip[3]                                                                                                                                                                                ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[11]         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_org_X[0]                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_org_Y[6]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_Gain_org_X[0]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_Gain_org_Y[2]                                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_Dist_Y[0]                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_Dist_X[3]                                                                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|RamRdAddr[1]                                                                                                                                             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|FlashWrAddr[12]                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|r_step_cnt[11]                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|r_step_cnt[5]                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|r_step_cnt[12]                                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|r_step_cnt[13]                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|ControlErOk                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[127][3]                                                                                                                                                                   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|RegFile[126][17]                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|WriteCnt[3]                                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|RuDin[11]                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|BitCnt[2]                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|BitCnt[1]                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cnt_Back_Scan[4]                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|reg_DM_BS_WRA[2]                                                                                                                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_cnt_live_b[7]                                                                                                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen|hsync_t_cnt[6]                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|reg_DM_BS_RDA_en[1]                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_DM_BS_RDA_cnt[5]                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Freq_Sel[1]                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_wait_step[7]                                                                                                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|sig_cnt_live_b_reso[2]                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[0]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[2]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_busy[0]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|DelayCnt[12]                                                                                                                                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[22]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cnt_Live[3]                                                                                                                                                                                       ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|step_pps[4]                                                                                                                                                                                           ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|step_pps[8]                                                                                                                                                                                          ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|step_pps[2]                                                                                                                                                                                     ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile|ResetDelayReg[12]                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|send_cnt_x[3]                                                                                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|send_cnt_x[2]                                                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Start_Y[11]                                                                                                                                                                                              ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cnt_Scan_Run[9]                                                                                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|send_cnt_y[0]                                                                                                                                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[3]           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|send_cnt_y[4]                                                                                                                                                                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter2[2]                                                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|reg_counter1[4]                                                                                                                                                                                      ;
; 7:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_galv_back_pos_y[1]                                                                                                                                                                                       ;
; 7:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_galv_back_pos_x[8]                                                                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|cs_wait[2]                                                                                                                                                                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|cs_wait[1]                                                                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cnt_Rep[2]                                                                                                                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[1]                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_X[1]                                                                                                                                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_X[6]                                                                                                                                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_Y[2]                                                                                                                                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|reg_Offset_Sft_Y[6]                                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_Gain_Sft_X[14]                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_Gain_Sft_X[4]                                                                                                                                                                                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_Gain_Sft_Y[12]                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|reg_Gain_Sft_Y[7]                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[10]                                                                                                                                                                                                ;
; 7:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|cnt_400us_wait[9]                                                                                                                                                                                            ;
; 19:1               ; 12 bits   ; 144 LEs       ; 84 LEs               ; 60 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cstm_Circle_R[11]                                                                                                                                                                                 ;
; 20:1               ; 24 bits   ; 312 LEs       ; 192 LEs              ; 120 LEs                ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cstm_Start_X[4]                                                                                                                                                                                   ;
; 20:1               ; 24 bits   ; 312 LEs       ; 192 LEs              ; 120 LEs                ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|cstm_Start_Y[8]                                                                                                                                                                                   ;
; 7:1                ; 23 bits   ; 92 LEs        ; 69 LEs               ; 23 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[24]                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[6]                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[8]                   ;
; 10:1               ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Circle_Scan_Rdaddress[9]                                                                                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv[11]                                                                                                                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[6]                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Circle_Scan_Current_Start_Y[9]                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Comp_Sin_Cos_XY_Rdaddress[7]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[3]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Circle_R[8]                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Freq_Sel[4]                                                                                                                                                                                              ;
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_B_Scan_Current_End_Y[7]                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|reg_sync_n_y                                                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_End_X[5]                                                                                                                                                                                                 ;
; 7:1                ; 22 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_End_Y[8]                                                                                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Start_X[8]                                                                                                                                                                                               ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Resol[3]                                                                                                                                                                                                 ;
; 11:1               ; 22 bits   ; 154 LEs       ; 88 LEs               ; 66 LEs                 ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|sig_Y_galv[0]                                                                                                                                                                                                ;
; 388:1              ; 2 bits    ; 516 LEs       ; 152 LEs              ; 364 LEs                ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|DataBusOut_ff[6]                                                                                                                                                                                                   ;
; 388:1              ; 2 bits    ; 516 LEs       ; 152 LEs              ; 364 LEs                ; Yes        ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GPIO:U_GPIO|DataBusOut_ff[2]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl|CurrentState                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|CURRENT_STATE                                                                                                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|Add0                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[20]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[19]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[13]                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|Mux1                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|CURRENT_STATE                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|current_state                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|Mux0                                                                                                                                                                                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|Selector11                                                                                                                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN:U_POLA_PWM_GEN|Selector30                                                                                                                                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN|Selector29                                                                                                                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|SLD_SMPL_TRG:U_SLD_SMPL_TRG|Selector12                                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|SLD_SMPL_TRG:U_SLD_SMPL_TRG|Selector13                                                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC|Selector3                                                                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|Selector4                                                                                                                                                                                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN|Selector33                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET|Selector78                                                                                                                                                                                             ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |OCT_TOP_MARILYN|OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN|Selector75                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[30]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[31]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[48]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[49]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[59]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[60]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[61]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[62]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[63]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[72]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[73]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[74]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[86]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[87]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[88]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[89]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[90]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[91]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[92]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[93]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[94]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[95]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[96]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[97]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[98]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[99]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[106]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[107]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[108]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[109]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[110]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[111]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[114]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[115]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[116]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[117]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[118]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[119]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[120]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[121]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[125]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[126]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[127]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[128]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[129]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[130]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[131]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[132]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[133]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[134]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[135]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[136]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[137]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[138]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[139]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[142]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[143]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[144]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[145]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[146]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[147]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[150]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[151]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[152]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[153]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[154]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[155]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[156]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[157]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[158]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[159]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[160]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[161]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[162]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[163]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[164]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[165]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[166]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[167]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[168]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[169]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[170]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[171]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[172]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[173]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[175]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[176]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[177]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[178]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[179]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[180]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[181]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[182]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[183]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[184]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[185]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[186]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[187]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[188]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[189]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[190]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[191]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[192]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[193]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[194]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[195]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[196]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[197]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[198]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[199]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[200]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[201]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[202]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[203]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[204]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[205]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[206]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[207]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[208]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[209]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[210]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[211]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[212]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[213]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[214]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[215]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[224]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[225]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[226]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[227]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[228]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[229]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[230]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[231]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[232]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[233]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[234]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[235]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[236]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[237]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[238]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[239]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[240]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[241]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[242]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[243]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[244]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[245]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[246]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[247]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[248]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[249]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[250]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[251]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[252]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[253]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[254]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[255]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[256]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[257]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[258]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[259]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[260]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[261]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[262]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[263]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[264]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[265]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[266]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[267]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[268]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[269]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[270]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[271]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[272]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[273]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[274]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[275]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[276]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[277]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[278]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[279]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[280]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[281]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[282]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[283]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[284]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[285]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[286]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[287]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[288]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[289]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[290]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[291]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[292]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[293]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[294]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[295]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[296]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[297]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[298]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[299]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[300]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[301]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[302]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[303]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[304]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[305]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[306]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[307]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[308]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[309]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[310]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[311]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[312]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[313]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[314]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[315]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[316]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[317]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[318]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[319]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[320]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[321]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[322]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[323]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[324]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[325]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[326]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[327]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[328]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[329]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[330]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[331]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[332]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[333]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[334]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[335]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[336]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[337]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[338]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[339]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[340]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[341]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[342]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[343]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[344]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[345]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[346]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[347]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[348]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[349]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[350]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[351]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[352]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[353]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[354]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[355]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[356]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[357]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[358]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[359]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[360]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[361]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[362]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[363]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[364]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[365]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[366]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[367]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[368]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[369]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[370]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[371]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[372]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[373]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[374]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[375]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[376]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[377]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[378]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[379]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[380]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[381]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[382]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[383]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[384]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[385]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[386]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[387]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[388]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[389]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[390]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[391]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[392]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[393]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[394]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[395]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[396]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[397]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[398]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[399]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[400]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[401]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[402]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[403]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[404]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[405]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[406]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[407]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[408]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[409]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[410]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[411]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[412]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[413]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[414]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[415]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[416]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[417]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[418]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[419]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[420]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[421]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[422]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[423]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[424]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[425]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[426]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[427]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[428]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[429]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[430]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[431]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[432]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[433]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[434]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[435]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[436]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[437]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[438]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[439]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[440]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[441]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[442]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[443]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[444]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[445]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[446]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[447]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[448]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[449]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[450]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[451]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[452]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[453]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[454]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[455]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[456]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[457]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[458]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[459]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[460]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[461]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[462]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[463]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[464]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[465]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[466]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[467]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[468]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[469]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[470]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[471]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[472]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[473]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[474]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[475]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[476]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[477]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[478]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[479]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[480]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[481]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[482]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[483]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[484]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[485]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[486]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[487]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[488]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[489]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[490]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[491]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[492]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[493]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[494]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[495]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[496]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[497]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[498]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[499]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[500]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[501]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[502]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[503]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[504]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[505]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[506]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[507]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[508]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[509]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[510]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[511]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[512]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[513]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[514]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[515]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[516]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[517]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[518]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[519]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[520]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[521]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[522]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[523]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[524]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[525]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[526]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[527]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[528]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[529]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[530]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[531]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[532]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[533]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[534]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[535]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[536]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[537]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[538]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[539]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[540]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[541]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[542]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[543]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[544]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[545]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[546]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[547]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[548]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[549]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[550]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[551]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[552]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[553]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[554]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[555]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[556]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[557]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[558]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[559]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[560]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[561]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[562]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[563]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[564]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[565]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[566]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[567]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[568]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[569]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[570]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[571]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[572]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[573]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[574]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[575]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[576]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[577]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[578]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[579]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[580]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[581]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[582]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[583]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[584]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[585]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[586]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[587]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[588]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[589]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[590]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[591]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[592]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[593]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[594]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[595]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[596]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[597]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[598]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[599]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[600]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[601]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[602]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[603]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[604]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[605]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[606]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[607]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[608]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[609]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[610]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[611]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[612]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[613]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[614]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[615]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[616]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[617]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[618]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[619]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[620]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[621]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[622]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[623]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[624]                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[30]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[31]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[48]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[49]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[59]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[60]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[61]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[62]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[63]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[72]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[73]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[74]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[86]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[87]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[88]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[89]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[90]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[91]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[92]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[93]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[94]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[95]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[96]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[97]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[98]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[99]                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[106]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[107]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[108]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[109]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[110]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[111]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[114]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[115]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[116]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[117]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[118]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[119]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[120]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[121]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[125]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[126]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[127]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[128]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[129]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[130]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[131]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[132]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[133]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[134]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[135]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[136]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[137]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[138]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[139]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[142]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[143]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[144]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[145]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[146]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[147]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[150]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[151]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[152]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[153]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[154]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[155]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[156]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[157]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[158]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[159]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[160]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[161]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[162]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[163]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[164]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[165]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[166]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[167]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[168]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[169]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[170]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[171]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[172]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[173]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[175]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[176]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[177]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[178]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[179]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[180]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[181]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[182]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[183]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[184]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[185]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[186]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[187]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[188]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[189]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[190]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[191]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[192]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[193]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[194]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[195]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[196]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[197]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[198]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[199]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[200]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[201]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[202]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[203]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[204]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[205]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[206]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[207]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[208]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[209]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[210]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[211]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[212]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[213]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[214]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[215]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[224]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[225]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[226]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[227]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[228]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[229]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[230]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[231]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[232]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[233]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[234]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[235]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[236]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[237]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[238]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[239]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[240]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[241]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[242]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[243]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[244]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[245]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[246]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[247]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[248]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[249]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[250]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[251]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[252]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[253]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[254]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[255]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[256]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[257]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[258]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[259]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[260]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[261]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[262]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[263]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[264]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[265]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[266]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[267]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[268]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[269]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[270]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[271]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[272]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[273]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[274]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[275]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[276]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[277]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[278]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[279]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[280]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[281]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[282]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[283]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[284]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[285]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[286]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[287]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[288]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[289]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[290]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[291]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[292]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[293]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[294]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[295]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[296]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[297]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[298]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[299]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[300]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[301]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[302]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[303]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[304]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[305]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[306]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[307]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[308]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[309]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[310]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[311]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[312]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[313]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[314]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[315]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[316]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[317]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[318]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[319]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[320]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[321]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[322]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[323]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[324]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[325]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[326]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[327]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[328]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[329]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[330]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[331]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[332]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[333]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[334]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[335]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[336]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[337]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[338]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[339]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[340]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[341]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[342]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[343]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[344]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[345]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[346]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[347]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[348]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[349]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[350]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[351]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[352]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[353]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[354]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[355]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[356]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[357]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[358]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[359]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[360]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[361]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[362]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[363]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[364]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[365]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[366]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[367]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[368]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[369]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[370]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[371]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[372]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[373]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[374]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[375]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[376]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[377]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[378]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[379]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[380]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[381]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[382]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[383]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[384]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[385]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[386]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[387]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[388]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[389]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[390]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[391]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[392]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[393]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[394]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[395]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[396]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[397]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[398]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[399]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[400]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[401]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[402]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[403]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[404]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[405]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[406]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[407]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[408]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[409]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[410]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[411]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[412]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[413]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[414]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[415]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[416]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[417]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[418]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[419]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[420]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[421]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[422]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[423]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[424]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[425]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[426]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[427]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[428]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[429]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[430]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[431]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[432]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[433]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[434]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[435]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[436]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[437]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[438]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[439]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[440]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[441]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[442]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[443]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[444]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[445]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[446]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[447]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[448]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[449]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[450]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[451]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[452]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[453]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[454]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[455]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[456]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[457]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[458]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[459]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[460]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[461]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[462]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[463]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[464]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[465]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[466]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[467]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[468]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[469]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[470]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[471]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[472]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[473]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[474]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[475]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[476]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[477]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[478]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[479]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[480]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[481]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[482]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[483]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[484]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[485]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[486]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[487]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[488]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[489]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[490]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[491]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[492]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[493]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[494]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[495]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[496]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[497]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[498]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[499]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[500]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[501]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[502]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[503]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[504]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[505]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[506]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[507]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[508]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[509]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[510]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[511]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[512]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[513]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[514]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[515]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[516]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[517]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[518]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[519]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[520]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[521]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[522]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[523]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[524]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[525]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[526]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[527]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[528]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[529]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[530]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[531]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[532]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[533]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[534]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[535]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[536]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[537]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[538]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[539]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[540]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[541]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[542]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[543]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[544]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[545]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[546]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[547]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[548]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[549]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[550]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[551]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[552]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[553]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[554]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[555]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[556]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[557]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[558]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[559]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[560]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[561]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[562]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[563]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[564]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[565]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[566]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[567]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[568]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[569]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[570]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[571]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[572]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[573]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[574]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[575]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[576]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[577]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[578]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[579]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[580]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[581]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[582]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[583]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[584]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[585]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[586]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[587]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[588]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[589]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[590]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[591]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[592]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[593]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[594]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[595]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[596]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[597]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[598]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[599]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[600]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[601]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[602]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[603]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[604]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[605]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[606]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[607]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[608]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[609]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[610]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[611]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[612]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[613]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[614]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[615]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[616]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[617]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[618]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[619]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[620]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[621]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[622]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[623]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[624]                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[30]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[31]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[48]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[49]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[59]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[60]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[61]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[62]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[63]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[72]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[73]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[74]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[86]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[87]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[88]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[89]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[90]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[91]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[92]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[93]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[94]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[95]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[96]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[97]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[98]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[99]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[106]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[107]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[108]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[109]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[110]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[111]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[114]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[115]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[116]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[117]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[118]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[119]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[120]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[121]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[125]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[126]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[127]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[128]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[129]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[130]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[131]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[132]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[133]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[134]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[135]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[136]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[137]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[138]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[139]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[142]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[143]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[144]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[145]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[146]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[147]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[150]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[151]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[152]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[153]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[154]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[155]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[156]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[157]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[158]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[159]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[160]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[161]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[162]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[163]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[164]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[165]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[166]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[167]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[168]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[169]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[170]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[171]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[172]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[173]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[175]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[176]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[177]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[178]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[179]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[180]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[181]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[182]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[183]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[184]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[185]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[186]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[187]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[188]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[189]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[190]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[191]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[192]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[193]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[194]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[195]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[196]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[197]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[198]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[199]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[200]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[201]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[202]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[203]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[204]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[205]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[206]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[207]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[208]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[209]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[210]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[211]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[212]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[213]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[214]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[215]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[224]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[225]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[226]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[227]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[228]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[229]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[230]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[231]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[232]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[233]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[234]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[235]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[236]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[237]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[238]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[239]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[240]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[241]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[242]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[243]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[244]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[245]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[246]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[247]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[248]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[249]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[250]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[251]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[252]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[253]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[254]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[255]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[256]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[257]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[258]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[259]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[260]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[261]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[262]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[263]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[264]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[265]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[266]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[267]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[268]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[269]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[270]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[271]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[272]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[273]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[274]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[275]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[276]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[277]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[278]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[279]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[280]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[281]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[282]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[283]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[284]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[285]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[286]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[287]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[288]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[289]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[290]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[291]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[292]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[293]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[294]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[295]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[296]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[297]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[298]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[299]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[300]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[301]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[302]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[303]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[304]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[305]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[306]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[307]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[308]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[309]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[310]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[311]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[312]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[313]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[314]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[315]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[316]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[317]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[318]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[319]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[320]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[321]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[322]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[323]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[324]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[325]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[326]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[327]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[328]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[329]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[330]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[331]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[332]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[333]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[334]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[335]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[336]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[337]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[338]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[339]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[340]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[341]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[342]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[343]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[344]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[345]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[346]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[347]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[348]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[349]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[350]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[351]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[352]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[353]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[354]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[355]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[356]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[357]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[358]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[359]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[360]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[361]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[362]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[363]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[364]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[365]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[366]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[367]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[368]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[369]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[370]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[371]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[372]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[373]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[374]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[375]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[376]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[377]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[378]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[379]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[380]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[381]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[382]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[383]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[384]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[385]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[386]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[387]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[388]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[389]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[390]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[391]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[392]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[393]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[394]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[395]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[396]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[397]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[398]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[399]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[400]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[401]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[402]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[403]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[404]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[405]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[406]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[407]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[408]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[409]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[410]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[411]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[412]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[413]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[414]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[415]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[416]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[417]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[418]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[419]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[420]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[421]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[422]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[423]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[424]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[425]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[426]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[427]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[428]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[429]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[430]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[431]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[432]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[433]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[434]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[435]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[436]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[437]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[438]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[439]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[440]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[441]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[442]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[443]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[444]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[445]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[446]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[447]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[448]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[449]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[450]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[451]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[452]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[453]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[454]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[455]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[456]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[457]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[458]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[459]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[460]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[461]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[462]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[463]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[464]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[465]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[466]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[467]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[468]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[469]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[470]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[471]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[472]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[473]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[474]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[475]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[476]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[477]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[478]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[479]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[480]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[481]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[482]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[483]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[484]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[485]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[486]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[487]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[488]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[489]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[490]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[491]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[492]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[493]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[494]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[495]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[496]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[497]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[498]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[499]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[500]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[501]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[502]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[503]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[504]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[505]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[506]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[507]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[508]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[509]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[510]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[511]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[512]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[513]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[514]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[515]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[516]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[517]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[518]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[519]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[520]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[521]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[522]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[523]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[524]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[525]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[526]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[527]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[528]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[529]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[530]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[531]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[532]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[533]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[534]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[535]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[536]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[537]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[538]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[539]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[540]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[541]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[542]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[543]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[544]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[545]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[546]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[547]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[548]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[549]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[550]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[551]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[552]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[553]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[554]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[555]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[556]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[557]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[558]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[559]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[560]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[561]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[562]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[563]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[564]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[565]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[566]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[567]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[568]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[569]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[570]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[571]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[572]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[573]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[574]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[575]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[576]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[577]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[578]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[579]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[580]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[581]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[582]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[583]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[584]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[585]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[586]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[587]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[588]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[589]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[590]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[591]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[592]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[593]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[594]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[595]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[596]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[597]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[598]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[599]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[600]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[601]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[602]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[603]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[604]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[605]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[606]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[607]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[608]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[609]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[610]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[611]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[612]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[613]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[614]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[615]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[616]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[617]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[618]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[619]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[620]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[621]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[622]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[623]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[624]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[30]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[31]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[48]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[49]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[59]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[60]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[61]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[62]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[63]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[72]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[73]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[74]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[86]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[87]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[88]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[89]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[90]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[91]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[92]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[93]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[94]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[95]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[96]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[97]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[98]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[99]                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[106]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[107]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[108]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[109]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[110]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[111]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[114]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[115]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[116]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[117]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[118]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[119]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[120]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[121]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[125]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[126]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[127]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[128]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[129]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[130]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[131]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[132]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[133]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[134]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[135]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[136]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[137]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[138]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[139]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[142]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[143]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[144]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[145]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[146]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[147]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[150]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[151]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[152]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[153]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[154]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[155]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[156]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[157]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[158]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[159]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[160]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[161]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[162]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[163]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[164]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[165]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[166]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[167]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[168]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[169]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[170]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[171]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[172]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[173]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[175]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[176]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[177]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[178]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[179]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[180]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[181]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[182]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[183]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[184]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[185]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[186]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[187]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[188]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[189]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[190]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[191]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[192]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[193]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[194]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[195]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[196]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[197]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[198]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[199]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[200]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[201]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[202]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[203]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[204]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[205]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[206]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[207]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[208]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[209]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[210]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[211]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[212]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[213]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[214]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[215]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[224]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[225]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[226]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[227]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[228]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[229]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[230]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[231]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[232]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[233]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[234]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[235]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[236]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[237]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[238]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[239]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[240]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[241]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[242]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[243]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[244]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[245]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[246]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[247]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[248]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[249]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[250]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[251]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[252]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[253]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[254]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[255]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[256]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[257]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[258]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[259]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[260]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[261]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[262]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[263]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[264]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[265]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[266]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[267]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[268]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[269]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[270]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[271]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[272]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[273]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[274]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[275]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[276]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[277]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[278]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[279]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[280]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[281]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[282]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[283]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[284]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[285]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[286]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[287]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[288]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[289]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[290]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[291]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[292]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[293]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[294]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[295]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[296]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[297]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[298]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[299]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[300]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[301]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[302]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[303]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[304]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[305]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[306]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[307]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[308]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[309]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[310]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[311]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[312]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[313]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[314]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[315]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[316]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[317]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[318]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[319]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[320]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[321]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[322]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[323]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[324]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[325]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[326]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[327]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[328]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[329]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[330]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[331]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[332]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[333]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[334]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[335]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[336]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[337]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[338]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[339]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[340]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[341]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[342]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[343]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[344]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[345]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[346]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[347]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[348]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[349]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[350]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[351]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[352]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[353]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[354]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[355]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[356]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[357]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[358]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[359]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[360]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[361]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[362]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[363]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[364]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[365]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[366]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[367]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[368]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[369]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[370]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[371]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[372]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[373]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[374]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[375]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[376]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[377]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[378]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[379]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[380]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[381]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[382]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[383]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[384]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[385]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[386]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[387]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[388]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[389]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[390]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[391]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[392]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[393]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[394]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[395]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[396]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[397]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[398]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[399]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[400]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[401]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[402]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[403]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[404]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[405]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[406]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[407]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[408]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[409]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[410]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[411]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[412]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[413]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[414]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[415]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[416]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[417]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[418]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[419]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[420]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[421]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[422]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[423]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[424]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[425]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[426]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[427]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[428]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[429]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[430]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[431]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[432]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[433]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[434]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[435]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[436]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[437]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[438]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[439]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[440]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[441]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[442]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[443]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[444]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[445]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[446]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[447]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[448]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[449]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[450]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[451]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[452]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[453]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[454]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[455]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[456]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[457]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[458]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[459]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[460]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[461]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[462]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[463]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[464]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[465]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[466]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[467]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[468]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[469]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[470]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[471]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[472]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[473]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[474]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[475]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[476]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[477]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[478]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[479]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[480]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[481]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[482]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[483]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[484]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[485]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[486]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[487]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[488]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[489]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[490]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[491]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[492]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[493]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[494]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[495]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[496]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[497]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[498]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[499]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[500]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[501]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[502]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[503]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[504]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[505]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[506]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[507]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[508]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[509]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[510]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[511]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[512]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[513]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[514]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[515]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[516]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[517]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[518]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[519]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[520]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[521]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[522]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[523]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[524]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[525]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[526]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[527]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[528]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[529]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[530]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[531]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[532]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[533]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[534]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[535]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[536]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[537]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[538]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[539]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[540]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[541]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[542]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[543]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[544]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[545]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[546]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[547]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[548]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[549]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[550]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[551]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[552]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[553]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[554]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[555]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[556]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[557]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[558]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[559]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[560]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[561]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[562]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[563]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[564]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[565]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[566]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[567]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[568]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[569]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[570]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[571]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[572]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[573]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[574]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[575]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[576]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[577]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[578]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[579]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[580]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[581]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[582]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[583]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[584]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[585]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[586]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[587]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[588]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[589]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[590]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[591]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[592]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[593]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[594]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[595]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[596]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[597]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[598]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[599]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[600]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[601]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[602]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[603]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[604]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[605]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[606]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[607]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[608]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[609]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[610]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[611]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[612]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[613]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[614]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[615]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[616]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[617]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[618]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[619]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[620]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[621]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[622]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[623]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[624]                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component|altsyncram_usn3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated|sign_div_unsign_c7i:divider|alt_u_div_l3f:divider ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider|alt_u_div_b6f:divider ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[18]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[19]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[20]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[21]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider|alt_u_div_b6f:divider ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[18]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[19]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[20]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[21]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component|altsyncram_2dn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p9p:auto_generated|altsyncram_qo71:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_o9p:auto_generated|altsyncram_oo71:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_n9p:auto_generated|altsyncram_mo71:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_m9p:auto_generated|altsyncram_ko71:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_k9p:auto_generated|altsyncram_2m71:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_j9p:auto_generated|altsyncram_ul71:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_b8p:auto_generated|altsyncram_sl71:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_a8p:auto_generated|altsyncram_ql71:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                             ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Signed Integer                                                                                                   ;
; LPM_WIDTHD             ; 14             ; Signed Integer                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 25             ; Signed Integer                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_hfr ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Signed Integer                                                                                                         ;
; LPM_WIDTHD             ; 14             ; Signed Integer                                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 25             ; Signed Integer                                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_hfr ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Signed Integer                                                                                                    ;
; LPM_WIDTHD             ; 14             ; Signed Integer                                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 25             ; Signed Integer                                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_hfr ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Signed Integer                                                                                                    ;
; LPM_WIDTHD             ; 14             ; Signed Integer                                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 25             ; Signed Integer                                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_hfr ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                              ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTHA                                     ; 16       ; Signed Integer                                                                    ;
; LPM_WIDTHB                                     ; 12       ; Signed Integer                                                                    ;
; LPM_WIDTHP                                     ; 28       ; Signed Integer                                                                    ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                           ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                           ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                    ;
; LATENCY                                        ; 0        ; Untyped                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                           ;
; USE_EAB                                        ; OFF      ; Untyped                                                                           ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                           ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                           ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                           ;
; CBXI_PARAMETER                                 ; mult_aoo ; Untyped                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                           ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                               ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                               ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_03o3      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                               ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                               ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_03o3      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_03o3      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_03o3      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_uvn3      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_usn3      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Signed Integer                                                                                           ;
; LPM_WIDTHD             ; 9              ; Signed Integer                                                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_4ar ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                           ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                         ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Signed Integer                                                                                               ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_fbr ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                         ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Signed Integer                                                                                               ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_fbr ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_03o3      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_03o3      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 11                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 11                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                                                    ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_smo3      ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 11                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 11                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                                                    ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_smo3      ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 12       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 12       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 24       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                                            ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_7qm ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Sin|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 12       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 12       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 24       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                                            ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_7qm ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; FRU_RESET           ; 00000 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_1_PREP    ; 00001 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_1_WR_1    ; 00010 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_1_WR_2    ; 00011 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_1_CAPTURE ; 00100 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_1_READ    ; 00101 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_1_STR     ; 00110 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_2_PREP    ; 00111 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_2_WR_1    ; 01000 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_2_WR_2    ; 01001 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_2_CAPTURE ; 01010 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_2_READ    ; 01011 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_2_STR     ; 01100 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_3_PREP    ; 01101 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_3_WR_1    ; 01110 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_3_WR_2    ; 01111 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_3_CAPTURE ; 10000 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_3_READ    ; 10001 ; Unsigned Binary                                                                                 ;
; FRU_RD_AP_3_STR     ; 10010 ; Unsigned Binary                                                                                 ;
; FRU_CHK_CONFIG      ; 10011 ; Unsigned Binary                                                                                 ;
; FRU_WR_1_PREP       ; 10100 ; Unsigned Binary                                                                                 ;
; FRU_WR_1_WRITE      ; 10101 ; Unsigned Binary                                                                                 ;
; FRU_WR_1_UPDATE     ; 10110 ; Unsigned Binary                                                                                 ;
; FRU_WR_2_PREP       ; 10111 ; Unsigned Binary                                                                                 ;
; FRU_WR_2_WRITE      ; 11000 ; Unsigned Binary                                                                                 ;
; FRU_WR_2_UPDATE     ; 11001 ; Unsigned Binary                                                                                 ;
; FRU_DELAY           ; 11010 ; Unsigned Binary                                                                                 ;
; FRU_RECONFIG        ; 11011 ; Unsigned Binary                                                                                 ;
; FRU_IDLE            ; 11100 ; Unsigned Binary                                                                                 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface ;
+-----------------------+--------+-----------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value  ; Type                                                                                                ;
+-----------------------+--------+-----------------------------------------------------------------------------------------------------+
; YFI_READ_SET          ; 000000 ; Unsigned Binary                                                                                     ;
; YFI_READ_LAT          ; 000001 ; Unsigned Binary                                                                                     ;
; YFI_READ_STR          ; 000010 ; Unsigned Binary                                                                                     ;
; YFI_READ_VAL          ; 000011 ; Unsigned Binary                                                                                     ;
; YFI_E_PREP            ; 000100 ; Unsigned Binary                                                                                     ;
; YFI_E1_CLR_SWP_CFM    ; 000101 ; Unsigned Binary                                                                                     ;
; YFI_E1_SET_SEL_CFM    ; 000110 ; Unsigned Binary                                                                                     ;
; YFI_E1_WAIT_BUSY_SET  ; 000111 ; Unsigned Binary                                                                                     ;
; YFI_E1_WAIT_BUSY_LAT  ; 001000 ; Unsigned Binary                                                                                     ;
; YFI_E1_WAIT_BUSY_STR  ; 001001 ; Unsigned Binary                                                                                     ;
; YFI_E1_WAIT_BUSY      ; 001010 ; Unsigned Binary                                                                                     ;
; YFI_E1_WAIT_IDLE      ; 001011 ; Unsigned Binary                                                                                     ;
; YFI_E1_CHK_ERROR      ; 001100 ; Unsigned Binary                                                                                     ;
; YFI_E1_SET_SWP_CFM    ; 001101 ; Unsigned Binary                                                                                     ;
; YFI_E2_CLR_SWP_CFM    ; 001110 ; Unsigned Binary                                                                                     ;
; YFI_E2_SET_SEL_CFM    ; 001111 ; Unsigned Binary                                                                                     ;
; YFI_E2_WAIT_BUSY_SET  ; 010000 ; Unsigned Binary                                                                                     ;
; YFI_E2_WAIT_BUSY_LAT  ; 010001 ; Unsigned Binary                                                                                     ;
; YFI_E2_WAIT_BUSY_STR  ; 010010 ; Unsigned Binary                                                                                     ;
; YFI_E2_WAIT_BUSY      ; 010011 ; Unsigned Binary                                                                                     ;
; YFI_E2_WAIT_IDLE      ; 010100 ; Unsigned Binary                                                                                     ;
; YFI_E2_CHK_ERROR      ; 010101 ; Unsigned Binary                                                                                     ;
; YFI_E2_SET_SWP_CFM    ; 010110 ; Unsigned Binary                                                                                     ;
; YFI_W_PREP            ; 010111 ; Unsigned Binary                                                                                     ;
; YFI_W_CLR_SWP         ; 011000 ; Unsigned Binary                                                                                     ;
; YFI_W_LOAD_WORD       ; 011001 ; Unsigned Binary                                                                                     ;
; YFI_W_WRITE_WORD      ; 011010 ; Unsigned Binary                                                                                     ;
; YFI_W_WAIT_WAIT_REQ_H ; 011011 ; Unsigned Binary                                                                                     ;
; YFI_W_WAIT_WAIT_REQ_L ; 011100 ; Unsigned Binary                                                                                     ;
; YFI_W_WAIT_IDLE_PREP  ; 011101 ; Unsigned Binary                                                                                     ;
; YFI_W_WAIT_IDLE_STR   ; 011110 ; Unsigned Binary                                                                                     ;
; YFI_W_WAIT_IDLE       ; 011111 ; Unsigned Binary                                                                                     ;
; YFI_W_CHK_ERROR       ; 100000 ; Unsigned Binary                                                                                     ;
; YFI_W_SET_SWP         ; 100001 ; Unsigned Binary                                                                                     ;
+-----------------------+--------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                       ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                       ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                       ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                       ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_2dn1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0 ;
+-------------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value          ; Type                                                                                                                                    ;
+-------------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                       ; MAX 10         ; String                                                                                                                                  ;
; PART_NAME                           ; 10M25DCF256C8G ; String                                                                                                                                  ;
; IS_DUAL_BOOT                        ; False          ; String                                                                                                                                  ;
; IS_ERAM_SKIP                        ; True           ; String                                                                                                                                  ;
; IS_COMPRESSED_IMAGE                 ; True           ; String                                                                                                                                  ;
; INIT_FILENAME                       ;                ; String                                                                                                                                  ;
; DEVICE_ID                           ; 25             ; String                                                                                                                                  ;
; INIT_FILENAME_SIM                   ;                ; String                                                                                                                                  ;
; PARALLEL_MODE                       ; 1              ; Signed Integer                                                                                                                          ;
; READ_AND_WRITE_MODE                 ; 1              ; Signed Integer                                                                                                                          ;
; WRAPPING_BURST_MODE                 ; 0              ; Signed Integer                                                                                                                          ;
; AVMM_CSR_DATA_WIDTH                 ; 32             ; Signed Integer                                                                                                                          ;
; AVMM_DATA_DATA_WIDTH                ; 32             ; Signed Integer                                                                                                                          ;
; AVMM_DATA_ADDR_WIDTH                ; 18             ; Signed Integer                                                                                                                          ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 4              ; Signed Integer                                                                                                                          ;
; FLASH_DATA_WIDTH                    ; 32             ; Signed Integer                                                                                                                          ;
; FLASH_ADDR_WIDTH                    ; 23             ; Signed Integer                                                                                                                          ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4              ; Signed Integer                                                                                                                          ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 4              ; Signed Integer                                                                                                                          ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2              ; Signed Integer                                                                                                                          ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 20             ; Signed Integer                                                                                                                          ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 96             ; Signed Integer                                                                                                                          ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 28000000       ; Signed Integer                                                                                                                          ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 24400          ; Signed Integer                                                                                                                          ;
; MIN_VALID_ADDR                      ; 0              ; Signed Integer                                                                                                                          ;
; MAX_VALID_ADDR                      ; 143359         ; Signed Integer                                                                                                                          ;
; MIN_UFM_VALID_ADDR                  ; 0              ; Signed Integer                                                                                                                          ;
; MAX_UFM_VALID_ADDR                  ; 49151          ; Signed Integer                                                                                                                          ;
; SECTOR1_START_ADDR                  ; 0              ; Signed Integer                                                                                                                          ;
; SECTOR1_END_ADDR                    ; 4095           ; Signed Integer                                                                                                                          ;
; SECTOR2_START_ADDR                  ; 4096           ; Signed Integer                                                                                                                          ;
; SECTOR2_END_ADDR                    ; 8191           ; Signed Integer                                                                                                                          ;
; SECTOR3_START_ADDR                  ; 8192           ; Signed Integer                                                                                                                          ;
; SECTOR3_END_ADDR                    ; 49151          ; Signed Integer                                                                                                                          ;
; SECTOR4_START_ADDR                  ; 49152          ; Signed Integer                                                                                                                          ;
; SECTOR4_END_ADDR                    ; 143359         ; Signed Integer                                                                                                                          ;
; SECTOR5_START_ADDR                  ; 0              ; Signed Integer                                                                                                                          ;
; SECTOR5_END_ADDR                    ; 0              ; Signed Integer                                                                                                                          ;
; SECTOR_READ_PROTECTION_MODE         ; 16             ; Signed Integer                                                                                                                          ;
; SECTOR1_MAP                         ; 1              ; Signed Integer                                                                                                                          ;
; SECTOR2_MAP                         ; 2              ; Signed Integer                                                                                                                          ;
; SECTOR3_MAP                         ; 4              ; Signed Integer                                                                                                                          ;
; SECTOR4_MAP                         ; 5              ; Signed Integer                                                                                                                          ;
; SECTOR5_MAP                         ; 0              ; Signed Integer                                                                                                                          ;
; ADDR_RANGE1_END_ADDR                ; 8191           ; Signed Integer                                                                                                                          ;
; ADDR_RANGE2_END_ADDR                ; 143359         ; Signed Integer                                                                                                                          ;
; ADDR_RANGE1_OFFSET                  ; 1024           ; Signed Integer                                                                                                                          ;
; ADDR_RANGE2_OFFSET                  ; 54272          ; Signed Integer                                                                                                                          ;
; ADDR_RANGE3_OFFSET                  ; 0              ; Signed Integer                                                                                                                          ;
+-------------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVMM_CSR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller ;
+-------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value    ; Type                                                                                                                                                                                                        ;
+-------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; READ_AND_WRITE_MODE                 ; 1        ; Signed Integer                                                                                                                                                                                              ;
; WRAPPING_BURST_MODE                 ; 0        ; Signed Integer                                                                                                                                                                                              ;
; DATA_WIDTH                          ; 32       ; Signed Integer                                                                                                                                                                                              ;
; AVMM_DATA_ADDR_WIDTH                ; 18       ; Signed Integer                                                                                                                                                                                              ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 4        ; Signed Integer                                                                                                                                                                                              ;
; FLASH_ADDR_WIDTH                    ; 23       ; Signed Integer                                                                                                                                                                                              ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4        ; Signed Integer                                                                                                                                                                                              ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 4        ; Signed Integer                                                                                                                                                                                              ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2        ; Signed Integer                                                                                                                                                                                              ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 20       ; Signed Integer                                                                                                                                                                                              ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 96       ; Signed Integer                                                                                                                                                                                              ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 28000000 ; Signed Integer                                                                                                                                                                                              ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 24400    ; Signed Integer                                                                                                                                                                                              ;
; MIN_VALID_ADDR                      ; 0        ; Signed Integer                                                                                                                                                                                              ;
; MAX_VALID_ADDR                      ; 143359   ; Signed Integer                                                                                                                                                                                              ;
; SECTOR1_START_ADDR                  ; 0        ; Signed Integer                                                                                                                                                                                              ;
; SECTOR1_END_ADDR                    ; 4095     ; Signed Integer                                                                                                                                                                                              ;
; SECTOR2_START_ADDR                  ; 4096     ; Signed Integer                                                                                                                                                                                              ;
; SECTOR2_END_ADDR                    ; 8191     ; Signed Integer                                                                                                                                                                                              ;
; SECTOR3_START_ADDR                  ; 8192     ; Signed Integer                                                                                                                                                                                              ;
; SECTOR3_END_ADDR                    ; 49151    ; Signed Integer                                                                                                                                                                                              ;
; SECTOR4_START_ADDR                  ; 49152    ; Signed Integer                                                                                                                                                                                              ;
; SECTOR4_END_ADDR                    ; 143359   ; Signed Integer                                                                                                                                                                                              ;
; SECTOR5_START_ADDR                  ; 0        ; Signed Integer                                                                                                                                                                                              ;
; SECTOR5_END_ADDR                    ; 0        ; Signed Integer                                                                                                                                                                                              ;
; SECTOR_READ_PROTECTION_MODE         ; 16       ; Signed Integer                                                                                                                                                                                              ;
; SECTOR1_MAP                         ; 1        ; Signed Integer                                                                                                                                                                                              ;
; SECTOR2_MAP                         ; 2        ; Signed Integer                                                                                                                                                                                              ;
; SECTOR3_MAP                         ; 4        ; Signed Integer                                                                                                                                                                                              ;
; SECTOR4_MAP                         ; 5        ; Signed Integer                                                                                                                                                                                              ;
; SECTOR5_MAP                         ; 0        ; Signed Integer                                                                                                                                                                                              ;
; ADDR_RANGE1_END_ADDR                ; 8191     ; Signed Integer                                                                                                                                                                                              ;
; ADDR_RANGE2_END_ADDR                ; 143359   ; Signed Integer                                                                                                                                                                                              ;
; ADDR_RANGE1_OFFSET                  ; 1024     ; Signed Integer                                                                                                                                                                                              ;
; ADDR_RANGE2_OFFSET                  ; 54272    ; Signed Integer                                                                                                                                                                                              ;
; ADDR_RANGE3_OFFSET                  ; 0        ; Signed Integer                                                                                                                                                                                              ;
+-------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                                                                                                                                      ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32     ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_DIRECTION          ; LEFT   ; Untyped                                                                                                                                                                                                                                                   ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                                                                                                                                                                                                                   ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker ;
+------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value  ; Type                                                                                                                                                                                                                                                                                           ;
+------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH ; 23     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MIN_VALID_ADDR   ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MAX_VALID_ADDR   ; 143359 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor ;
+----------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                                                                                                                                                               ;
+----------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH     ; 23     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADDR_RANGE1_END_ADDR ; 8191   ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADDR_RANGE2_END_ADDR ; 143359 ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADDR_RANGE1_OFFSET   ; 1024   ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADDR_RANGE2_OFFSET   ; 54272  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADDR_RANGE3_OFFSET   ; 0      ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker ;
+--------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH   ; 23     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR1_START_ADDR ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR1_END_ADDR   ; 4095   ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR2_START_ADDR ; 4096   ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR2_END_ADDR   ; 8191   ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR3_START_ADDR ; 8192   ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR3_END_ADDR   ; 49151  ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR4_START_ADDR ; 49152  ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR4_END_ADDR   ; 143359 ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR5_START_ADDR ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; SECTOR5_END_ADDR   ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SECTOR1_MAP    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SECTOR2_MAP    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SECTOR3_MAP    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SECTOR4_MAP    ; 5     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SECTOR5_MAP    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 16             ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_p9p ; Untyped                                                                                                                                                                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 15             ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_o9p ; Untyped                                                                                                                                                                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 14             ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_n9p ; Untyped                                                                                                                                                                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 13             ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_m9p ; Untyped                                                                                                                                                                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 11             ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_k9p ; Untyped                                                                                                                                                                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 10             ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_j9p ; Untyped                                                                                                                                                                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 9              ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_b8p ; Untyped                                                                                                                                                                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_a8p ; Untyped                                                                                                                                                                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|lpm_add_sub:Add2 ;
+------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Untyped                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                    ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                               ;
; STYLE                  ; FAST        ; Untyped                                                               ;
; CBXI_PARAMETER         ; add_sub_fai ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|lpm_add_sub:Add2 ;
+------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Untyped                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                     ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                ;
; CBXI_PARAMETER         ; add_sub_fai ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                         ;
+------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|lpm_add_sub:Add2 ;
+------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Untyped                                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                          ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                     ;
; CBXI_PARAMETER         ; add_sub_fai ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                                                 ;
; Entity Instance                       ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12|lpm_mult:lpm_mult_component                                                  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Sin|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                  ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_Y_RAM|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_Y_RAM|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X|altsyncram:altsyncram_component                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_Y|altsyncram:altsyncram_component                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 11                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 11                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_sin_4096|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 11                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 11                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                              ;
; Entity Instance            ; OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                             ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                                                                                                                           ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                                                                                                                                                             ;
; Entity Instance            ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 16                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 4                                                                                                                                                                                                                             ;
; Entity Instance            ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 15                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 4                                                                                                                                                                                                                             ;
; Entity Instance            ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 14                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 4                                                                                                                                                                                                                             ;
; Entity Instance            ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 13                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 4                                                                                                                                                                                                                             ;
; Entity Instance            ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 11                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 4                                                                                                                                                                                                                             ;
; Entity Instance            ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 10                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 4                                                                                                                                                                                                                             ;
; Entity Instance            ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 9                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 4                                                                                                                                                                                                                             ;
; Entity Instance            ; OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 4                                                                                                                                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile"                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; SoftReset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nosc_ena ; Input ; Info     ; Stuck at GND                                                                                                                                                                                        ;
; par_en   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address[22..18] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule"                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_csr_readdata[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; avmm_csr_readdata[2]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; avmm_data_readdata       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; avmm_data_readdatavalid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; avmm_data_burstcount     ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (4 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|SEND_KEISEN:U_SEND_KEISEN"                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; send_data[15..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; recieve_data_en   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recieve_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxd               ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN"                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ngalvy_gain_cs ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nclr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen" ;
+------------------------+-------+----------+---------------------------------+
; Port                   ; Type  ; Severity ; Details                         ;
+------------------------+-------+----------+---------------------------------+
; vh_sync_period[15..13] ; Input ; Info     ; Stuck at GND                    ;
+------------------------+-------+----------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Sin" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; datab[11]     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; result[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; result[23]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; datab[11]     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; result[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; result[23]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_Y"                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[12]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[12..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; remain       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X"                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; numer[12..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; remain       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9"                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; numer[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[8..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; remain        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12"                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[27..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[2..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan"                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; cstm_livescannow_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cstm_backscannow_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cstm_cnt_live         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; live_b_retry1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; live_b_retry2         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_P_SW_stp" ;
+-------------------+-------+----------+----------------------------------+
; Port              ; Type  ; Severity ; Details                          ;
+-------------------+-------+----------+----------------------------------+
; motor_ctrl_sel    ; Input ; Info     ; Stuck at VCC                     ;
; deceleration_step ; Input ; Info     ; Stuck at GND                     ;
; step_increase     ; Input ; Info     ; Stuck at GND                     ;
+-------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp" ;
+----------------+-------+----------+-------------------------------------+
; Port           ; Type  ; Severity ; Details                             ;
+----------------+-------+----------+-------------------------------------+
; motor_ctrl_sel ; Input ; Info     ; Stuck at GND                        ;
+----------------+-------+----------+-------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; motor_ctrl_sel ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle"                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; numer[21..20]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[11..10]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[23..22]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[19..17]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[15..14]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[7..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[24]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[16]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[13]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[12]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[9]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[8]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient[24..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; remain           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; motor_ctrl_sel ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP|GPIO:U_GPIO"                                                                     ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; fpga_dipsw[9..4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; lamp_cover          ; Input  ; Info     ; Stuck at GND                                                                        ;
; shido_sw            ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_ef_detect         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; n_af_detect_m       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; n_af_detect_p       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; n_qm_detect         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dsc_syncin          ; Input  ; Info     ; Stuck at GND                                                                        ;
; over_voltage        ; Input  ; Info     ; Stuck at GND                                                                        ;
; charge_ok           ; Input  ; Info     ; Stuck at GND                                                                        ;
; ref_sen_in          ; Input  ; Info     ; Stuck at GND                                                                        ;
; pol_sen_in          ; Input  ; Info     ; Stuck at GND                                                                        ;
; ya_sen_in           ; Input  ; Info     ; Stuck at GND                                                                        ;
; axl_sen_in          ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_attenuator_detect ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gpo                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; sld_busy            ; Input  ; Info     ; Stuck at GND                                                                        ;
; sld_error           ; Input  ; Info     ; Stuck at GND                                                                        ;
; img_b_busy          ; Input  ; Info     ; Stuck at GND                                                                        ;
; img_b_event_flag    ; Input  ; Info     ; Stuck at GND                                                                        ;
; areaccd_trig        ; Input  ; Info     ; Stuck at GND                                                                        ;
; galvx_fault         ; Input  ; Info     ; Stuck at GND                                                                        ;
; galvy_fault         ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_bf_detect         ; Input  ; Info     ; Stuck at GND                                                                        ;
; pahse_b2            ; Input  ; Info     ; Stuck at GND                                                                        ;
; pahse_a2            ; Input  ; Info     ; Stuck at GND                                                                        ;
; pahse_b1            ; Input  ; Info     ; Stuck at GND                                                                        ;
; pahse_a1            ; Input  ; Info     ; Stuck at GND                                                                        ;
; fi_in               ; Input  ; Info     ; Stuck at GND                                                                        ;
; td_on_off           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; td_a0               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; td_si               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; td_slc              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; td_cs               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; td_res              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_sclk            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_din             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; split_dac_cs        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; align_dac_cs        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ext_fix_led         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; buzzer_sh           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bz_sh_fpga          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bz_fpga_on_off      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; chin_break          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; chin_phase          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; chin_enable         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sel                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; power_led           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vf_h_on_off         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vf_h_h_l            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ref_p_sol           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ant_comp_sol        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aper_sw_sol         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mirror_sol          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iris_aper_sol       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; release_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lamp_cnt            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lamp_on_off         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; charge              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; discharge           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; igbt_trig           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trigger             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; faf_ccd_on_off      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; af_mot_p            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; af_mot              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpi                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shutter1_mot_p      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shutter1_mot        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shutter2_mot_p      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shutter2_mot        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ref_mot_p           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ref_mot             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pol_mot_p           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pol_mot             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ya_mot_p            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ya_mot              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; galv_gain_clk       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; galv_gain_sdi       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; galvx_gain_cs       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; galvy_gain_cs       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; galv_os_sclk        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; galv_os_din         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; galvx_os_cs         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; galvy_os_cs         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; areaccd_release     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fpn_flag            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vf_l_on_off         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vf_l_h_l            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blink_freq          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fix_blink           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; l_r                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start_3d            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; retryflag1_on_off   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; retryflag2_on_off   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_scan_back_num     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v_h_3d              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mode_sel            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start_x             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start_y             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; end_x               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; end_y               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; circle_r            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; live_resol          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; resol_y             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_num           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; radial_num          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; circle_total_num    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; circle_dir          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; l_start_x           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; l_start_y           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; l_end_x             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; l_end_y             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; l_radial_r          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; web_live_sel        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; web_radial_r        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; raster_scan_num     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; raster_scan_step    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; circle_step         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pulse_mode          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sld_m_pos           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_mot_p            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_clk              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_enable           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_reset            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_data_m           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_mdt2             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_mdt1             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_trq2             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_trq1             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_stby             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_cw_ccw           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_dm3              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_dm2              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef_dm1              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bf_mot_p            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bf_mot              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; attenuator_mot_p    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; attenuator_mot      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bz_capture_timer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_td_dac_cs         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; td_dac_din          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; td_dac_sclk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fix_pattern         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; kisyu               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fix_brightness      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bf_led_on_off       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; factory_mode        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_address          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_data             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nwr_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; focus_reset         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; focus_decay         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ref_pola_decay      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mot_decay2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mot_decay1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_adr             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_data            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_erase           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_write           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_read            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cstm_live_b_f_cnt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shift_x             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shift_y             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; theta               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; track_en            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; track_data_valid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ccdshiftx           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ccdshifty           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ccdshiftgainx       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ccdshiftgainy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scan_set_num        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scan_back_adr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scan_back_adr_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scan_set_live_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scan_width_x        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scan_width_y        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OCT_TOP:U_OCT_TOP"                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; cibt3_hsync       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cibt3_vsync       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lineccd_trig      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; retry_flag1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; retry_flag2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio0_in          ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpio1_in          ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpio2_in          ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpio3_in          ; Input  ; Info     ; Stuck at GND                                                                        ;
; nirq8_fpga        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ref_pola_reset    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; per_n             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; per_p             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pola_in1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pola_in2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ref_in1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ref_in2           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; octfocus_in1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; octfocus_in2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nfocus_fault      ; Input  ; Info     ; Stuck at GND                                                                        ;
; nref_pola_fault   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ndrv8841_sleep    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lineccd_onoff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sld_active_period ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keisen_txd        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pd_monitor        ; Input  ; Info     ; Stuck at GND                                                                        ;
; focus_sleep       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 96                          ;
; cycloneiii_ff         ; 7674                        ;
;     CLR               ; 739                         ;
;     CLR SCLR          ; 284                         ;
;     CLR SCLR SLD      ; 4                           ;
;     CLR SLD           ; 91                          ;
;     ENA               ; 259                         ;
;     ENA CLR           ; 2813                        ;
;     ENA CLR SCLR      ; 321                         ;
;     ENA CLR SLD       ; 155                         ;
;     ENA SCLR          ; 28                          ;
;     ENA SCLR SLD      ; 34                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 66                          ;
;     SLD               ; 34                          ;
;     plain             ; 2814                        ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 10762                       ;
;     arith             ; 3317                        ;
;         2 data inputs ; 1119                        ;
;         3 data inputs ; 2198                        ;
;     normal            ; 7445                        ;
;         0 data inputs ; 167                         ;
;         1 data inputs ; 885                         ;
;         2 data inputs ; 847                         ;
;         3 data inputs ; 2047                        ;
;         4 data inputs ; 3499                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 171                         ;
; fiftyfivenm_rublock   ; 1                           ;
; fiftyfivenm_unvm      ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 38.70                       ;
; Average LUT depth     ; 6.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jan 24 09:27:03 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off marilyn_OCT -c marilyn_OCT
Warning (125092): Tcl Script File test.qip not found
    Info (125063): set_global_assignment -name QIP_FILE test.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "config_ram.qsys"
Info (12250): 2020.01.24.09:27:14 Progress: Loading ip/config_ram.qsys
Info (12250): 2020.01.24.09:27:14 Progress: Reading input file
Info (12250): 2020.01.24.09:27:14 Progress: Adding onchip_flash_0 [altera_onchip_flash 16.1]
Warning (12251): Onchip_flash_0: Used altera_onchip_flash 18.1 (instead of 16.1)
Info (12250): 2020.01.24.09:27:15 Progress: Parameterizing module onchip_flash_0
Info (12250): 2020.01.24.09:27:15 Progress: Building connections
Info (12250): 2020.01.24.09:27:15 Progress: Parameterizing connections
Info (12250): 2020.01.24.09:27:15 Progress: Validating
Info (12250): 2020.01.24.09:27:15 Progress: Done reading input file
Info (12250): Config_ram: Generating config_ram "config_ram" for QUARTUS_SYNTH
Info (12250): Onchip_flash_0: Generating top-level entity altera_onchip_flash
Info (12250): Onchip_flash_0: "config_ram" instantiated altera_onchip_flash "onchip_flash_0"
Info (12250): Config_ram: Done "config_ram" with 2 modules, 7 files
Info (12249): Finished elaborating Platform Designer system entity "config_ram.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/comp_sin_cos_xy.vhd
    Info (12022): Found design unit 1: COMP_SIN_COS_XY-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_sin_cos_xy.vhd Line: 45
    Info (12023): Found entity 1: COMP_SIN_COS_XY File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_sin_cos_xy.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/comp_customscan.vhd
    Info (12022): Found design unit 1: comp_CustomScan-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 115
    Info (12023): Found entity 1: comp_CustomScan File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/divide_step_cycle.vhd
    Info (12022): Found design unit 1: divide_step_cycle-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/divide_step_cycle.vhd Line: 55
    Info (12023): Found entity 1: divide_step_cycle File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/divide_step_cycle.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/stepmotor_ctrl.vhd
    Info (12022): Found design unit 1: stepmotor_ctrl-rtl File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/stepmotor_ctrl.vhd Line: 34
    Info (12023): Found entity 1: stepmotor_ctrl File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/stepmotor_ctrl.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/comp_sync_gen.vhd
    Info (12022): Found design unit 1: comp_sync_gen-rtl File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_sync_gen.vhd Line: 34
    Info (12023): Found entity 1: comp_sync_gen File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_sync_gen.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/oct_top.vhd
    Info (12022): Found design unit 1: OCT_TOP-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 137
    Info (12023): Found entity 1: OCT_TOP File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/oct_top_marilyn.vhd
    Info (12022): Found design unit 1: OCT_TOP_MARILYN-rtl File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top_marilyn.vhd Line: 97
    Info (12023): Found entity 1: OCT_TOP_MARILYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top_marilyn.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/mul_16x12.vhd
    Info (12022): Found design unit 1: mul_16x12-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/mul_16x12.vhd Line: 54
    Info (12023): Found entity 1: mul_16x12 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/mul_16x12.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_ram_cos.vhd
    Info (12022): Found design unit 1: alt_ram_cos-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_ram_cos.vhd Line: 58
    Info (12023): Found entity 1: alt_ram_cos File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_ram_cos.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_mult_12x12.vhd
    Info (12022): Found design unit 1: alt_mult_12x12-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_mult_12x12.vhd Line: 53
    Info (12023): Found entity 1: alt_mult_12x12 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_mult_12x12.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_dp_ram_bscan.vhd
    Info (12022): Found design unit 1: alt_dp_ram_bscan-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_bscan.vhd Line: 57
    Info (12023): Found entity 1: alt_dp_ram_bscan File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_bscan.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_dp_ram_12bit1024w_start_01.vhd
    Info (12022): Found design unit 1: alt_dp_ram_12bit1024w_start_01-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_start_01.vhd Line: 57
    Info (12023): Found entity 1: alt_dp_ram_12bit1024W_start_01 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_start_01.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_dp_ram_12bit1024w_end_01.vhd
    Info (12022): Found design unit 1: alt_dp_ram_12bit1024w_end_01-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_end_01.vhd Line: 57
    Info (12023): Found entity 1: alt_dp_ram_12bit1024W_end_01 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_end_01.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_dp_ram_12bit1024w_01.vhd
    Info (12022): Found design unit 1: alt_dp_ram_12bit1024w_01-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_01.vhd Line: 57
    Info (12023): Found entity 1: alt_dp_ram_12bit1024W_01 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_01.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_dp_ram_12bit256w_01.vhd
    Info (12022): Found design unit 1: alt_dp_ram_12bit256w_01-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit256W_01.vhd Line: 57
    Info (12023): Found entity 1: alt_dp_ram_12bit256W_01 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit256W_01.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_dp_ram_2bit1024w_01.vhd
    Info (12022): Found design unit 1: alt_dp_ram_2bit1024w_01-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_2bit1024W_01.vhd Line: 57
    Info (12023): Found entity 1: alt_dp_ram_2bit1024W_01 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_2bit1024W_01.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_divide_25_13.vhd
    Info (12022): Found design unit 1: alt_divide_25_13-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_25_13.vhd Line: 55
    Info (12023): Found entity 1: alt_divide_25_13 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_25_13.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/altera/alt_divide_16_9.vhd
    Info (12022): Found design unit 1: alt_divide_16_9-SYN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_16_9.vhd Line: 55
    Info (12023): Found entity 1: alt_divide_16_9 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_16_9.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/spi_com.vhd
    Info (12022): Found design unit 1: SPI_COM-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/spi_com.vhd Line: 41
    Info (12023): Found entity 1: SPI_COM File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/spi_com.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/sld_smpl_trg.vhd
    Info (12022): Found design unit 1: SLD_SMPL_TRG-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/SLD_SMPL_TRG.vhd Line: 45
    Info (12023): Found entity 1: SLD_SMPL_TRG File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/SLD_SMPL_TRG.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/sld_en_trg.vhd
    Info (12022): Found design unit 1: SLD_EN_TRG-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/SLD_EN_TRG.vhd Line: 44
    Info (12023): Found entity 1: SLD_EN_TRG File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/SLD_EN_TRG.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/send_keisen.vhd
    Info (12022): Found design unit 1: SEND_KEISEN-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/send_keisen.vhd Line: 45
    Info (12023): Found entity 1: SEND_KEISEN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/send_keisen.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/reg_file.v
    Info (12023): Found entity 1: REG_FILE File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/pwm_gen_ref.vhd
    Info (12022): Found design unit 1: PWM_GEN_REF-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/PWM_GEN_REF.vhd Line: 50
    Info (12023): Found entity 1: PWM_GEN_REF File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/PWM_GEN_REF.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/pwm_gen.vhd
    Info (12022): Found design unit 1: PWM_GEN-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/PWM_GEN.vhd Line: 48
    Info (12023): Found entity 1: PWM_GEN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/PWM_GEN.vhd Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/max10_remote_update.v
    Info (12023): Found entity 1: MAX10_REMOTE_UPDATE File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_REMOTE_UPDATE.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/max10_flash_interface_ram.v
    Info (12023): Found entity 1: MAX10_FLASH_INTERFACE_RAM File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_FLASH_INTERFACE_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/max10_flash_interface.v
    Info (12023): Found entity 1: MAX10_FLASH_INTERFACE File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_FLASH_INTERFACE.v Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/make_abs.vhd
    Info (12022): Found design unit 1: make_abs-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/make_abs.vhd Line: 29
    Info (12023): Found entity 1: make_abs File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/make_abs.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/linesensor_err_det.vhd
    Info (12022): Found design unit 1: linesensor_err_det-rtl File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/linesensor_err_det.vhd Line: 26
    Info (12023): Found entity 1: linesensor_err_det File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/linesensor_err_det.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/h_w_rev.vhd
    Info (12022): Found design unit 1: H_W_Rev-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/H_W_Rev.vhd Line: 42
    Info (12023): Found entity 1: H_W_Rev File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/H_W_Rev.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/gpio.vhd
    Info (12022): Found design unit 1: GPIO-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GPIO.vhd Line: 356
    Info (12023): Found entity 1: GPIO File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GPIO.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/galv_dac_psc.vhd
    Info (12022): Found design unit 1: GALV_DAC_PSC-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/galv_dac_psc.vhd Line: 47
    Info (12023): Found entity 1: GALV_DAC_PSC File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/galv_dac_psc.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/gal_offset.vhd
    Info (12022): Found design unit 1: GAL_OFFSET-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_OFFSET.vhd Line: 47
    Info (12023): Found entity 1: GAL_OFFSET File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_OFFSET.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/gal_gain.vhd
    Info (12022): Found design unit 1: GAL_GAIN-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_GAIN.vhd Line: 47
    Info (12023): Found entity 1: GAL_GAIN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_GAIN.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/gal_con.vhd
    Info (12022): Found design unit 1: GAL_CON-GAL_CON_architecture File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 120
    Info (12023): Found entity 1: GAL_CON File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/fpga_cnt_gen.vhd
    Info (12022): Found design unit 1: FPGA_CNT_GEN-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FPGA_CNT_GEN.vhd Line: 35
    Info (12023): Found entity 1: FPGA_CNT_GEN File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FPGA_CNT_GEN.vhd Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/flash_loader.v
    Info (12023): Found entity 1: FLASH_LOADER File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FLASH_LOADER.v Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/encoder_cnt.vhd
    Info (12022): Found design unit 1: encoder_cnt-rtl File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/encoder_cnt.vhd Line: 27
    Info (12023): Found entity 1: encoder_cnt File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/encoder_cnt.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/comp_trig_sel.vhd
    Info (12022): Found design unit 1: comp_TRIG_SEL-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_TRIG_SEL.vhd Line: 42
    Info (12023): Found entity 1: comp_TRIG_SEL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_TRIG_SEL.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/comp_sld_gen.vhd
    Info (12022): Found design unit 1: comp_SLD_gen-rtl File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_SLD_gen.vhd Line: 28
    Info (12023): Found entity 1: comp_SLD_gen File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_SLD_gen.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /design_a/marilyn_fpga/marilyn_oct_fpga_v0009_20200122/src/comp_move_pos.vhd
    Info (12022): Found design unit 1: COMP_MOVE_POS-RTL File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_move_pos.vhd Line: 40
    Info (12023): Found entity 1: COMP_MOVE_POS File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_move_pos.vhd Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/config_ram/config_ram.v
    Info (12023): Found entity 1: config_ram File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/config_ram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/config_ram/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/config_ram/submodules/altera_onchip_flash_avmm_csr_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_csr_controller File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_csr_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 38
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/config_ram/submodules/altera_onchip_flash_util.v
    Info (12023): Found entity 1: altera_onchip_flash_address_range_check File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_util.v Line: 38
    Info (12023): Found entity 2: altera_onchip_flash_address_write_protection_check File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_util.v Line: 55
    Info (12023): Found entity 3: altera_onchip_flash_s_address_write_protection_check File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_util.v Line: 109
    Info (12023): Found entity 4: altera_onchip_flash_a_address_write_protection_check File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_util.v Line: 147
    Info (12023): Found entity 5: altera_onchip_flash_convert_address File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_util.v Line: 197
    Info (12023): Found entity 6: altera_onchip_flash_convert_sector File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_util.v Line: 219
    Info (12023): Found entity 7: altera_onchip_flash_counter File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_util.v Line: 244
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/config_ram/submodules/rtl/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/rtl/altera_onchip_flash_block.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at FLASH_LOADER.v(117): created implicit net for "I2cError" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FLASH_LOADER.v Line: 117
Warning (10236): Verilog HDL Implicit Net warning at FLASH_LOADER.v(118): created implicit net for "WatchdogTimeout" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FLASH_LOADER.v Line: 118
Info (12127): Elaborating entity "OCT_TOP_MARILYN" for the top level hierarchy
Info (12128): Elaborating entity "OCT_TOP" for hierarchy "OCT_TOP:U_OCT_TOP" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top_marilyn.vhd Line: 205
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(32): used implicit default value for signal "RETRY_FLAG1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(33): used implicit default value for signal "RETRY_FLAG2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1162): used implicit default value for signal "sig_BackScan_Flag" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1162
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1166): object "sig_L_R" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1166
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1167): object "sig_START_3D" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1167
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1168): object "sig_RetryFlag1_ON_OFF" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1168
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1169): object "sig_RetryFlag2_ON_OFF" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1169
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1171): object "sig_V_H_3D" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1171
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1172): object "sig_mode_sel" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1172
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1174): object "sig_start_x" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1174
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1175): object "sig_start_y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1175
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1176): object "sig_end_x" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1176
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1177): object "sig_end_y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1177
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1178): object "sig_circle_r" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1178
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1179): object "sig_Live_Resol" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1179
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1181): object "sig_Resol_Y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1181
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1186): object "sig_Dummy_Num" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1186
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1187): object "sig_Radial_Num" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1187
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1188): object "sig_Circle_Total_Num" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1188
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1189): object "sig_circle_dir" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1189
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1190): object "sig_l_start_x" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1190
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1191): object "sig_l_start_y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1191
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1192): object "sig_l_end_x" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1192
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1193): object "sig_l_end_y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1193
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1194): object "sig_l_radial_r" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1194
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1195): object "sig_Web_Live_Sel" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1195
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1196): object "sig_Web_Radial_R" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1196
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1197): object "sig_Raster_Scan_Num" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1197
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1198): object "sig_Raster_Scan_Step" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1198
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1199): object "sig_Circle_Step" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1199
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1203): object "sig_Pulse_Mode" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1203
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1204): object "sig_SLD_M_Pos" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1204
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1213): used implicit default value for signal "sig_WR_ADDRES" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1213
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1214): used implicit default value for signal "sig_CSTM_FLAG_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1214
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1215): used implicit default value for signal "sig_SCAN_NUM_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1215
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1216): used implicit default value for signal "sig_DUMMY_NUM_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1216
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1217): used implicit default value for signal "sig_BACK_SCAN_NUM_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1217
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1218): used implicit default value for signal "sig_LIVE_NUM_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1218
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1219): used implicit default value for signal "sig_L_Start_X_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1219
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1220): used implicit default value for signal "sig_L_Start_Y_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1220
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1221): used implicit default value for signal "sig_L_End_X_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1221
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1222): used implicit default value for signal "sig_L_End_Y_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1222
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1223): used implicit default value for signal "sig_Circle_R_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1223
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1224): used implicit default value for signal "sig_L_DIE_LINE_CIR_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1224
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1225): used implicit default value for signal "sig_DIR_LINE_CIR_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1225
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1226): used implicit default value for signal "sig_Start_X_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1226
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1227): used implicit default value for signal "sig_Start_Y_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1227
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1228): used implicit default value for signal "sig_End_X_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1228
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1229): used implicit default value for signal "sig_End_Y_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1229
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1230): used implicit default value for signal "sig_Dummy_DIR_LINE_CIR_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1230
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1231): used implicit default value for signal "sig_Back_Scan_DIR_LINE_CIR_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1231
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1232): used implicit default value for signal "sig_Dummy_Back_Data_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1232
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1233): used implicit default value for signal "sig_DBUS_HOLD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1233
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1234): used implicit default value for signal "sig_cstm_nWE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1234
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1251): object "sig_cstm_LiveScanNow_Flag" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1251
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1254): object "sig_cstm_BackScanNow_Flag" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1254
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1270): object "sig_C_Scan_Back_Num" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1270
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1271): object "sig_cstm_cnt_Live" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1271
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1275): used implicit default value for signal "sig_Galv_TRIG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1275
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1276): used implicit default value for signal "sig_Galv_BUSY" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1276
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1281): object "sig_WR_ADDRESS" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1281
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1282): object "sig_WR_DATA" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1282
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1283): object "sig_nWR_EN" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1283
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1297): used implicit default value for signal "sig_SPI_BUSY" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1297
Warning (10541): VHDL Signal Declaration warning at oct_top.vhd(1298): used implicit default value for signal "sig_SPI_READ_DATA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1298
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1299): object "sig_SPI_ADR" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1299
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1300): object "sig_SPI_DATA" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1300
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1301): object "sig_SPI_ERASE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1301
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1302): object "sig_SPI_WRITE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1302
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1303): object "sig_SPI_READ" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1303
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1305): object "sig_CSTM_LIVE_B_F_CNT" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1305
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1316): object "sig_live_b_retry1" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1316
Warning (10036): Verilog HDL or VHDL warning at oct_top.vhd(1317): object "sig_live_b_retry2" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1317
Info (12128): Elaborating entity "GPIO" for hierarchy "OCT_TOP:U_OCT_TOP|GPIO:U_GPIO" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1549
Warning (10541): VHDL Signal Declaration warning at GPIO.vhd(367): used implicit default value for signal "wrAdrsBus" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GPIO.vhd Line: 367
Warning (10541): VHDL Signal Declaration warning at GPIO.vhd(375): used implicit default value for signal "wrEnable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GPIO.vhd Line: 375
Warning (10036): Verilog HDL or VHDL warning at GPIO.vhd(394): object "reg_AXL_SEN_IN" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GPIO.vhd Line: 394
Warning (10541): VHDL Signal Declaration warning at GPIO.vhd(548): used implicit default value for signal "sig_wrData" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GPIO.vhd Line: 548
Info (12128): Elaborating entity "encoder_cnt" for hierarchy "OCT_TOP:U_OCT_TOP|encoder_cnt:U_encoder_cnt" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1867
Info (12128): Elaborating entity "linesensor_err_det" for hierarchy "OCT_TOP:U_OCT_TOP|linesensor_err_det:U_err_det" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1879
Warning (10036): Verilog HDL or VHDL warning at linesensor_err_det.vhd(41): object "vsync_rise_dge_d" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/linesensor_err_det.vhd Line: 41
Info (12128): Elaborating entity "stepmotor_ctrl" for hierarchy "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 1889
Info (12128): Elaborating entity "divide_step_cycle" for hierarchy "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/stepmotor_ctrl.vhd Line: 232
Info (12128): Elaborating entity "lpm_divide" for hierarchy "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/divide_step_cycle.vhd Line: 85
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/divide_step_cycle.vhd Line: 85
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/divide_step_cycle.vhd Line: 85
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "25"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "14"
    Info (12134): Parameter "lpm_widthn" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hfr.tdf
    Info (12023): Found entity 1: lpm_divide_hfr File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/lpm_divide_hfr.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_hfr" for hierarchy "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_eai.tdf
    Info (12023): Found entity 1: sign_div_unsign_eai File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/sign_div_unsign_eai.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_eai" for hierarchy "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/lpm_divide_hfr.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_38f.tdf
    Info (12023): Found entity 1: alt_u_div_38f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/alt_u_div_38f.tdf Line: 43
Info (12128): Elaborating entity "alt_u_div_38f" for hierarchy "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/sign_div_unsign_eai.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/add_sub_t3c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_t3c" for hierarchy "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|add_sub_t3c:add_sub_0" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/alt_u_div_38f.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/add_sub_u3c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_u3c" for hierarchy "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|add_sub_u3c:add_sub_1" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/alt_u_div_38f.tdf Line: 60
Info (12128): Elaborating entity "comp_CustomScan" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2019
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(216): object "sig_Start_X_WD" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 216
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(218): object "sig_Start_X_WE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 218
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(220): object "sig_Start_X_RE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 220
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(223): object "sig_Start_Y_WD" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 223
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(225): object "sig_Start_Y_WE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 225
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(227): object "sig_Start_Y_RE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 227
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(230): object "sig_End_X_WD" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 230
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(232): object "sig_End_X_WE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 232
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(234): object "sig_End_X_RE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 234
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(237): object "sig_End_Y_WD" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 237
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(239): object "sig_End_Y_WE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 239
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(241): object "sig_End_Y_RE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 241
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(248): object "sig_D_L_C_WD" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 248
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(250): object "sig_D_L_C_RE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 250
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(252): object "sig_D_L_C_WE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 252
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(257): object "sig_DM_BS_WD" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 257
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(258): object "sig_DM_BS_RE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 258
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(264): object "sig_Dummy_Back_Data_WE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(448): object "sig_Shift_Galv_TRIG_in1" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 448
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(463): object "sig_cstm_TRIG_EN" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 463
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(476): object "reg_dm_bs_end" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 476
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(495): object "move_end_get_flg" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 495
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(502): object "GAL_MOVE_pedge_3d" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 502
Warning (10036): Verilog HDL or VHDL warning at comp_CustomScan.vhd(529): object "reg_Back_Scan_DIR_LINE_CIR_WE" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 529
Info (12128): Elaborating entity "mul_16x12" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 964
Info (12128): Elaborating entity "lpm_mult" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12|lpm_mult:lpm_mult_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/mul_16x12.vhd Line: 81
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12|lpm_mult:lpm_mult_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/mul_16x12.vhd Line: 81
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12|lpm_mult:lpm_mult_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/mul_16x12.vhd Line: 81
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "4"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "12"
    Info (12134): Parameter "lpm_widthp" = "28"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aoo.tdf
    Info (12023): Found entity 1: mult_aoo File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/mult_aoo.tdf Line: 28
Info (12128): Elaborating entity "mult_aoo" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|mul_16x12:U_mul_16x12|lpm_mult:lpm_mult_component|mult_aoo:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "alt_dp_ram_12bit1024W_start_01" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 2938
Info (12128): Elaborating entity "altsyncram" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_start_01.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_start_01.vhd Line: 64
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit1024W_start_01.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03o3.tdf
    Info (12023): Found entity 1: altsyncram_03o3 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_03o3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03o3" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_start_01:U_Start_X_RAM|altsyncram:altsyncram_component|altsyncram_03o3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "alt_dp_ram_12bit1024W_end_01" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit1024W_end_01:U_End_X_RAM" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 3019
Info (12128): Elaborating entity "alt_dp_ram_2bit1024W_01" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 3134
Info (12128): Elaborating entity "altsyncram" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_2bit1024W_01.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_2bit1024W_01.vhd Line: 64
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_2bit1024W_01.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uvn3.tdf
    Info (12023): Found entity 1: altsyncram_uvn3 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_uvn3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uvn3" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "alt_dp_ram_12bit256W_01" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_CustomScan.vhd Line: 3177
Info (12128): Elaborating entity "altsyncram" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit256W_01.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit256W_01.vhd Line: 64
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_dp_ram_12bit256W_01.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usn3.tdf
    Info (12023): Found entity 1: altsyncram_usn3 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_usn3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_usn3" for hierarchy "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_12bit256W_01:U_DM_BS_RAM|altsyncram:altsyncram_component|altsyncram_usn3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "GAL_CON" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2103
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(433): object "sig_FPGAclk" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 433
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(434): object "n_FPGAclk" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 434
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(436): object "n_Gal_clk" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 436
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(475): object "sig_Live_Next_Resol" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 475
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(479): object "sig_Resol_Y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 479
Warning (10541): VHDL Signal Declaration warning at GAL_CON.vhd(486): used implicit default value for signal "sig_CAP_START_Latch" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 486
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(535): object "sig_B_Scan_Next_Start_X" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 535
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(537): object "sig_B_Scan_Next_Start_Y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 537
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(543): object "sig_B_Scan_Next_End_X" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 543
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(545): object "sig_B_Scan_Next_End_Y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 545
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(608): object "sig_Circle_Scan_Next_Start_X" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 608
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(609): object "sig_Circle_Scan_Next_Start_Y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 609
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(620): object "sig_Circle_Scan_Run_Now" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 620
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(633): object "const_Radial_Scan_Total_Num" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 633
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(637): object "sig_Radial_Scan_X" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 637
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(638): object "sig_Radial_Scan_Y" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 638
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(649): object "const_Radial_Scan_Address_Inc" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 649
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(650): object "const_Radial_Scan_Address_R_Init" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 650
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(651): object "const_Radial_Scan_Address_L_Init" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 651
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(694): object "sig_Circle_Dir" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 694
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(711): object "sig_Concentric_Circle_Scan_Current_Num" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 711
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(715): object "Conc_Circle_Scan_Calc_End" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 715
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(722): object "sig_Raster_Scan_Run_Now" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 722
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(735): object "sig_CSTM_MOVE_END_END" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 735
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(779): object "cam_50k" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 779
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(785): object "sig_hsync_out_en" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 785
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(791): object "track_cnt_scan" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 791
Warning (10036): Verilog HDL or VHDL warning at GAL_CON.vhd(795): object "reg_gain_timing_en" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 795
Info (12128): Elaborating entity "alt_divide_16_9" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 1706
Info (12128): Elaborating entity "lpm_divide" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_16_9.vhd Line: 85
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_16_9.vhd Line: 85
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_16_9.vhd Line: 85
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "9"
    Info (12134): Parameter "lpm_widthn" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4ar.tdf
    Info (12023): Found entity 1: lpm_divide_4ar File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/lpm_divide_4ar.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_4ar" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_c7i.tdf
    Info (12023): Found entity 1: sign_div_unsign_c7i File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/sign_div_unsign_c7i.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_c7i" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated|sign_div_unsign_c7i:divider" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/lpm_divide_4ar.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_l3f.tdf
    Info (12023): Found entity 1: alt_u_div_l3f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/alt_u_div_l3f.tdf Line: 28
Info (12128): Elaborating entity "alt_u_div_l3f" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_16_9:U_alt_divide_16_9|lpm_divide:LPM_DIVIDE_component|lpm_divide_4ar:auto_generated|sign_div_unsign_c7i:divider|alt_u_div_l3f:divider" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/sign_div_unsign_c7i.tdf Line: 33
Info (12128): Elaborating entity "alt_divide_25_13" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 1985
Info (12128): Elaborating entity "lpm_divide" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_25_13.vhd Line: 85
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_25_13.vhd Line: 85
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_divide_25_13.vhd Line: 85
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "13"
    Info (12134): Parameter "lpm_widthn" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbr.tdf
    Info (12023): Found entity 1: lpm_divide_fbr File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/lpm_divide_fbr.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_fbr" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_n8i.tdf
    Info (12023): Found entity 1: sign_div_unsign_n8i File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/sign_div_unsign_n8i.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_n8i" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/lpm_divide_fbr.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_b6f.tdf
    Info (12023): Found entity 1: alt_u_div_b6f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/alt_u_div_b6f.tdf Line: 28
Info (12128): Elaborating entity "alt_u_div_b6f" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_divide_25_13:U_alt_divide_25_13_X|lpm_divide:LPM_DIVIDE_component|lpm_divide_fbr:auto_generated|sign_div_unsign_n8i:divider|alt_u_div_b6f:divider" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/sign_div_unsign_n8i.tdf Line: 33
Info (12128): Elaborating entity "alt_dp_ram_bscan" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|alt_dp_ram_bscan:U_alt_dp_ram_bscan_X" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 2420
Info (12128): Elaborating entity "COMP_SIN_COS_XY" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/GAL_CON.vhd Line: 2890
Warning (10036): Verilog HDL or VHDL warning at comp_sin_cos_xy.vhd(74): object "sig_ROM_EN" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_sin_cos_xy.vhd Line: 74
Info (12128): Elaborating entity "alt_ram_cos" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_sin_cos_xy.vhd Line: 108
Info (12128): Elaborating entity "altsyncram" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_ram_cos.vhd Line: 65
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_ram_cos.vhd Line: 65
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_ram_cos.vhd Line: 65
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smo3.tdf
    Info (12023): Found entity 1: altsyncram_smo3 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_smo3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_smo3" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_ram_cos:U_alt_rom_cos_4096|altsyncram:altsyncram_component|altsyncram_smo3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "alt_mult_12x12" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_sin_cos_xy.vhd Line: 182
Info (12128): Elaborating entity "lpm_mult" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos|lpm_mult:lpm_mult_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_mult_12x12.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos|lpm_mult:lpm_mult_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_mult_12x12.vhd Line: 78
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos|lpm_mult:lpm_mult_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera/alt_mult_12x12.vhd Line: 78
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "12"
    Info (12134): Parameter "lpm_widthb" = "12"
    Info (12134): Parameter "lpm_widthp" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7qm.tdf
    Info (12023): Found entity 1: mult_7qm File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/mult_7qm.tdf Line: 28
Info (12128): Elaborating entity "mult_7qm" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_CON:U_GAL_CON|COMP_SIN_COS_XY:U_Circle_Scan_Comp_Sin_Cos_XY|alt_mult_12x12:U_alt_mult_12x12_Cos|lpm_mult:lpm_mult_component|mult_7qm:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "comp_sync_gen" for hierarchy "OCT_TOP:U_OCT_TOP|comp_sync_gen:U_comp_sync_gen" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2213
Info (12128): Elaborating entity "comp_SLD_gen" for hierarchy "OCT_TOP:U_OCT_TOP|comp_SLD_gen:U_comp_SLD_gen" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2230
Info (12128): Elaborating entity "GALV_DAC_PSC" for hierarchy "OCT_TOP:U_OCT_TOP|GALV_DAC_PSC:U_GALV_DAC_PSC" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2242
Info (12128): Elaborating entity "comp_TRIG_SEL" for hierarchy "OCT_TOP:U_OCT_TOP|comp_TRIG_SEL:U_comp_TRIG_SEL" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2254
Info (12128): Elaborating entity "GAL_GAIN" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_GAIN:U_GAL_GAIN" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2263
Info (12128): Elaborating entity "GAL_OFFSET" for hierarchy "OCT_TOP:U_OCT_TOP|GAL_OFFSET:U_GAL_OFFSET" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2281
Info (12128): Elaborating entity "SLD_SMPL_TRG" for hierarchy "OCT_TOP:U_OCT_TOP|SLD_SMPL_TRG:U_SLD_SMPL_TRG" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2299
Info (12128): Elaborating entity "H_W_Rev" for hierarchy "OCT_TOP:U_OCT_TOP|H_W_Rev:U_H_W_Rev" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2306
Info (12128): Elaborating entity "FPGA_CNT_GEN" for hierarchy "OCT_TOP:U_OCT_TOP|FPGA_CNT_GEN:U_FPGA_CNT_GEN" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2312
Info (12128): Elaborating entity "PWM_GEN" for hierarchy "OCT_TOP:U_OCT_TOP|PWM_GEN:U_FOCUS_PWM_GEN" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2318
Info (12128): Elaborating entity "PWM_GEN_REF" for hierarchy "OCT_TOP:U_OCT_TOP|PWM_GEN_REF:U_REF_PWM_GEN" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2328
Info (12128): Elaborating entity "SEND_KEISEN" for hierarchy "OCT_TOP:U_OCT_TOP|SEND_KEISEN:U_SEND_KEISEN" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2364
Info (12128): Elaborating entity "FLASH_LOADER" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top.vhd Line: 2378
Info (12128): Elaborating entity "MAX10_REMOTE_UPDATE" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_REMOTE_UPDATE:Max10RuControl" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FLASH_LOADER.v Line: 73
Info (12128): Elaborating entity "MAX10_FLASH_INTERFACE" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FLASH_LOADER.v Line: 91
Info (12128): Elaborating entity "MAX10_FLASH_INTERFACE_RAM" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_FLASH_INTERFACE.v Line: 120
Info (12128): Elaborating entity "altsyncram" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_FLASH_INTERFACE_RAM.v Line: 88
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_FLASH_INTERFACE_RAM.v Line: 88
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_FLASH_INTERFACE_RAM.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2dn1.tdf
    Info (12023): Found entity 1: altsyncram_2dn1 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_2dn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2dn1" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|MAX10_FLASH_INTERFACE_RAM:FlashInterfaceRam|altsyncram:altsyncram_component|altsyncram_2dn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "config_ram" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/MAX10_FLASH_INTERFACE.v Line: 780
Info (12128): Elaborating entity "altera_onchip_flash" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/config_ram.v Line: 87
Info (12128): Elaborating entity "altera_onchip_flash_avmm_csr_controller" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash.v Line: 203
Info (12128): Elaborating entity "altera_onchip_flash_avmm_data_controller" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object "read_count" assigned a value but never read File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 220
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 571
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 571
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 571
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1174
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1174
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" with the following parameter: File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1174
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_direction" = "LEFT"
Info (12128): Elaborating entity "altera_onchip_flash_address_range_check" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1184
Info (12128): Elaborating entity "altera_onchip_flash_convert_address" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1195
Info (12128): Elaborating entity "altera_onchip_flash_a_address_write_protection_check" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1237
Info (12128): Elaborating entity "altera_onchip_flash_s_address_write_protection_check" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1247
Info (12128): Elaborating entity "altera_onchip_flash_convert_sector" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1258
Info (12128): Elaborating entity "altera_onchip_flash_block" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|MAX10_FLASH_INTERFACE:Max10FlashInterface|config_ram:FlashModule|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/ip/config_ram/submodules/altera_onchip_flash.v Line: 327
Info (12128): Elaborating entity "REG_FILE" for hierarchy "OCT_TOP:U_OCT_TOP|FLASH_LOADER:U_FLASH_LOADER|REG_FILE:RegFile" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/FLASH_LOADER.v Line: 122
Warning (10030): Net "RegFile[123][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[122][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[121][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[120][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[119][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[118][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[117][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[116][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[115][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[114][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[113][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[112][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[111][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[110][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[109][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[108][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[107][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[106][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[105][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[104][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[103][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[102][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[101][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[100][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[99][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[98][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[97][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[96][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[95][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[94][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[93][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[92][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[91][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[90][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[89][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[88][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[87][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[86][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[85][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[84][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[83][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[82][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[81][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[80][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[79][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[78][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[77][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[76][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[75][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[74][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[73][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[72][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[71][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[70][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[69][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[68][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[67][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[66][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[65][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[64][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[63][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[62][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[61][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[60][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[59][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[58][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[57][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[56][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[55][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[54][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[53][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[52][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[51][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[50][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[49][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[48][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[47][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[46][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[45][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[44][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[43][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[42][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[41][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[40][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[39][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[38][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[37][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[36][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[35][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[34][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[33][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[32][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[31][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[30][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[29][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[28][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[27][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[26][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[25][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[24][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[23][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[22][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[21][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[20][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[19][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[18][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[17][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[16][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[15][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[14][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[13][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[12][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[11][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[10][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[9][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[8][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[7][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[6][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[5][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[4][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[3][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (10030): Net "RegFile[2][15..0]" at REG_FILE.v(93) has no driver or initial value, using a default initial value '0' File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/REG_FILE.v Line: 93
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "OCT_TOP:U_OCT_TOP|comp_CustomScan:U_CustomScan|alt_dp_ram_2bit1024W_01:U_Scan_Dir_Line_Cir|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|q_b[1]" File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_uvn3.tdf Line: 71
Info (19000): Inferred 8 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 15
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 14
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_3"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_4"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 11
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_5"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 10
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_6"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 9
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|DFFQuotient_rtl_7"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 4
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|Add2" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_POLA_stp|Add2" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_delayline_stp|Add2" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0"
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_p9p.tdf
    Info (12023): Found entity 1: shift_taps_p9p File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_p9p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qo71.tdf
    Info (12023): Found entity 1: altsyncram_qo71 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_qo71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf
    Info (12023): Found entity 1: cntr_g5f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_g5f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cmpr_grb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1"
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "15"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_o9p.tdf
    Info (12023): Found entity 1: shift_taps_o9p File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_o9p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oo71.tdf
    Info (12023): Found entity 1: altsyncram_oo71 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_oo71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f5f.tdf
    Info (12023): Found entity 1: cntr_f5f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_f5f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2"
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "14"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_n9p.tdf
    Info (12023): Found entity 1: shift_taps_n9p File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_n9p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mo71.tdf
    Info (12023): Found entity 1: altsyncram_mo71 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_mo71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e5f.tdf
    Info (12023): Found entity 1: cntr_e5f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_e5f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3"
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_3" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "13"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_m9p.tdf
    Info (12023): Found entity 1: shift_taps_m9p File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_m9p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ko71.tdf
    Info (12023): Found entity 1: altsyncram_ko71 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_ko71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d5f.tdf
    Info (12023): Found entity 1: cntr_d5f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_d5f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4"
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_4" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "11"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k9p.tdf
    Info (12023): Found entity 1: shift_taps_k9p File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_k9p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m71.tdf
    Info (12023): Found entity 1: altsyncram_2m71 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_2m71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_44f.tdf
    Info (12023): Found entity 1: cntr_44f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_44f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5"
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_5" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "10"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_j9p.tdf
    Info (12023): Found entity 1: shift_taps_j9p File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_j9p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ul71.tdf
    Info (12023): Found entity 1: altsyncram_ul71 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_ul71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24f.tdf
    Info (12023): Found entity 1: cntr_24f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_24f.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6"
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_6" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "9"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_b8p.tdf
    Info (12023): Found entity 1: shift_taps_b8p File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_b8p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sl71.tdf
    Info (12023): Found entity 1: altsyncram_sl71 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_sl71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_14f.tdf
    Info (12023): Found entity 1: cntr_14f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_14f.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf
    Info (12023): Found entity 1: cmpr_frb File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cmpr_frb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7"
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|divide_step_cycle:U_div_step_cycle|lpm_divide:LPM_DIVIDE_component|lpm_divide_hfr:auto_generated|sign_div_unsign_eai:divider|alt_u_div_38f:divider|altshift_taps:DFFQuotient_rtl_7" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_a8p.tdf
    Info (12023): Found entity 1: shift_taps_a8p File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/shift_taps_a8p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ql71.tdf
    Info (12023): Found entity 1: altsyncram_ql71 File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/altsyncram_ql71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_04f.tdf
    Info (12023): Found entity 1: cntr_04f File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/cntr_04f.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|lpm_add_sub:Add2" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
Info (12133): Instantiated megafunction "OCT_TOP:U_OCT_TOP|stepmotor_ctrl:U_OCT_stp|lpm_add_sub:Add2" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fai.tdf
    Info (12023): Found entity 1: add_sub_fai File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/altera_marilyn/db/add_sub_fai.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/comp_SLD_gen.vhd Line: 79
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RDnWR" is stuck at GND File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top_marilyn.vhd Line: 19
    Warning (13410): Pin "nIRQ6_FPGA" is stuck at VCC File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top_marilyn.vhd Line: 31
    Warning (13410): Pin "nIRQ7_FPGA" is stuck at VCC File: D:/Design_A/Marilyn_FPGA/Marilyn_OCT_FPGA_v0009_20200122/src/oct_top_marilyn.vhd Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 181 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14676 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 14401 logic cells
    Info (21064): Implemented 171 RAM segments
    Info (21062): Implemented 6 DSP elements
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 267 warnings
    Info: Peak virtual memory: 5019 megabytes
    Info: Processing ended: Fri Jan 24 09:27:49 2020
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:00


