# "/opt/he_fpl_svn/fpl_repo/cslc/test/csl_new_bug1/memory_map_doc_example/./set_type_mem_map_type.csl" 1


csl_fifo f{
  f() {
    set_width(32);
    set_depth(8);
  }
};

csl_unit u1{
  csl_signal push,pop,full,empty,data(32),rst,valid,clk;
  f f(.push(push),.pop(pop),.full(full),.empty(empty),.rd_data(data),
       .wr_data(data),.reset_(rst),.valid(valid),.clock(clk));
u1(){}
};

csl_unit u2{
u1 u10;
u2(){}
};

csl_memory_map_page mpage_0{
mpage_0(){
add_address_range(64,512);
set_unit_name(u2);

}
};

csl_memory_map_page mpage_1{
mpage_1(){
add_address_range(0,64);
set_unit_name(u2);

}
};

csl_memory_map mmap{
mmap(){
set_data_word_width(32);
set_type(hierarchical);

}
};
