// Seed: 132307131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  assign id_2 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output wire  id_1,
    input  wor   id_2,
    output wand  id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  tri   id_6,
    input  wor   id_7,
    output tri0  id_8,
    input  tri0  id_9
);
  wire id_11, id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12, id_12, id_11, id_12, id_12
  );
  wire id_13;
endmodule
