// Seed: 822926554
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output logic id_5,
    output logic id_6
);
  logic id_7;
  logic id_8;
  type_25(
      id_5 - id_7, 1
  );
  logic id_9;
  logic id_10 = id_7 & 1;
  logic id_11;
  logic id_12;
  assign id_7 = 1'h0;
  assign id_3 = id_1;
  wire id_13;
  type_31(
      id_6 == ~id_3, 1
  );
  logic id_14;
  assign id_6 = 1;
  logic id_15;
  assign id_13[1] = 1;
  wire  id_16;
  logic id_17;
  logic id_18;
  assign id_13 = (id_16);
  type_36 id_19 (
      .id_0((1)),
      .id_1(1),
      .id_2(id_12),
      .id_3(id_2),
      .id_4(1'b0),
      .id_5(id_10),
      .id_6('b0),
      .id_7(1)
  );
endmodule
