{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702506129892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702506129894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 19:22:09 2023 " "Processing started: Wed Dec 13 19:22:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702506129894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702506129894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_6 -c projeto_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_6 -c projeto_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702506129894 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1702506130395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffjk-logica " "Found design unit 1: ffjk-logica" {  } { { "ffjk.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/ffjk.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130714 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffjk " "Found entity 1: ffjk" {  } { { "ffjk.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/ffjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506130714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-logica " "Found design unit 1: ffd-logica" {  } { { "ffd.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/ffd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130730 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506130730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up_dw_4_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up_dw_4_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_up_dw_4_bits-ckt " "Found design unit 1: contador_up_dw_4_bits-ckt" {  } { { "contador_up_dw_4_bits.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/contador_up_dw_4_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130746 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_up_dw_4_bits " "Found entity 1: contador_up_dw_4_bits" {  } { { "contador_up_dw_4_bits.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/contador_up_dw_4_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506130746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1bit-Main " "Found design unit 1: MUX_1bit-Main" {  } { { "MUX_1bit.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/MUX_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130760 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1bit " "Found entity 1: MUX_1bit" {  } { { "MUX_1bit.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/MUX_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506130760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador_16_bits-ckt " "Found design unit 1: Registrador_16_bits-ckt" {  } { { "Registrador_16_bits.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/Registrador_16_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador_16_bits " "Found entity 1: Registrador_16_bits" {  } { { "Registrador_16_bits.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/Registrador_16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506130783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506130783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_16BITS-ckt " "Found design unit 1: mux_2x1_16BITS-ckt" {  } { { "mux_2x1_16BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/mux_2x1_16BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131153 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_16BITS " "Found entity 1: mux_2x1_16BITS" {  } { { "mux_2x1_16BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/mux_2x1_16BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506131153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_ld_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_ld_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_LD_16BITS-ckt " "Found design unit 1: REGISTRADOR_LD_16BITS-ckt" {  } { { "REGISTRADOR_LD_16BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/REGISTRADOR_LD_16BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131934 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_LD_16BITS " "Found entity 1: REGISTRADOR_LD_16BITS" {  } { { "REGISTRADOR_LD_16BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/REGISTRADOR_LD_16BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506131934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD3-ckt " "Found design unit 1: ADD3-ckt" {  } { { "ADD3.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/ADD3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD3 " "Found entity 1: ADD3" {  } { { "ADD3.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/ADD3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506131967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd_16BITS-ckt " "Found design unit 1: bin_bcd_16BITS-ckt" {  } { { "bin_bcd_16BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/bin_bcd_16BITS.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131983 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd_16BITS " "Found entity 1: bin_bcd_16BITS" {  } { { "bin_bcd_16BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/bin_bcd_16BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506131983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-ckt " "Found design unit 1: seg7-ckt" {  } { { "seg7.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/seg7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131997 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506131997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506131997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbcd_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bbcd_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BBCD_16BITS-ckt " "Found design unit 1: BBCD_16BITS-ckt" {  } { { "BBCD_16BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/BBCD_16BITS.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132010 ""} { "Info" "ISGN_ENTITY_NAME" "1 BBCD_16BITS " "Found entity 1: BBCD_16BITS" {  } { { "BBCD_16BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/BBCD_16BITS.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506132010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer16to1_16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer16to1_16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16To1_16_BITS-Main " "Found design unit 1: Multiplexer16To1_16_BITS-Main" {  } { { "Multiplexer16To1_16_BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/Multiplexer16To1_16_BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132024 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16To1_16_BITS " "Found entity 1: Multiplexer16To1_16_BITS" {  } { { "Multiplexer16To1_16_BITS.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/Multiplexer16To1_16_BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506132024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_1x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_1x16-ckt " "Found design unit 1: Demux_1x16-ckt" {  } { { "Demux_1x16.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/Demux_1x16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132041 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x16 " "Found entity 1: Demux_1x16" {  } { { "Demux_1x16.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/Demux_1x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506132041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-ckt " "Found design unit 1: FIFO-ckt" {  } { { "FIFO.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/FIFO.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132053 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/FIFO.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506132053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN-ckt " "Found design unit 1: MAIN-ckt" {  } { { "MAIN.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/MAIN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132072 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN " "Found entity 1: MAIN" {  } { { "MAIN.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/MAIN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506132072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bnt_sincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bnt_sincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bnt_sincrono-ckt " "Found design unit 1: bnt_sincrono-ckt" {  } { { "bnt_sincrono.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/bnt_sincrono.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132094 ""} { "Info" "ISGN_ENTITY_NAME" "1 bnt_sincrono " "Found entity 1: bnt_sincrono" {  } { { "bnt_sincrono.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/bnt_sincrono.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702506132094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702506132094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN " "Elaborating entity \"MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702506132139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo00 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo00\"" {  } { { "MAIN.vhd" "fifo00" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/MAIN.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_up_dw_4_bits FIFO:fifo00\|contador_up_dw_4_bits:PONT " "Elaborating entity \"contador_up_dw_4_bits\" for hierarchy \"FIFO:fifo00\|contador_up_dw_4_bits:PONT\"" {  } { { "FIFO.vhd" "PONT" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/FIFO.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FFJK0 contador_up_dw_4_bits.vhd(35) " "Verilog HDL or VHDL warning at contador_up_dw_4_bits.vhd(35): object \"FFJK0\" assigned a value but never read" {  } { { "contador_up_dw_4_bits.vhd" "" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/contador_up_dw_4_bits.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1702506132149 "|contador_up_dw_4_bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffjk FIFO:fifo00\|contador_up_dw_4_bits:PONT\|ffjk:FF0 " "Elaborating entity \"ffjk\" for hierarchy \"FIFO:fifo00\|contador_up_dw_4_bits:PONT\|ffjk:FF0\"" {  } { { "contador_up_dw_4_bits.vhd" "FF0" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/contador_up_dw_4_bits.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1bit FIFO:fifo00\|contador_up_dw_4_bits:PONT\|MUX_1bit:mux_ffjk_1 " "Elaborating entity \"MUX_1bit\" for hierarchy \"FIFO:fifo00\|contador_up_dw_4_bits:PONT\|MUX_1bit:mux_ffjk_1\"" {  } { { "contador_up_dw_4_bits.vhd" "mux_ffjk_1" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/contador_up_dw_4_bits.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd FIFO:fifo00\|contador_up_dw_4_bits:PONT\|ffd:FF4 " "Elaborating entity \"ffd\" for hierarchy \"FIFO:fifo00\|contador_up_dw_4_bits:PONT\|ffd:FF4\"" {  } { { "contador_up_dw_4_bits.vhd" "FF4" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/contador_up_dw_4_bits.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1x16 FIFO:fifo00\|Demux_1x16:DE_MUX00 " "Elaborating entity \"Demux_1x16\" for hierarchy \"FIFO:fifo00\|Demux_1x16:DE_MUX00\"" {  } { { "FIFO.vhd" "DE_MUX00" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/FIFO.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16To1_16_BITS FIFO:fifo00\|Multiplexer16To1_16_BITS:MUX00 " "Elaborating entity \"Multiplexer16To1_16_BITS\" for hierarchy \"FIFO:fifo00\|Multiplexer16To1_16_BITS:MUX00\"" {  } { { "FIFO.vhd" "MUX00" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/FIFO.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_16BITS FIFO:fifo00\|Multiplexer16To1_16_BITS:MUX00\|mux_2x1_16BITS:N1_00 " "Elaborating entity \"mux_2x1_16BITS\" for hierarchy \"FIFO:fifo00\|Multiplexer16To1_16_BITS:MUX00\|mux_2x1_16BITS:N1_00\"" {  } { { "Multiplexer16To1_16_BITS.vhd" "N1_00" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/Multiplexer16To1_16_BITS.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_LD_16BITS FIFO:fifo00\|REGISTRADOR_LD_16BITS:REG01 " "Elaborating entity \"REGISTRADOR_LD_16BITS\" for hierarchy \"FIFO:fifo00\|REGISTRADOR_LD_16BITS:REG01\"" {  } { { "FIFO.vhd" "REG01" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/FIFO.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_16_bits FIFO:fifo00\|REGISTRADOR_LD_16BITS:REG01\|Registrador_16_bits:REG_00 " "Elaborating entity \"Registrador_16_bits\" for hierarchy \"FIFO:fifo00\|REGISTRADOR_LD_16BITS:REG01\|Registrador_16_bits:REG_00\"" {  } { { "REGISTRADOR_LD_16BITS.vhd" "REG_00" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/REGISTRADOR_LD_16BITS.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd_16BITS FIFO:fifo00\|bin_bcd_16BITS:BIN_BCD " "Elaborating entity \"bin_bcd_16BITS\" for hierarchy \"FIFO:fifo00\|bin_bcd_16BITS:BIN_BCD\"" {  } { { "FIFO.vhd" "BIN_BCD" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/FIFO.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD3 FIFO:fifo00\|bin_bcd_16BITS:BIN_BCD\|ADD3:U1 " "Elaborating entity \"ADD3\" for hierarchy \"FIFO:fifo00\|bin_bcd_16BITS:BIN_BCD\|ADD3:U1\"" {  } { { "bin_bcd_16BITS.vhd" "U1" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/bin_bcd_16BITS.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:HEX03 " "Elaborating entity \"seg7\" for hierarchy \"seg7:HEX03\"" {  } { { "MAIN.vhd" "HEX03" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/MAIN.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bnt_sincrono bnt_sincrono:bnt_wr " "Elaborating entity \"bnt_sincrono\" for hierarchy \"bnt_sincrono:bnt_wr\"" {  } { { "MAIN.vhd" "bnt_wr" { Text "G:/UFRN2023.2/CIRCUITOS DIGITAIS/TEORIA/PROJETO6/implementação/projeto 6_teorico/MAIN.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702506132432 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "104 " "104 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1702506134207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702506134747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702506134747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702506134947 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702506134947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702506134947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702506134947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702506135123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 19:22:15 2023 " "Processing ended: Wed Dec 13 19:22:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702506135123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702506135123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702506135123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702506135123 ""}
