$comment
	File created using the following command:
		vcd file PR6.msim.vcd -direction
$end
$date
	Sat Oct 08 16:42:14 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ALU_2020_f_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 4 # instr [3:0] $end
$var wire 1 $ c [3] $end
$var wire 1 % c [2] $end
$var wire 1 & c [1] $end
$var wire 1 ' c [0] $end
$var wire 1 ( flag $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / c[0]~output_o $end
$var wire 1 0 c[1]~output_o $end
$var wire 1 1 c[2]~output_o $end
$var wire 1 2 c[3]~output_o $end
$var wire 1 3 flag~output_o $end
$var wire 1 4 instr[0]~input_o $end
$var wire 1 5 instr[1]~input_o $end
$var wire 1 6 instr[2]~input_o $end
$var wire 1 7 Mux4~0_combout $end
$var wire 1 8 b[0]~input_o $end
$var wire 1 9 Add0~0_combout $end
$var wire 1 : a[0]~input_o $end
$var wire 1 ; Add0~2_cout $end
$var wire 1 < Add0~3_combout $end
$var wire 1 = a[1]~input_o $end
$var wire 1 > instr[3]~input_o $end
$var wire 1 ? Mux4~1_combout $end
$var wire 1 @ Mux4~2_combout $end
$var wire 1 A Mux4~3_combout $end
$var wire 1 B Mux4~4_combout $end
$var wire 1 C Mux4~5_combout $end
$var wire 1 D b[1]~input_o $end
$var wire 1 E Add0~5_combout $end
$var wire 1 F Add0~4 $end
$var wire 1 G Add0~6_combout $end
$var wire 1 H a[2]~input_o $end
$var wire 1 I Mux3~0_combout $end
$var wire 1 J concat~0_combout $end
$var wire 1 K Mux3~1_combout $end
$var wire 1 L Mux3~2_combout $end
$var wire 1 M Mux3~3_combout $end
$var wire 1 N Mux3~4_combout $end
$var wire 1 O Mux3~5_combout $end
$var wire 1 P Mux3~6_combout $end
$var wire 1 Q Mux3~7_combout $end
$var wire 1 R b[2]~input_o $end
$var wire 1 S Add0~8_combout $end
$var wire 1 T Add0~7 $end
$var wire 1 U Add0~9_combout $end
$var wire 1 V a[3]~input_o $end
$var wire 1 W concat~1_combout $end
$var wire 1 X Mux2~0_combout $end
$var wire 1 Y Mux2~1_combout $end
$var wire 1 Z Mux2~2_combout $end
$var wire 1 [ Mux2~3_combout $end
$var wire 1 \ Mux2~4_combout $end
$var wire 1 ] Mux1~2_combout $end
$var wire 1 ^ b[3]~input_o $end
$var wire 1 _ Add0~11_combout $end
$var wire 1 ` Add0~10 $end
$var wire 1 a Add0~12_combout $end
$var wire 1 b Mux1~3_combout $end
$var wire 1 c Mux1~4_combout $end
$var wire 1 d Mux1~5_combout $end
$var wire 1 e Mux1~6_combout $end
$var wire 1 f Mux1~7_combout $end
$var wire 1 g Mux1~8_combout $end
$var wire 1 h Add0~13 $end
$var wire 1 i Add0~14_combout $end
$var wire 1 j Mux4~6_combout $end
$var wire 1 k Mux0~0_combout $end
$var wire 1 l Mux0~1_combout $end
$var wire 1 m Mux0~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 !
b111 "
b0 #
0'
0&
0%
0$
0(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
18
19
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
1D
1E
0F
0G
0H
1I
1J
1K
1L
0M
1N
0O
0P
0Q
1R
1S
1T
0U
1V
1W
0X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
0i
0j
1k
0l
0m
$end
#40000
b1 #
14
1i
1Z
1M
0;
1[
1P
0<
1\
1Q
10
11
1%
1&
#80000
b11 #
b10 #
04
15
0i
1;
1j
0Y
1@
1<
1l
0Z
0[
1m
13
1(
0\
01
0%
#120000
b11 #
14
1i
0N
0I
0;
17
1[
0<
0Q
00
0&
1\
11
1%
#160000
b111 #
b101 #
b100 #
04
05
16
0i
1]
0M
1;
0j
1Y
0@
1_
0S
0E
09
1b
1a
1`
1U
0T
1G
1d
0a
0U
1g
12
1$
#200000
b101 #
14
1i
0]
1Z
1O
1M
1I
0;
07
0l
0b
0[
0P
1F
1<
1Q
10
0d
0G
1&
0m
0\
0Q
00
01
03
0(
0%
0&
0g
02
0$
#240000
b111 #
b110 #
04
15
0i
1;
0Y
0F
0<
0Z
1G
#280000
b111 #
14
1i
0;
1F
1<
0G
#320000
b1111 #
b1011 #
b1001 #
b1000 #
04
05
06
1>
0i
0O
1N
0M
1;
0L
0_
1S
1E
1B
19
1e
1X
0F
0h
1a
1U
1G
1f
1T
0G
1i
0`
0U
1h
0a
0i
#360000
b1001 #
14
1i
0f
0;
1C
1/
0<
1'
#400000
b1011 #
b1010 #
04
15
0i
1f
1;
1j
1Y
1L
1@
0C
0/
1<
1l
1Z
1M
1A
0'
1g
12
1[
1P
1$
1C
1/
1'
1\
1Q
10
11
1%
1&
#440000
b1011 #
14
1i
0f
1O
0N
0I
0A
0;
17
0[
0P
0<
1?
1m
0g
0Q
0C
0/
00
02
13
0?
1A
1(
0$
0&
0'
0\
01
0A
0%
1C
1/
1'
0C
0/
0'
#480000
b1111 #
b1101 #
b1100 #
04
05
16
0i
1f
1]
0Z
0M
1A
1;
0j
0Y
0L
0@
1c
1_
0S
0E
0B
09
0A
1a
1`
1U
0T
1G
0m
1C
1/
03
1b
0a
0U
0(
1'
0C
1\
1Q
10
11
0/
1d
0b
0'
1%
1&
0\
01
0d
0%
1g
12
1$
0g
02
0$
#520000
b1101 #
14
1i
0f
1d
0]
1N
1I
0;
07
0l
1[
1P
1F
1<
1g
0Q
00
12
0G
1$
0&
1\
1Q
10
11
1%
1&
#560000
b1111 #
b1110 #
04
15
0i
1f
0d
0N
1;
1Y
1L
0[
0P
0F
0<
1Z
1M
0g
02
1G
0$
0\
0Q
00
01
0%
0&
#600000
b1111 #
14
1i
0f
0;
1F
1<
0G
#640000
b1 !
b0 !
b11 "
b1 "
b0 "
b111 #
b11 #
b1 #
b0 #
04
05
06
0>
08
0D
0R
0:
0V
0k
0i
1f
0Z
0O
1N
0M
1;
0_
1B
0e
0X
0K
0J
0W
0<
0h
1a
1<
0a
0f
1i
#680000
b1 #
14
0i
1d
1Z
1M
0;
1C
1/
1[
1P
0<
1'
1g
12
1$
1\
1Q
10
11
1%
1&
#720000
b11 #
b10 #
04
15
1i
0d
1;
1j
0Y
0L
0C
0/
1<
0Z
0M
0'
0g
02
0[
0P
0$
0\
0Q
00
01
0%
0&
#760000
b11 #
14
0i
0N
0I
0;
17
1[
1P
0<
#800000
b111 #
b101 #
b100 #
04
05
16
1i
1]
1;
0j
1Y
1L
0c
1_
1S
1E
0B
19
0F
1a
1U
1G
1T
0G
0`
0U
1h
0a
0i
#840000
b101 #
14
1i
0]
1Z
1O
1M
1I
0;
07
0[
0P
1F
1<
1\
1Q
10
11
0T
1G
1%
1&
0\
0Q
00
01
1`
1U
0%
0&
0h
1a
0i
#880000
b111 #
b110 #
04
15
1i
1;
0Y
0L
0F
0<
0Z
0M
1T
0G
0`
0U
1h
0a
0i
#920000
b111 #
14
1i
0;
1F
1<
0T
1G
1`
1U
0h
1a
0i
#960000
b1111 #
b1011 #
b1001 #
b1000 #
04
05
06
1>
1i
0O
1N
1;
0_
0S
0E
09
0a
0U
0G
#1000000
