<reference anchor="IEEE.61691-6" target="https://ieeexplore.ieee.org/document/6489996">
  <front>
    <title>IEC/IEEE International Standard - Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2009.6489996"/>
    <author>
      <organization abbrev="IEEE">IEEE</organization>
      <address>
        <postal>
          <city>New York</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2013" month="March" day="28"/>
    <keyword>IEEE standards</keyword>
    <keyword>IEC standards</keyword>
    <keyword>Analog computers</keyword>
    <keyword>Computer languages</keyword>
    <keyword>Hardware design languages</keyword>
    <keyword>Design methodology</keyword>
    <keyword>61691-6:2009</keyword>
    <keyword>1076.1-2007</keyword>
    <keyword>analog design</keyword>
    <keyword>computer</keyword>
    <keyword>computer languages</keyword>
    <keyword>hardware design</keyword>
    <keyword>mixed-signal design</keyword>
    <keyword>VHDL</keyword>
    <abstract>This standard defines the IEEE 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on IEEE Std 1076(TM)-2002 (VHDL) and extends it with additions and changes to provide capabilities of writing and simulating analog and mixed-signal models.</abstract>
  </front>
</reference>