{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/run/ramdisk/Work/dsp.sv " "Source file: /run/ramdisk/Work/dsp.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1405440867305 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1405440867305 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/run/ramdisk/Work/dsp.sv " "Source file: /run/ramdisk/Work/dsp.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1405440867320 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1405440867320 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/run/ramdisk/Work/dsp.sv " "Source file: /run/ramdisk/Work/dsp.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1405440867336 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1405440867336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1405440870859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1405440870861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 00:14:30 2014 " "Processing started: Wed Jul 16 00:14:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1405440870861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1405440870861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off work -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off work -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1405440870862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1405440871696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 3 3 " "Found 3 design units, including 3 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex1 " "Found entity 1: hex1" {  } { { "hex.v" "" { Text "/run/ramdisk/Work/hex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871802 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex4 " "Found entity 2: hex4" {  } { { "hex.v" "" { Text "/run/ramdisk/Work/hex.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871802 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex8 " "Found entity 3: hex8" {  } { { "hex.v" "" { Text "/run/ramdisk/Work/hex.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871802 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \".\", or \"(\" dsp.sv(76) " "Verilog HDL syntax error at dsp.sv(76) near text \",\";  expecting \".\", or \"(\"" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 76 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1405440871824 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  dsp.sv(79) " "Verilog HDL syntax error at dsp.sv(79) near text \")\"; mismatched closing parenthesis " {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1405440871825 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" dsp.sv(79) " "Verilog HDL syntax error at dsp.sv(79) near text \")\";  expecting \";\"" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1405440871825 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ws dsp.sv(86) " "Verilog HDL Declaration error at dsp.sv(86): identifier \"ws\" is already declared in the present scope" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 86 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1405440871825 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "seqLen dsp.sv(88) " "Verilog HDL Declaration error at dsp.sv(88): identifier \"seqLen\" is already declared in the present scope" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 88 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1405440871825 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "x dsp.sv(90) " "Verilog HDL Declaration error at dsp.sv(90): identifier \"x\" is already declared in the present scope" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 90 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1405440871825 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dsp_iir dsp.sv(42) " "Ignored design unit \"dsp_iir\" at dsp.sv(42) due to previous errors" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 42 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1405440871825 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dsp_volume dsp.sv(118) " "Ignored design unit \"dsp_volume\" at dsp.sv(118) due to previous errors" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 118 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1405440871826 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dsp_oscilloscope dsp.sv(134) " "Ignored design unit \"dsp_oscilloscope\" at dsp.sv(134) due to previous errors" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 134 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1405440871826 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_dsp_protype_single dsp.sv(162) " "Ignored design unit \"_dsp_protype_single\" at dsp.sv(162) due to previous errors" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 162 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1405440871826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp.sv 0 0 " "Found 0 design units, including 0 entities, in source file dsp.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "/run/ramdisk/Work/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wm8731.v 3 3 " "Found 3 design units, including 3 entities, in source file wm8731.v" { { "Info" "ISGN_ENTITY_NAME" "1 dacWrite " "Found entity 1: dacWrite" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871832 ""} { "Info" "ISGN_ENTITY_NAME" "2 adcRead " "Found entity 2: adcRead" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871832 ""} { "Info" "ISGN_ENTITY_NAME" "3 wm8731Config " "Found entity 3: wm8731Config" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.v 1 1 " "Found 1 design units, including 1 entities, in source file reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetManager " "Found entity 1: resetManager" {  } { { "reset.v" "" { Text "/run/ramdisk/Work/reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixPoint.v 4 4 " "Found 4 design units, including 4 entities, in source file fixPoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 int2fix " "Found entity 1: int2fix" {  } { { "fixPoint.v" "" { Text "/run/ramdisk/Work/fixPoint.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871835 ""} { "Info" "ISGN_ENTITY_NAME" "2 fix2int " "Found entity 2: fix2int" {  } { { "fixPoint.v" "" { Text "/run/ramdisk/Work/fixPoint.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871835 ""} { "Info" "ISGN_ENTITY_NAME" "3 fixMul " "Found entity 3: fixMul" {  } { { "fixPoint.v" "" { Text "/run/ramdisk/Work/fixPoint.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871835 ""} { "Info" "ISGN_ENTITY_NAME" "4 fixDiv " "Found entity 4: fixDiv" {  } { { "fixPoint.v" "" { Text "/run/ramdisk/Work/fixPoint.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video.v 1 1 " "Found 1 design units, including 1 entities, in source file video.v" { { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "video.v" "" { Text "/run/ramdisk/Work/video.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractal_i.v 1 1 " "Found 1 design units, including 1 entities, in source file fractal_i.v" { { "Info" "ISGN_ENTITY_NAME" "1 fractal " "Found entity 1: fractal" {  } { { "fractal_i.v" "" { Text "/run/ramdisk/Work/fractal_i.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex.v 9 9 " "Found 9 design units, including 9 entities, in source file complex.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixComplex_add " "Found entity 1: fixComplex_add" {  } { { "complex.v" "" { Text "/run/ramdisk/Work/complex.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""} { "Info" "ISGN_ENTITY_NAME" "2 fixComplex_mul " "Found entity 2: fixComplex_mul" {  } { { "complex.v" "" { Text "/run/ramdisk/Work/complex.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""} { "Info" "ISGN_ENTITY_NAME" "3 fixComplex_fixAbsqr " "Found entity 3: fixComplex_fixAbsqr" {  } { { "complex.v" "" { Text "/run/ramdisk/Work/complex.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""} { "Info" "ISGN_ENTITY_NAME" "4 fixComplex_intAbsqr " "Found entity 4: fixComplex_intAbsqr" {  } { { "complex.v" "" { Text "/run/ramdisk/Work/complex.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""} { "Info" "ISGN_ENTITY_NAME" "5 complex_add " "Found entity 5: complex_add" {  } { { "complex.v" "" { Text "/run/ramdisk/Work/complex.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""} { "Info" "ISGN_ENTITY_NAME" "6 complex_mul " "Found entity 6: complex_mul" {  } { { "complex.v" "" { Text "/run/ramdisk/Work/complex.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""} { "Info" "ISGN_ENTITY_NAME" "7 complex_dmul " "Found entity 7: complex_dmul" {  } { { "complex.v" "" { Text "/run/ramdisk/Work/complex.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""} { "Info" "ISGN_ENTITY_NAME" "8 complex_ddiv " "Found entity 8: complex_ddiv" {  } { { "complex.v" "" { Text "/run/ramdisk/Work/complex.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""} { "Info" "ISGN_ENTITY_NAME" "9 complex_absqr " "Found entity 9: complex_absqr" {  } { { "complex.v" "" { Text "/run/ramdisk/Work/complex.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_fix.v 2 2 " "Found 2 design units, including 2 entities, in source file trig_fix.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_fix_10 " "Found entity 1: sin_fix_10" {  } { { "trig_fix.v" "" { Text "/run/ramdisk/Work/trig_fix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871842 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos_fix_8 " "Found entity 2: cos_fix_8" {  } { { "trig_fix.v" "" { Text "/run/ramdisk/Work/trig_fix.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_time_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_time_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Found entity 1: vga_time_generator" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 4 4 " "Found 4 design units, including 4 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcdEnable " "Found entity 1: lcdEnable" {  } { { "lcd.sv" "" { Text "/run/ramdisk/Work/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871846 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcdWrite " "Found entity 2: lcdWrite" {  } { { "lcd.sv" "" { Text "/run/ramdisk/Work/lcd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871846 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcdController " "Found entity 3: lcdController" {  } { { "lcd.sv" "" { Text "/run/ramdisk/Work/lcd.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871846 ""} { "Info" "ISGN_ENTITY_NAME" "4 lcdEnablez " "Found entity 4: lcdEnablez" {  } { { "lcd.sv" "" { Text "/run/ramdisk/Work/lcd.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871846 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.sv(111) " "Verilog HDL Module Instantiation warning at top.sv(111): ignored dangling comma in List of Port Connections" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 111 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1405440871848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexTest.v 1 1 " "Found 1 design units, including 1 entities, in source file hexTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexTest " "Found entity 1: hexTest" {  } { { "hexTest.v" "" { Text "/run/ramdisk/Work/hexTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405440871850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405440871850 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1405440872164 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 16 00:14:32 2014 " "Processing ended: Wed Jul 16 00:14:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1405440872164 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1405440872164 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1405440872164 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1405440872164 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus II Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1405440872276 ""}
