
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN" "http://www.w3.org/TR/REC-html40/strict.dtd">
<HTML xmlns="http://www.w3.org/1999/xhtml">
    
<!-- Mirrored from zynq_design:8086/ by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 30 Nov 2017 16:52:21 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<META http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <META http-equiv="X-UA-Compatible" content="IE=9" /> 
    <HEAD>
        <TITLE>
            Register Database
        </TITLE>
        <LINK rel="stylesheet" type="text/css" href="static/pageLayout.css" />
        <LINK rel="stylesheet" type="text/css" href="static/loginform.css" />
        <LINK REL="styleSheet" HREF="static/search_res.css" TYPE="text/css"/>    
        <LINK rel="shorcut icon" href="static/favicon.ico"/>
        <LINK rel="stylesheet" href="static/jquery-ui.css" TYPE="text/css" />        
        
    
    </HEAD>


    <BODY onload = "ajax_show_res(1,0,0);">

        <!--                     -->
        <!-- NAVIGATION BAR: TOP -->
        <!--                     -->
        <DIV class="navbar">
            <IMG src="static/nav_splash.jpg" class="nav_splash"/>
            <DIV class="navpath">
                <A href="index.html">Xilinx Register Database Browser</A>
                &gt; Register Database
            </DIV>
            <DIV class="navlink_container">
                <UL>
                     <A href="index.html"> <LI> <DIV class="navlink"> Top Level Memory Map </DIV> </LI> </A>
                     <A href="http://xinc/ppg/processing solutions/pele/arch/Shared Documents/Forms/AllItems.aspx?RootFolder=%2Fppg%2Fprocessing%20solutions%2Fpele%2Farch%2FShared%20Documents%2FRegister%20Database&amp;FolderCTID=0x0120001E205AA2DC042844A1948353D00EF1DF&amp;View=%7B9D01AE8D-3DE4-4AED-9403-5F4E1DD1F71D%7D"> <LI> <DIV class="navlink"> Register Viewer </DIV> </LI> </A>
                     <A href="javascript:swap_srch_main('dynamic_content','srchresults');"> <LI> <DIV class="navlink"> Show/Hide Search Results </DIV> </LI> </A>
                </UL>                
            </DIV>   
            <INPUT type='submit' class = "clear_res" value="CLEAR SEARCH RESULTS" name='clearSearch' id="clearSearch" onclick ="clear_srch_res(); " />            
            <DIV class="search_form">
                
                <!--FORM id='search_reg' action='' method='post' accept-charset='UTF-8' -->
                    
                    <INPUT type='text' name='search' id='search' maxlength="50" onkeyup = "show_sugg();" onkeypress="if (event.keyCode == 13)    
                                                        document.getElementById('Xearch').click()" style="width:300px;padding:0px 10px"
                                                        value="" />
                    <INPUT type='submit' name='submit' id="Xearch" value='Xearch' class="Xearch" onclick="ajax_show_res(0,0,0);"/>
                    
                    <DIV onclick="showPopUp('helpconsole')" class="beta_icon"><u>Search Hints</u> </DIV>
                    <!--DIV id="swap_views"  class="swap_views" onclick="swap_srch_main('dynamic_content','srchresults');">Search Results</DIV-->                          
                <!-- /FORM-->
            </DIV>        
            
            <DIV id="changeSizeButton" class="changeSizeButton" onclick="ExpandContent()">Expand</DIV>
                        
            
        </DIV>

        <!--                   -->
        <!-- ACTION TRAY: SIDE -->
        <!--                   -->
       <DIV class="action_tray">
            <A href="index.html"> 
                <DIV class='sitename'>
                    Xilinx Register Database Browser
                </DIV>

                <DIV class="action_tray_header">
                    <DIV class="logo">
                        <IMG src="static/logo_main.png" alt="Xilinx INC." width="200" />
                    </DIV>
                </DIV>
            </A>

            <HR class="action_separator"/>

            <DIV class="viewButtons">
                <DIV onclick="showPopUp('debugconsole')" class="viewButtonFull">Debug Console</DIV> <BR />
                <DIV onclick="async_change_disclosure('public')"   class="viewButtonHalf" id="pubButton" style="background-color:#FFCF01">Customer View</DIV>
                <DIV onclick="async_change_disclosure('private')"  class="viewButtonHalf" id="priButton" style="background-color:inherit">Xilinx View</DIV> 
            </DIV>

            <HR class="action_separator"/>

                <DIV id="login_box" class="login_box" style="display:none">

                    <DIV id="loginform">
                    <FORM id='login' action='#' method='post' accept-charset='UTF-8'>
                    <FIELDSET>
                        <LEGEND>Login</LEGEND>
                        <INPUT type='hidden' name='submitted' id='submitted' value='1'/>

                        <DIV class='container'>
                            <LABEL for='username' >UserName*:</LABEL>
                            <INPUT type='text' name='name' id='username' value='designer' maxlength="32" /><BR/>
                        </DIV>

                        <DIV class='container'>
                            <LABEL for='password' >Password*:</LABEL>
                            <INPUT type='password' name='password' id='password' value='password' maxlength="32" /><BR/>
                        </DIV>

                        <DIV class='container'>
                            <INPUT class="formbutton" type='submit' name='Submit' value='Submit' />
                            <DIV id="lclose" style="float:right; cursor:pointer" onclick="hideLoginForm()"> cancel </DIV>
                        </DIV>
                    </FIELDSET>
                    </FORM>
                    </DIV>
                </DIV>

            <DIV class="db_selector">
                <FORM name="db_select" action="http://zynq_design:8086/" method="get">
                    <DIV class="db_selector_title">Select Database:</DIV>
                    <SELECT name="db_selection" width="210" style="width: 210px" onchange="submitform();">
                        <option  >Ronaldo (5.6.1) aka TO 1.0</option>
                        <option  >Ronaldo (6.3.3_fcv) aka TO 2.0</option>
                        <option  >Ronaldo (7.3.1) aka TO 3.0</option>
                        <option selected="selected" >Ronaldo (Current)</option>
                    </SELECT>
                    <script type="text/javascript">
                        function submitform() {
                            document.db_select.submit();
                        }
                    </script>
                </FORM>
            </DIV>
            <HR class="action_separator"/>
            <DIV class="action_container">
                <A href="index7f81.html?generate=mif" onclick="return confirm('This may take a while, maybe over a minute. Continue?')">
                    <DIV class="action">
                        Generate MIF
                    </DIV>
                </A>
                <A href="index225f.html?generate=rtf" onclick="return confirm('This may take a while, maybe over a minute. Continue?')">
                    <DIV class="action">
                        Generate RTF (MS-Office)
                    </DIV>
                </A>
                <A href="index0e65.html?generate=html" onclick="return confirm('This may take a while, maybe over a minute. Continue?')">
                    <DIV class="action">
                        Generate HTML
                    </DIV>
                </A>
                <A href="indexa433.html?generate=chdr" onclick="return confirm('This may take a while, maybe over a minute. Continue?')">
                    <DIV class="action">
                        Generate C Headers
                    </DIV>
                </A>
                <A href="index5870.html?generate=ipxact" onclick="return confirm('This may take a while, maybe over a minute. Continue?')">
                    <DIV class="action">
                        Generate IP-XACT
                    </DIV>
                </A>
            </DIV>

        </DIV>

        <!--               -->
        <!-- DEBUG CONSOLE -->
        <!--               -->
        <DIV class="popup" id="debugconsole">
            <DIV class="popup_close_button" onclick="hidePopUp('debugconsole')"> Close </DIV><BR>
            warning - no module description found in sheet exmod<BR />warning - no register description found in VCU_SLCR.APM0_CFG<BR />warning - no register description found in VCU_SLCR.APM0_TIMER<BR />warning - no register description found in VCU_SLCR.APM0_TRG<BR />warning - no register description found in VCU_SLCR.APM0_RESULT0<BR />warning - no register description found in VCU_SLCR.APM0_RESULT1<BR />warning - no register description found in VCU_SLCR.APM0_RESULT2<BR />warning - no register description found in VCU_SLCR.APM0_RESULT3<BR />warning - no register description found in VCU_SLCR.APM0_RESULT4<BR />warning - no register description found in VCU_SLCR.APM0_RESULT5<BR />warning - no register description found in VCU_SLCR.APM0_RESULT6<BR />warning - no register description found in VCU_SLCR.APM0_RESULT7<BR />warning - no register description found in VCU_SLCR.APM0_RESULT8<BR />warning - no register description found in VCU_SLCR.APM0_RESULT9<BR />warning - no register description found in VCU_SLCR.APM0_RESULT10<BR />warning - no register description found in VCU_SLCR.APM0_RESULT11<BR />warning - no register description found in VCU_SLCR.APM0_RESULT12<BR />warning - no register description found in VCU_SLCR.APM0_RESULT13<BR />warning - no register description found in VCU_SLCR.APM0_RESULT14<BR />warning - no register description found in VCU_SLCR.APM0_RESULT15<BR />warning - no register description found in VCU_SLCR.APM0_RESULT16<BR />warning - no register description found in VCU_SLCR.APM0_RESULT17<BR />warning - no register description found in VCU_SLCR.APM0_RESULT18<BR />warning - no register description found in VCU_SLCR.APM0_RESULT19<BR />warning - no register description found in VCU_SLCR.APM0_RESULT20<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM0_RESULT20.max_wr_lat0<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM0_RESULT20.min_wr_lat0<BR />warning - no register description found in VCU_SLCR.APM0_RESULT21<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM0_RESULT21.max_rd_lat0<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM0_RESULT21.min_rd_lat0<BR />warning - no register description found in VCU_SLCR.APM0_RESULT22<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM0_RESULT22.max_wr_lat1<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM0_RESULT22.min_wr_lat1<BR />warning - no register description found in VCU_SLCR.APM0_RESULT23<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM0_RESULT23.max_rd_lat1<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM0_RESULT23.min_rd_lat1<BR />warning - no register description found in VCU_SLCR.APM0_RESULT24<BR />warning - no register description found in VCU_SLCR.APM1_CFG<BR />warning - no register description found in VCU_SLCR.APM1_TIMER<BR />warning - no register description found in VCU_SLCR.APM1_TRG<BR />warning - no register description found in VCU_SLCR.APM1_RESULT0<BR />warning - no register description found in VCU_SLCR.APM1_RESULT1<BR />warning - no register description found in VCU_SLCR.APM1_RESULT2<BR />warning - no register description found in VCU_SLCR.APM1_RESULT3<BR />warning - no register description found in VCU_SLCR.APM1_RESULT4<BR />warning - no register description found in VCU_SLCR.APM1_RESULT5<BR />warning - no register description found in VCU_SLCR.APM1_RESULT6<BR />warning - no register description found in VCU_SLCR.APM1_RESULT7<BR />warning - no register description found in VCU_SLCR.APM1_RESULT8<BR />warning - no register description found in VCU_SLCR.APM1_RESULT9<BR />warning - no register description found in VCU_SLCR.APM1_RESULT10<BR />warning - no register description found in VCU_SLCR.APM1_RESULT11<BR />warning - no register description found in VCU_SLCR.APM1_RESULT12<BR />warning - no register description found in VCU_SLCR.APM1_RESULT13<BR />warning - no register description found in VCU_SLCR.APM1_RESULT14<BR />warning - no register description found in VCU_SLCR.APM1_RESULT15<BR />warning - no register description found in VCU_SLCR.APM1_RESULT16<BR />warning - no register description found in VCU_SLCR.APM1_RESULT17<BR />warning - no register description found in VCU_SLCR.APM1_RESULT18<BR />warning - no register description found in VCU_SLCR.APM1_RESULT19<BR />warning - no register description found in VCU_SLCR.APM1_RESULT20<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM1_RESULT20.max_wr_lat0<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM1_RESULT20.min_wr_lat0<BR />warning - no register description found in VCU_SLCR.APM1_RESULT21<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM1_RESULT21.max_rd_lat0<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM1_RESULT21.min_rd_lat0<BR />warning - no register description found in VCU_SLCR.APM1_RESULT22<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM1_RESULT22.max_wr_lat1<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM1_RESULT22.min_wr_lat1<BR />warning - no register description found in VCU_SLCR.APM1_RESULT23<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM1_RESULT23.max_rd_lat1<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM1_RESULT23.min_rd_lat1<BR />warning - no register description found in VCU_SLCR.APM1_RESULT24<BR />warning - no register description found in VCU_SLCR.APM2_CFG<BR />warning - no register description found in VCU_SLCR.APM2_TIMER<BR />warning - no register description found in VCU_SLCR.APM2_TRG<BR />warning - no register description found in VCU_SLCR.APM2_RESULT0<BR />warning - no register description found in VCU_SLCR.APM2_RESULT1<BR />warning - no register description found in VCU_SLCR.APM2_RESULT2<BR />warning - no register description found in VCU_SLCR.APM2_RESULT3<BR />warning - no register description found in VCU_SLCR.APM2_RESULT4<BR />warning - no register description found in VCU_SLCR.APM2_RESULT5<BR />warning - no register description found in VCU_SLCR.APM2_RESULT6<BR />warning - no register description found in VCU_SLCR.APM2_RESULT7<BR />warning - no register description found in VCU_SLCR.APM2_RESULT8<BR />warning - no register description found in VCU_SLCR.APM2_RESULT9<BR />warning - no register description found in VCU_SLCR.APM2_RESULT10<BR />warning - no register description found in VCU_SLCR.APM2_RESULT11<BR />warning - no register description found in VCU_SLCR.APM2_RESULT12<BR />warning - no register description found in VCU_SLCR.APM2_RESULT13<BR />warning - no register description found in VCU_SLCR.APM2_RESULT14<BR />warning - no register description found in VCU_SLCR.APM2_RESULT15<BR />warning - no register description found in VCU_SLCR.APM2_RESULT16<BR />warning - no register description found in VCU_SLCR.APM2_RESULT17<BR />warning - no register description found in VCU_SLCR.APM2_RESULT18<BR />warning - no register description found in VCU_SLCR.APM2_RESULT19<BR />warning - no register description found in VCU_SLCR.APM2_RESULT20<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM2_RESULT20.max_wr_lat0<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM2_RESULT20.min_wr_lat0<BR />warning - no register description found in VCU_SLCR.APM2_RESULT21<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM2_RESULT21.max_rd_lat0<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM2_RESULT21.min_rd_lat0<BR />warning - no register description found in VCU_SLCR.APM2_RESULT22<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM2_RESULT22.max_wr_lat1<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM2_RESULT22.min_wr_lat1<BR />warning - no register description found in VCU_SLCR.APM2_RESULT23<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM2_RESULT23.max_rd_lat1<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM2_RESULT23.min_rd_lat1<BR />warning - no register description found in VCU_SLCR.APM2_RESULT24<BR />warning - no register description found in VCU_SLCR.APM3_CFG<BR />warning - no register description found in VCU_SLCR.APM3_TIMER<BR />warning - no register description found in VCU_SLCR.APM3_TRG<BR />warning - no register description found in VCU_SLCR.APM3_RESULT0<BR />warning - no register description found in VCU_SLCR.APM3_RESULT1<BR />warning - no register description found in VCU_SLCR.APM3_RESULT2<BR />warning - no register description found in VCU_SLCR.APM3_RESULT3<BR />warning - no register description found in VCU_SLCR.APM3_RESULT4<BR />warning - no register description found in VCU_SLCR.APM3_RESULT5<BR />warning - no register description found in VCU_SLCR.APM3_RESULT6<BR />warning - no register description found in VCU_SLCR.APM3_RESULT7<BR />warning - no register description found in VCU_SLCR.APM3_RESULT8<BR />warning - no register description found in VCU_SLCR.APM3_RESULT9<BR />warning - no register description found in VCU_SLCR.APM3_RESULT10<BR />warning - no register description found in VCU_SLCR.APM3_RESULT11<BR />warning - no register description found in VCU_SLCR.APM3_RESULT12<BR />warning - no register description found in VCU_SLCR.APM3_RESULT13<BR />warning - no register description found in VCU_SLCR.APM3_RESULT14<BR />warning - no register description found in VCU_SLCR.APM3_RESULT15<BR />warning - no register description found in VCU_SLCR.APM3_RESULT16<BR />warning - no register description found in VCU_SLCR.APM3_RESULT17<BR />warning - no register description found in VCU_SLCR.APM3_RESULT18<BR />warning - no register description found in VCU_SLCR.APM3_RESULT19<BR />warning - no register description found in VCU_SLCR.APM3_RESULT20<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM3_RESULT20.max_wr_lat0<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM3_RESULT20.min_wr_lat0<BR />warning - no register description found in VCU_SLCR.APM3_RESULT21<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM3_RESULT21.max_rd_lat0<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM3_RESULT21.min_rd_lat0<BR />warning - no register description found in VCU_SLCR.APM3_RESULT22<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM3_RESULT22.max_wr_lat1<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM3_RESULT22.min_wr_lat1<BR />warning - no register description found in VCU_SLCR.APM3_RESULT23<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM3_RESULT23.max_rd_lat1<BR />warning - no bf description found in ronaldo_ps.VCU_SLCR.APM3_RESULT23.min_rd_lat1<BR />warning - no register description found in VCU_SLCR.APM3_RESULT24<BR />warning - no register description found in VCU_SLCR.IO_CHAR1<BR />warning - no register description found in VCU_SLCR.IO_CHAR2<BR />warning - no register description found in VCU_SLCR.IO_CHAR3<BR />warning - no register description found in VCU_SLCR.IO_CHAR4<BR />warning - no register description found in VCU_SLCR.IO_CHAR5<BR />warning - no register description found in VCU_SLCR.IO_CHAR6<BR />warning - no register description found in VCU_SLCR.IO_CHAR7<BR />warning - no register description found in VCU_SLCR.IO_CHAR8<BR />warning - no bf description found in ronaldo_ps.I2C0.I2C_data_reg0.reserved<BR />warning - no bf description found in ronaldo_ps.I2C1.I2C_data_reg0.reserved<BR />warning - no module description found in sheet Sheet1<BR />warning - no module found in sheet Sheet1<BR />warning - no module description found in sheet Portlist<BR />warning - no module found in sheet Portlist<BR />warning - no module description found in sheet Connections<BR />warning - no module found in sheet Connections<BR />warning - no module description found in sheet exmod<BR />warning - no bf description found in ronaldo_ps.OCM.OCM_ERR_CTRL.reserved<BR />warning - no bf description found in ronaldo_ps.USB3_0.port.reserved<BR />warning - no register description found in USB3_0.reg_ctrl<BR />warning - no register description found in USB3_0.ir_status<BR />warning - no bf description found in ronaldo_ps.USB3_0.ir_status.host_sys_err<BR />warning - no register description found in USB3_0.ir_mask<BR />warning - no bf description found in ronaldo_ps.USB3_0.ir_mask.host_sys_err<BR />warning - no register description found in USB3_0.ir_enable<BR />warning - no bf description found in ronaldo_ps.USB3_0.ir_enable.host_sys_err<BR />warning - no register description found in USB3_0.ir_disable<BR />warning - no bf description found in ronaldo_ps.USB3_0.ir_disable.host_sys_err<BR />warning - no register description found in USB3_0.usb3<BR />warning - no register description found in USB3_0.fpd_pipe_clk<BR />warning - no register description found in USB3_0.fpd_power_prsnt<BR />warning - no bf description found in ronaldo_ps.USB3_1.port.reserved<BR />warning - no register description found in USB3_1.reg_ctrl<BR />warning - no register description found in USB3_1.ir_status<BR />warning - no bf description found in ronaldo_ps.USB3_1.ir_status.host_sys_err<BR />warning - no register description found in USB3_1.ir_mask<BR />warning - no bf description found in ronaldo_ps.USB3_1.ir_mask.host_sys_err<BR />warning - no register description found in USB3_1.ir_enable<BR />warning - no bf description found in ronaldo_ps.USB3_1.ir_enable.host_sys_err<BR />warning - no register description found in USB3_1.ir_disable<BR />warning - no bf description found in ronaldo_ps.USB3_1.ir_disable.host_sys_err<BR />warning - no register description found in USB3_1.usb3<BR />warning - no register description found in USB3_1.fpd_pipe_clk<BR />warning - no register description found in USB3_1.fpd_power_prsnt<BR />warning - no bf description found in ronaldo_ps.AMS_CTRL.MISC_CTRL.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.CAL_SUPPLY_GAIN.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_3.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_4.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux01<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux02<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux03<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux04<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux05<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux06<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux07<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux08<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux09<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux0A<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux0B<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux0C<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux0D<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux0E<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SEQ_CHANNEL1.Vaux0F<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_ALARM_UPPER0.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_ALARM_UPPER1.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_ALARM_LOWER0.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_ALARM_LOWER1.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.TEST_REG_0.test_ctrl<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.TEST_REG_1.test_ctrl<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.TEST_REG_2.test_ctrl<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_C3.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_C4.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_SEQ_BASIC_MONITOR.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_C5.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_S20.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.RSVD_S21.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.CSSD_0.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.CSSD_1.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.CSSD_2.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.CSSD_3.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.CSSD_4.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.CSSD_5.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.CSSD_6.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.CSSD_7.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.COMMON_N_SOURCE.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SYSMON_TEST_A.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SYSMON_TEST_B.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SYSMON_TEST_C.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SYSMON_TEST_D.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SYSMON_TEST_E.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SYSMON_TEST_F.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SYSMON_TEST_G.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PS_SYSMON.SYSMON_OPTINV.optinv<BR />warning - no module description found in sheet address_space_usage<BR />warning - no module found in sheet address_space_usage<BR />warning - no module description found in sheet Test_Registers<BR />warning - no module found in sheet Test_Registers<BR />warning - no module description found in sheet Test_Bits<BR />warning - no module found in sheet Test_Bits<BR />warning - no module description found in sheet Channel_Decode<BR />warning - no module found in sheet Channel_Decode<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.CAL_SUPPLY_GAIN.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_3.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_4.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_ALARM_UPPER0.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_ALARM_UPPER1.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_ALARM_LOWER0.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_ALARM_LOWER1.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.TEST_REG_0.test_ctrl<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.TEST_REG_1.test_ctrl<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.TEST_REG_2.test_ctrl<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_C3.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_C4.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_SEQ_BASIC_MONITOR.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_C5.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_S20.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.RSVD_S21.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.CSSD_0.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.CSSD_1.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.CSSD_2.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.CSSD_3.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.CSSD_4.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.CSSD_5.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.CSSD_6.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.CSSD_7.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.COMMON_N_SOURCE.reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.SYSMON_TEST_A.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.SYSMON_TEST_B.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.SYSMON_TEST_C.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.SYSMON_TEST_D.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.SYSMON_TEST_E.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.SYSMON_TEST_F.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.SYSMON_TEST_G.Reserved<BR />warning - no bf description found in ronaldo_ps.AMS_PL_SYSMON.SYSMON_OPTINV.optinv<BR />warning - no module description found in sheet address_space_usage<BR />warning - no module found in sheet address_space_usage<BR />warning - no module description found in sheet Test_Registers<BR />warning - no module found in sheet Test_Registers<BR />warning - no module description found in sheet Test_Bits<BR />warning - no module found in sheet Test_Bits<BR />warning - no module description found in sheet Channel_Decode<BR />warning - no module found in sheet Channel_Decode<BR />warning - no register description found in DDR_QOS_CTRL.DDRPHY_SMODE<BR />warning - no module description found in sheet axipcie_main<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_RX0.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_RX0.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_RX1.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_AXI_MASTER.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_AXI_MASTER.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_TX.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_INTERRUPT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_RAM_DISABLE0.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_RAM_DISABLE0.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_RAM_DISABLE0.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_RAM_DISABLE1.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_RAM_DISABLE1.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_RAM_DISABLE1.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_RELAXED_ORDER.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_RX_MSG_FILTER.cfg_desired_ven_msg_en<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_RX_MSG_FILTER.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_RX_MSG_FILTER.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_RX_MSG_FILTER.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_RX_MSG_FILTER.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_RQ_REQ_ORDER.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_CREDIT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_PCIE_CREDIT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_AXI_M_W_TICK_COUNT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_AXI_M_R_TICK_COUNT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.BRIDGE_CORE_CFG_CRS_RPL_TICK_COUNT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_BREG_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_BREG_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_BREG_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_BREG_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_BREG_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_BREG_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ECAM_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ECAM_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ECAM_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ECAM_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ECAM_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ECAM_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ECAM_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXT_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXT_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXP_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXP_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXP_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXP_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXP_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXP_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_MSXP_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_DREG_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_DREG_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_DREG_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_DREG_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_DREG_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_DREG_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_DREG_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ESUB_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ESUB_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ESUB_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.E_ESUB_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_MSII_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_MSII_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_MSII_CONTROL.i_msii_status_enable<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_MSII_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_MSII_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_MSIX_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_MSIX_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_MSIX_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_MSIX_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_ISUB_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_ISUB_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_ISUB_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.I_ISUB_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_MISC_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_MISC_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_MISC_MASK.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_MISC_MASK.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_MISC_SLAVE_ID.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_MISC_MASTER_ID.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_MISC_INGRESS_ID.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_MISC_EGRESS_ID.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_LEG_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_LEG_MASK.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_DMA_MASK.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_RX_FIFO_LEVEL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_RX_FIFO_POP.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_RX_FIFO_TYPE.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_RX_FIFO_MSG.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.MSGF_RX_FIFO_MSG.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_IO_EXECUTE.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_IO_EXECUTE.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_IO_EXECUTE.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_IO_EXECUTE.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_IO_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_IO_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_IO_ADDRESS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_MSG_EXECUTE.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_MSG_EXECUTE.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_MSG_EXECUTE.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_MSG_EXECUTE.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_MAIN.TX_PCIE_MSG_CONTROL.reserved<BR />warning - no module description found in sheet axipcie_ingr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS0.TRAN_INGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_ingr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS1.TRAN_INGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_ingr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS2.TRAN_INGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_ingr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS3.TRAN_INGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_ingr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS4.TRAN_INGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_ingr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS5.TRAN_INGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_ingr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS6.TRAN_INGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_ingr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_INGRESS7.TRAN_INGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_egr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS0.TRAN_EGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_egr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS1.TRAN_EGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_egr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS2.TRAN_EGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_egr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS3.TRAN_EGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_egr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS4.TRAN_EGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_egr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS5.TRAN_EGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_egr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS6.TRAN_EGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_egr<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_CAPABILITIES.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_SRC_BASE_LO.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_EGRESS7.TRAN_EGRESS_DST_BASE_LO.reserved<BR />warning - no module description found in sheet axipcie_dma<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_PCIE_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_PCIE_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_PCIE_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_PCIE_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_AXI_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_AXI_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_AXI_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_AXI_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_PCIE_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_PCIE_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_AXI_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_AXI_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_DMA_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA0.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no module description found in sheet axipcie_dma<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_PCIE_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_PCIE_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_PCIE_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_PCIE_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_AXI_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_AXI_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_AXI_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_AXI_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_PCIE_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_PCIE_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_AXI_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_AXI_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_DMA_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA1.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no module description found in sheet axipcie_dma<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_PCIE_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_PCIE_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_PCIE_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_PCIE_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_AXI_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_AXI_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_AXI_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_AXI_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_PCIE_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_PCIE_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_AXI_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_AXI_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_DMA_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA2.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no module description found in sheet axipcie_dma<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_PCIE_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_PCIE_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_PCIE_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_PCIE_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_AXI_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_AXI_INTERRUPT_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_AXI_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_AXI_INTERRUPT_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_PCIE_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_PCIE_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_AXI_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_AXI_INTERRUPT_ASSERT.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_DMA_CONTROL.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.AXIPCIE_DMA3.DMA_CHANNEL_DMA_STATUS.reserved<BR />warning - no bf description found in ronaldo_ps.CRF_APB.APLL_TO_LPD_CTRL.reserved<BR />warning - no bf description found in ronaldo_ps.CRF_APB.APLL_TO_LPD_CTRL.reserved<BR />warning - no bf description found in ronaldo_ps.CRF_APB.DPLL_TO_LPD_CTRL.reserved<BR />warning - no bf description found in ronaldo_ps.CRF_APB.DPLL_TO_LPD_CTRL.reserved<BR />warning - no bf description found in ronaldo_ps.CRF_APB.VPLL_TO_LPD_CTRL.reserved<BR />warning - no bf description found in ronaldo_ps.CRF_APB.VPLL_TO_LPD_CTRL.reserved<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emaa_512d_72w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emab_512d_72w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emaa_256d_72w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emab_256d_72w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emaa_128d_158w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emab_128d_158w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emaa_128d_81w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emab_128d_81w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emaa_64d_91w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema.emab_64d_91w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema2.emaa_32d_144w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema2.emab_32d_144w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema2.emaa_32d_94w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema2.emab_32d_94w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema2.reserved<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema2.reserved<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema2.emaa_128d_84w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_ema2.emab_128d_84w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_emasa.emasa_512d_72w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_emasa.emasa_256d_72w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_emasa.emasa_128d_158w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_emasa.emasa_128d_81w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_emasa.emasa_64d_91w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_emasa.emasa_32d_144w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_emasa.emasa_32d_94w<BR />warning - no bf description found in ronaldo_ps.SIOU.pcie_emasa.emasa_128d_84w<BR />warning - no register description found in SIOU.dbg_path<BR />warning - no register description found in SIOU.crx_ctrl<BR />warning - no bf description found in ronaldo_ps.SERDES.L0_TM_PLL_DIG23.bf_7<BR />warning - no bf description found in ronaldo_ps.SERDES.L1_TM_PLL_DIG23.bf_7<BR />warning - no bf description found in ronaldo_ps.SERDES.L2_TM_PLL_DIG23.bf_7<BR />warning - no bf description found in ronaldo_ps.SERDES.L3_TM_PLL_DIG23.bf_7<BR />warning - no register description found in PCIE_ATTRIB.ATTR_0<BR />warning - no register description found in PCIE_ATTRIB.ATTR_1<BR />warning - no register description found in PCIE_ATTRIB.ATTR_2<BR />warning - no register description found in PCIE_ATTRIB.ATTR_3<BR />warning - no register description found in PCIE_ATTRIB.ATTR_4<BR />warning - no register description found in PCIE_ATTRIB.ATTR_5<BR />warning - no register description found in PCIE_ATTRIB.ATTR_6<BR />warning - no register description found in PCIE_ATTRIB.ATTR_7<BR />warning - no register description found in PCIE_ATTRIB.ATTR_8<BR />warning - no register description found in PCIE_ATTRIB.ATTR_9<BR />warning - no register description found in PCIE_ATTRIB.ATTR_10<BR />warning - no register description found in PCIE_ATTRIB.ATTR_11<BR />warning - no register description found in PCIE_ATTRIB.ATTR_12<BR />warning - no register description found in PCIE_ATTRIB.ATTR_13<BR />warning - no register description found in PCIE_ATTRIB.ATTR_14<BR />warning - no register description found in PCIE_ATTRIB.ATTR_15<BR />warning - no register description found in PCIE_ATTRIB.ATTR_16<BR />warning - no register description found in PCIE_ATTRIB.ATTR_17<BR />warning - no register description found in PCIE_ATTRIB.ATTR_18<BR />warning - no register description found in PCIE_ATTRIB.ATTR_19<BR />warning - no register description found in PCIE_ATTRIB.ATTR_20<BR />warning - no register description found in PCIE_ATTRIB.ATTR_21<BR />warning - no register description found in PCIE_ATTRIB.ATTR_22<BR />warning - no register description found in PCIE_ATTRIB.ATTR_23<BR />warning - no register description found in PCIE_ATTRIB.ATTR_24<BR />warning - no register description found in PCIE_ATTRIB.ATTR_25<BR />warning - no register description found in PCIE_ATTRIB.ATTR_26<BR />warning - no register description found in PCIE_ATTRIB.ATTR_27<BR />warning - no register description found in PCIE_ATTRIB.ATTR_28<BR />warning - no register description found in PCIE_ATTRIB.ATTR_29<BR />warning - no register description found in PCIE_ATTRIB.ATTR_30<BR />warning - no register description found in PCIE_ATTRIB.ATTR_31<BR />warning - no register description found in PCIE_ATTRIB.ATTR_32<BR />warning - no register description found in PCIE_ATTRIB.ATTR_33<BR />warning - no register description found in PCIE_ATTRIB.ATTR_34<BR />warning - no register description found in PCIE_ATTRIB.ATTR_35<BR />warning - no register description found in PCIE_ATTRIB.ATTR_36<BR />warning - no register description found in PCIE_ATTRIB.ATTR_37<BR />warning - no register description found in PCIE_ATTRIB.ATTR_38<BR />warning - no register description found in PCIE_ATTRIB.ATTR_39<BR />warning - no register description found in PCIE_ATTRIB.ATTR_40<BR />warning - no register description found in PCIE_ATTRIB.ATTR_41<BR />warning - no register description found in PCIE_ATTRIB.ATTR_42<BR />warning - no register description found in PCIE_ATTRIB.ATTR_43<BR />warning - no register description found in PCIE_ATTRIB.ATTR_44<BR />warning - no register description found in PCIE_ATTRIB.ATTR_45<BR />warning - no register description found in PCIE_ATTRIB.ATTR_46<BR />warning - no register description found in PCIE_ATTRIB.ATTR_47<BR />warning - no register description found in PCIE_ATTRIB.ATTR_48<BR />warning - no register description found in PCIE_ATTRIB.ATTR_49<BR />warning - no register description found in PCIE_ATTRIB.ATTR_50<BR />warning - no register description found in PCIE_ATTRIB.ATTR_51<BR />warning - no register description found in PCIE_ATTRIB.ATTR_52<BR />warning - no register description found in PCIE_ATTRIB.ATTR_53<BR />warning - no register description found in PCIE_ATTRIB.ATTR_54<BR />warning - no register description found in PCIE_ATTRIB.ATTR_55<BR />warning - no register description found in PCIE_ATTRIB.ATTR_56<BR />warning - no register description found in PCIE_ATTRIB.ATTR_57<BR />warning - no register description found in PCIE_ATTRIB.ATTR_58<BR />warning - no register description found in PCIE_ATTRIB.ATTR_59<BR />warning - no register description found in PCIE_ATTRIB.ATTR_60<BR />warning - no register description found in PCIE_ATTRIB.ATTR_61<BR />warning - no register description found in PCIE_ATTRIB.ATTR_62<BR />warning - no register description found in PCIE_ATTRIB.ATTR_63<BR />warning - no register description found in PCIE_ATTRIB.ATTR_64<BR />warning - no register description found in PCIE_ATTRIB.ATTR_65<BR />warning - no register description found in PCIE_ATTRIB.ATTR_66<BR />warning - no register description found in PCIE_ATTRIB.ATTR_67<BR />warning - no register description found in PCIE_ATTRIB.ATTR_68<BR />warning - no register description found in PCIE_ATTRIB.ATTR_69<BR />warning - no register description found in PCIE_ATTRIB.ATTR_70<BR />warning - no register description found in PCIE_ATTRIB.ATTR_71<BR />warning - no register description found in PCIE_ATTRIB.ATTR_72<BR />warning - no register description found in PCIE_ATTRIB.ATTR_73<BR />warning - no register description found in PCIE_ATTRIB.ATTR_74<BR />warning - no register description found in PCIE_ATTRIB.ATTR_75<BR />warning - no register description found in PCIE_ATTRIB.ATTR_76<BR />warning - no register description found in PCIE_ATTRIB.ATTR_77<BR />warning - no register description found in PCIE_ATTRIB.ATTR_78<BR />warning - no register description found in PCIE_ATTRIB.ATTR_79<BR />warning - no register description found in PCIE_ATTRIB.ATTR_80<BR />warning - no register description found in PCIE_ATTRIB.ATTR_81<BR />warning - no register description found in PCIE_ATTRIB.ATTR_82<BR />warning - no register description found in PCIE_ATTRIB.ATTR_83<BR />warning - no register description found in PCIE_ATTRIB.ATTR_84<BR />warning - no register description found in PCIE_ATTRIB.ATTR_85<BR />warning - no register description found in PCIE_ATTRIB.ATTR_86<BR />warning - no register description found in PCIE_ATTRIB.ATTR_87<BR />warning - no register description found in PCIE_ATTRIB.ATTR_88<BR />warning - no register description found in PCIE_ATTRIB.ATTR_89<BR />warning - no register description found in PCIE_ATTRIB.ATTR_90<BR />warning - no register description found in PCIE_ATTRIB.ATTR_91<BR />warning - no register description found in PCIE_ATTRIB.ATTR_92<BR />warning - no register description found in PCIE_ATTRIB.ATTR_93<BR />warning - no register description found in PCIE_ATTRIB.ATTR_94<BR />warning - no register description found in PCIE_ATTRIB.ATTR_95<BR />warning - no register description found in PCIE_ATTRIB.ATTR_96<BR />warning - no register description found in PCIE_ATTRIB.ATTR_97<BR />warning - no register description found in PCIE_ATTRIB.ATTR_98<BR />warning - no register description found in PCIE_ATTRIB.ATTR_99<BR />warning - no register description found in PCIE_ATTRIB.ATTR_100<BR />warning - no register description found in PCIE_ATTRIB.ATTR_101<BR />warning - no register description found in PCIE_ATTRIB.ATTR_102<BR />warning - no register description found in PCIE_ATTRIB.ATTR_103<BR />warning - no register description found in PCIE_ATTRIB.ATTR_104<BR />warning - no register description found in PCIE_ATTRIB.ATTR_105<BR />warning - no register description found in PCIE_ATTRIB.ATTR_106<BR />warning - no register description found in PCIE_ATTRIB.ATTR_107<BR />warning - no register description found in PCIE_ATTRIB.ATTR_108<BR />warning - no register description found in PCIE_ATTRIB.ATTR_109<BR />warning - no register description found in PCIE_ATTRIB.ATTR_110<BR />warning - no register description found in PCIE_ATTRIB.ATTR_111<BR />warning - no register description found in PCIE_ATTRIB.ATTR_112<BR />warning - no register description found in PCIE_ATTRIB.ATTR_113<BR />warning - no register description found in PCIE_ATTRIB.ATTR_114<BR />warning - no register description found in PCIE_ATTRIB.ATTR_115<BR />warning - no register description found in PCIE_ATTRIB.ATTR_116<BR />warning - no register description found in PCIE_ATTRIB.ATTR_117<BR />warning - no register description found in PCIE_ATTRIB.ATTR_118<BR />warning - no register description found in PCIE_ATTRIB.ATTR_119<BR />warning - no register description found in PCIE_ATTRIB.ATTR_120<BR />warning - no register description found in PCIE_ATTRIB.ATTR_121<BR />warning - no register description found in PCIE_ATTRIB.ID<BR />warning - no register description found in PCIE_ATTRIB.SUBSYS_ID<BR />warning - no register description found in PCIE_ATTRIB.REV_ID<BR />warning - no register description found in PCIE_ATTRIB.DSN_0<BR />warning - no register description found in PCIE_ATTRIB.DSN_1<BR />warning - no register description found in PCIE_ATTRIB.MGMT_CTRL<BR />warning - no register description found in PCIE_ATTRIB.PM_CTRL<BR />warning - no register description found in PCIE_ATTRIB.RST_CTRL<BR />warning - no register description found in PCIE_ATTRIB.DBG_CTRL<BR />warning - no register description found in PCIE_ATTRIB.PL_LINK_CTRL_STATUS<BR />warning - no register description found in PCIE_ATTRIB.DIR_LTSSM<BR />warning - no register description found in PCIE_ATTRIB.EP_CTRL<BR />warning - no register description found in PCIE_ATTRIB.RP_CTRL<BR />warning - no register description found in PCIE_ATTRIB.PCIE_STATUS<BR />warning - no register description found in PCIE_ATTRIB.MISC_CTRL<BR />warning - no bf description found in ronaldo_ps.DP.DP_LINK_BW_SET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_LANE_COUNT_SET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_ENHANCED_FRAME_EN.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_TRAINING_PATTERN_SET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_LINK_QUAL_PATTERN_SET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_COMP_PATTERN_80BIT_3.RESERVED<BR />warning - no register description found in DP.DP_SCRAMBLING_DISABLE<BR />warning - no bf description found in ronaldo_ps.DP.DP_SCRAMBLING_DISABLE.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_DOWNSPREAD_CTRL.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_SOFTWARE_RESET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_TRANSMITTER_ENABLE.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_ENABLE.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_FORCE_SCRAMBLER_RESET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_VERSION_REGISTER.VER<BR />warning - no register description found in DP.DP_AUX_COMMAND_REGISTER<BR />warning - no bf description found in ronaldo_ps.DP.DP_AUX_COMMAND_REGISTER.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_AUX_COMMAND_REGISTER.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_AUX_WRITE_FIFO.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_AUX_ADDRESS.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_AUX_CLOCK_DIVIDER.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_TX_USER_FIFO_OVERFLOW.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_INTERRUPT_SIGNAL_STATE.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_AUX_REPLY_DATA.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_AUX_REPLY_CODE.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_AUX_REPLY_COUNT.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_REPLY_DATA_COUNT.RESERVED<BR />warning - no register description found in DP.DP_REPLY_STATUS<BR />warning - no bf description found in ronaldo_ps.DP.DP_REPLY_STATUS.RESERVED<BR />warning - no register description found in DP.DP_HPD_DURATION<BR />warning - no bf description found in ronaldo_ps.DP.DP_HPD_DURATION.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_HTOTAL.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_VTOTAL.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_POLARITY.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_HSWIDTH.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_VSWIDTH.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_HRES.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_VRES.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_HSTART.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_VSTART.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_MISC0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_MISC1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_MISC1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_MISC1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_M_VID.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MSA_TRANSFER_UNIT_SIZE.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MAIN_STREAM_N_VID.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_USER_PIX_WIDTH.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_USER_DATA_COUNT_PER_LANE.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_MIN_BYTES_PER_TU.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_FRAC_BYTES_PER_TU.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_INIT_WAIT.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_RESET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_RESET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_VOLTAGE_DIFF_LANE_0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_VOLTAGE_DIFF_LANE_1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_TRANSMIT_PRBS7.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_CLOCK_SELECT.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_CLOCK_SELECT.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_TX_PHY_POWER_DOWN.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_POSTCURSOR_LANE_0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_POSTCURSOR_LANE_1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_PRECURSOR_LANE_0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_PRECURSOR_LANE_1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_STATUS.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_PHY_STATUS.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_TX_AUDIO_CONTROL.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_TX_AUDIO_CONTROL.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_TX_M_AUD.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_TX_N_AUD.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_BG_CLR_0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_BG_CLR_1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_BG_CLR_2.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_SET_GLOBAL_ALPHA_REG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_OUTPUT_VID_FORMAT.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_OUTPUT_VID_FORMAT.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LAYER0_CONTROL.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LAYER0_CONTROL.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LAYER1_CONTROL.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LAYER1_CONTROL.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_RGB2YCBCR_COEFF0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_RGB2YCBCR_COEFF1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_RGB2YCBCR_COEFF2.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_RGB2YCBCR_COEFF3.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_RGB2YCBCR_COEFF4.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_RGB2YCBCR_COEFF5.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_RGB2YCBCR_COEFF6.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_RGB2YCBCR_COEFF7.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_RGB2YCBCR_COEFF8.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN1CSC_COEFF0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN1CSC_COEFF1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN1CSC_COEFF2.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN1CSC_COEFF3.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN1CSC_COEFF4.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN1CSC_COEFF5.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN1CSC_COEFF6.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN1CSC_COEFF7.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN1CSC_COEFF8.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LUMA_IN1CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LUMA_IN1CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CR_IN1CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CR_IN1CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CB_IN1CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CB_IN1CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LUMA_OUTCSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LUMA_OUTCSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CR_OUTCSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CR_OUTCSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CB_OUTCSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CB_OUTCSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN2CSC_COEFF0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN2CSC_COEFF1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN2CSC_COEFF2.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN2CSC_COEFF3.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN2CSC_COEFF4.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN2CSC_COEFF5.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN2CSC_COEFF6.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN2CSC_COEFF7.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_IN2CSC_COEFF8.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LUMA_IN2CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_LUMA_IN2CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CR_IN2CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CR_IN2CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CB_IN2CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CB_IN2CSC_OFFSET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CHROMA_KEY_ENABLE.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CHROMA_KEY_COMP1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CHROMA_KEY_COMP1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CHROMA_KEY_COMP2.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CHROMA_KEY_COMP2.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CHROMA_KEY_COMP3.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.V_BLEND_CHROMA_KEY_COMP3.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_FORMAT.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_NON_LIVE_LATENCY.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_CHBUF0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_CHBUF1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_CHBUF2.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_CHBUF3.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_CHBUF4.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_CHBUF5.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_STC_INIT_VALUE1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_STC_VIDEO_VSYNC_TS_REG1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_STC_EXT_VSYNC_TS_REG1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_STC_CUSTOM_EVENT_TS_REG1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_STC_CUSTOM_EVENT2_TS_REG1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_STC_SNAPSHOT1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_OUTPUT_AUDIO_VIDEO_SELECT.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_DITHER_CONFIG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DITHER_CONFIG_SEED0.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DITHER_CONFIG_SEED1.COLR1<BR />warning - no bf description found in ronaldo_ps.DP.DITHER_CONFIG_SEED1.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DITHER_CONFIG_SEED2.COLR2<BR />warning - no bf description found in ronaldo_ps.DP.DITHER_CONFIG_SEED2.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DITHER_CONFIG_MAX.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DITHER_CONFIG_MIN.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.PATTERN_GEN_SELECT.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_AUD_VID_CLK_SOURCE.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_SRST_REG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_SRST_REG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_AUDIO_CH_CONFIG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_GRAPHICS_COMP1_SCALE_FACTOR.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_GRAPHICS_COMP2_SCALE_FACTOR.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_VIDEO_COMP0_SCALE_FACTOR.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_VIDEO_COMP1_SCALE_FACTOR.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_VIDEO_COMP2_SCALE_FACTOR.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_VIDEO_COMP0_SF.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_VIDEO_COMP1_SF.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_VIDEO_COMP2_SF.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_VID_CONFIG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_VID_CONFIG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_VID_CONFIG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_GFX_COMP0_SF.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_GFX_COMP1_SF.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_GFX_COMP2_SF.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_GFX_CONFIG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_GFX_CONFIG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AV_BUF_LIVE_GFX_CONFIG.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AUDIO_MIXER_META_DATA.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_STATUS_REG0.STATUS0<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_STATUS_REG1.STATUS1<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_STATUS_REG2.STATUS2<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_STATUS_REG3.STATUS3<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_STATUS_REG4.STATUS4<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_STATUS_REG5.STATUS5<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_A_DATA_REG0.USER_DATA0<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_A_DATA_REG1.USER_DATA1<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_A_DATA_REG2.USER_DATA2<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_A_DATA_REG3.USER_DATA3<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_A_DATA_REG4.USER_DATA4<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_A_DATA_REG5.USER_DATA5<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_B_DATA_REG0.USER_DATA0<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_B_DATA_REG1.USER_DATA1<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_B_DATA_REG2.USER_DATA2<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_B_DATA_REG3.USER_DATA3<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_B_DATA_REG4.USER_DATA4<BR />warning - no bf description found in ronaldo_ps.DP.AUD_CH_B_DATA_REG5.USER_DATA5<BR />warning - no bf description found in ronaldo_ps.DP.AUDIO_SOFT_RESET.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.PATGEN_CRC_R.CRC_R<BR />warning - no bf description found in ronaldo_ps.DP.PATGEN_CRC_R.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.PATGEN_CRC_G.CRC_G<BR />warning - no bf description found in ronaldo_ps.DP.PATGEN_CRC_G.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.PATGEN_CRC_B.CRC_B<BR />warning - no bf description found in ronaldo_ps.DP.PATGEN_CRC_B.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_INT_STATUS.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_INT_MASK.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_INT_EN.RESERVED<BR />warning - no bf description found in ronaldo_ps.DP.DP_INT_DS.RESERVED<BR />warning - no module description found in sheet Sheet2<BR />warning - no module found in sheet Sheet2<BR />warning - no module description found in sheet Sheet3<BR />warning - no module found in sheet Sheet3<BR />warning - no module description found in sheet exmod<BR />warning - no module description found in sheet exmod<BR />warning - no register description found in CCI_GPV.Control_Override_Register<BR />warning - no register description found in CCI_GPV.Speculation_Control_Register<BR />warning - no register description found in CCI_GPV.Secure_Access_Register<BR />warning - no register description found in CCI_GPV.Status_Register<BR />warning - no register description found in CCI_GPV.Imprecise_Error_Register<BR />warning - no register description found in CCI_GPV.Performance_Monitor_Control_Register<BR />warning - no register description found in CCI_GPV.Component_ID0<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Component_ID0.Component_ID0<BR />warning - no register description found in CCI_GPV.Component_ID1<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Component_ID1.Component_ID1<BR />warning - no register description found in CCI_GPV.Component_ID2<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Component_ID2.Component_ID2<BR />warning - no register description found in CCI_GPV.Component_ID3<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Component_ID3.Component_ID3<BR />warning - no register description found in CCI_GPV.Peripheral_ID0<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Peripheral_ID0.peripheral_id0<BR />warning - no register description found in CCI_GPV.Peripheral_ID1<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Peripheral_ID1.peripheral_id1<BR />warning - no register description found in CCI_GPV.Peripheral_ID2<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Peripheral_ID2.periph_id_2<BR />warning - no register description found in CCI_GPV.Peripheral_ID3<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Peripheral_ID3.cust_mod_num<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Peripheral_ID3.rev_and<BR />warning - no register description found in CCI_GPV.Peripheral_ID4<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Peripheral_ID4.periph_id_4<BR />warning - no register description found in CCI_GPV.Peripheral_ID5<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Peripheral_ID5.periph_id_5<BR />warning - no register description found in CCI_GPV.Peripheral_ID6<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Peripheral_ID6.periph_id_6<BR />warning - no register description found in CCI_GPV.Peripheral_ID7<BR />warning - no bf description found in ronaldo_ps.CCI_GPV.Peripheral_ID7.periph_id_7<BR />warning - no register description found in CCI_GPV.Snoop_Control_Register_S0<BR />warning - no register description found in CCI_GPV.Shareable_Override_Register_S0<BR />warning - no register description found in CCI_GPV.Read_Qos_Override_Register_S0<BR />warning - no register description found in CCI_GPV.Write_Qos_Override_Register_S0<BR />warning - no register description found in CCI_GPV.Qos_Control_Register_S0<BR />warning - no register description found in CCI_GPV.Max_OT_Register_S0<BR />warning - no register description found in CCI_GPV.Target_Latency_Register_S0<BR />warning - no register description found in CCI_GPV.Latency_Regulation_Register_S0<BR />warning - no register description found in CCI_GPV.Qos_Range_Register_S0<BR />warning - no register description found in CCI_GPV.Snoop_Control_Register_S1<BR />warning - no register description found in CCI_GPV.Shareable_Override_Register_S1<BR />warning - no register description found in CCI_GPV.Read_Qos_Override_Register_S1<BR />warning - no register description found in CCI_GPV.Write_Qos_Override_Register_S1<BR />warning - no register description found in CCI_GPV.Qos_Control_Register_S1<BR />warning - no register description found in CCI_GPV.Max_OT_Register_S1<BR />warning - no register description found in CCI_GPV.Target_Latency_Register_S1<BR />warning - no register description found in CCI_GPV.Latency_Regulation_Register_S1<BR />warning - no register description found in CCI_GPV.Qos_Range_Register_S1<BR />warning - no register description found in CCI_GPV.Snoop_Control_Register_S2<BR />warning - no register description found in CCI_GPV.Shareable_Override_Register_S2<BR />warning - no register description found in CCI_GPV.Read_Qos_Override_Register_S2<BR />warning - no register description found in CCI_GPV.Write_Qos_Override_Register_S2<BR />warning - no register description found in CCI_GPV.Qos_Control_Register_S2<BR />warning - no register description found in CCI_GPV.Max_OT_Register_S2<BR />warning - no register description found in CCI_GPV.Target_Latency_Register_S2<BR />warning - no register description found in CCI_GPV.Latency_Regulation_Register_S2<BR />warning - no register description found in CCI_GPV.Qos_Range_Register_S2<BR />warning - no register description found in CCI_GPV.Snoop_Control_Register_S3<BR />warning - no register description found in CCI_GPV.Read_Qos_Override_Register_S3<BR />warning - no register description found in CCI_GPV.Write_Qos_Override_Register_S3<BR />warning - no register description found in CCI_GPV.Qos_Control_Register_S3<BR />warning - no register description found in CCI_GPV.Target_Latency_Register_S3<BR />warning - no register description found in CCI_GPV.Latency_Regulation_Register_S3<BR />warning - no register description found in CCI_GPV.Qos_Range_Register_S3<BR />warning - no register description found in CCI_GPV.Snoop_Control_Register_S4<BR />warning - no register description found in CCI_GPV.Read_Qos_Override_Register_S4<BR />warning - no register description found in CCI_GPV.Write_Qos_Override_Register_S4<BR />warning - no register description found in CCI_GPV.Qos_Control_Register_S4<BR />warning - no register description found in CCI_GPV.Target_Latency_Register_S4<BR />warning - no register description found in CCI_GPV.Latency_Regulation_Register_S4<BR />warning - no register description found in CCI_GPV.Qos_Range_Register_S4<BR />warning - no register description found in CCI_GPV.Cycle_Counter<BR />warning - no register description found in CCI_GPV.Cycle_Counter_Control<BR />warning - no register description found in CCI_GPV.Cycle_Count_Overflow<BR />warning - no register description found in CCI_GPV.ESR0<BR />warning - no register description found in CCI_GPV.Event_Counter0<BR />warning - no register description found in CCI_GPV.Event_Counter0_Control<BR />warning - no register description found in CCI_GPV.Event_Counter0_Overflow<BR />warning - no register description found in CCI_GPV.ESR1<BR />warning - no register description found in CCI_GPV.Event_Counter1<BR />warning - no register description found in CCI_GPV.Event_Counter1_Control<BR />warning - no register description found in CCI_GPV.Event_Counter1_Overflow<BR />warning - no register description found in CCI_GPV.ESR2<BR />warning - no register description found in CCI_GPV.Event_Counter2<BR />warning - no register description found in CCI_GPV.Event_Counter2_Control<BR />warning - no register description found in CCI_GPV.Event_Counter2_Overflow<BR />warning - no register description found in CCI_GPV.ESR3<BR />warning - no register description found in CCI_GPV.Event_Counter3<BR />warning - no register description found in CCI_GPV.Event_Counter3_Control<BR />warning - no register description found in CCI_GPV.Event_Counter3_Overflow<BR />warning - no module description found in sheet fpd_gpv<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.periph_id_4.periph_id_4<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.periph_id_5.periph_id_5<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.periph_id_6.periph_id_6<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.periph_id_7.periph_id_7<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.periph_id_0.periph_id_0<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.periph_id_1.periph_id_1<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.periph_id_2.periph_id_2<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.periph_id_3.cust_mod_num<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.periph_id_3.rev_and<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.comp_id_0.comp_id_0<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.comp_id_1.comp_id_1<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.comp_id_2.comp_id_2<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.comp_id_3.comp_id_3<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.afifm0M_intfpd_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.afifm1M_intfpd_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.afifm2M_intfpd_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.dp_intfpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.afifm3M_intfpd_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.afifm4M_intfpd_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.afifm5M_intfpd_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.gpu_intfpd_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.gpu_intfpd_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.gpu_intfpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.pcieM_intfpd_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.pcieM_intfpd_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.pcieM_intfpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.gdma_intfpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.sataM_intfpd_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.sataM_intfpd_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.sataM_intfpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.coresightM_intfpd_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.coresightM_intfpd_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.coresightM_intfpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.intfpdcci_intfpdmain_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.intfpdsmmutbu3_intfpdmain_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.intfpdsmmutbu4_intfpdmain_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.intfpdsmmutbu5_intfpdmain_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.intfpd_intlpd_ib_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.ib6_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.ib6_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.ib2_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.ib2_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.FPD_GPV.intfpd_intlpd_ib_fn_mod.fn_mod<BR />warning - no module description found in sheet ADDR_MAP<BR />warning - no module found in sheet ADDR_MAP<BR />warning - no module description found in sheet Sheet2<BR />warning - no module found in sheet Sheet2<BR />warning - no module description found in sheet Sheet3<BR />warning - no module found in sheet Sheet3<BR />warning - no module description found in sheet #ADDR_MAP<BR />warning - no module found in sheet #ADDR_MAP<BR />warning - no bf description found in ronaldo_ps.CSU.CSU_FT_STATUS.RESERVED<BR />warning - no bf description found in ronaldo_ps.CSU.CSU_FT_STATUS.RESERVED<BR />warning - no module description found in sheet Sheet3<BR />warning - no module found in sheet Sheet3<BR />warning - no module description found in sheet Sheet2<BR />warning - no module found in sheet Sheet2<BR />warning - no module description found in sheet ADDR_MAP<BR />warning - no module found in sheet ADDR_MAP<BR />warning - no module description found in sheet Sheet2<BR />warning - no module found in sheet Sheet2<BR />warning - no module description found in sheet Sheet3<BR />warning - no module found in sheet Sheet3<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.PERS_GLOB_GEN_STORAGE0.Reg<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.PERS_GLOB_GEN_STORAGE1.Reg<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.PERS_GLOB_GEN_STORAGE2.Reg<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.PERS_GLOB_GEN_STORAGE3.Reg<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.PERS_GLOB_GEN_STORAGE4.Reg<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.PERS_GLOB_GEN_STORAGE5.Reg<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.PERS_GLOB_GEN_STORAGE6.Reg<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.PERS_GLOB_GEN_STORAGE7.Reg<BR />warning - no register description found in PMU_GLOBAL.GLOBAL_RESET<BR />warning - no register description found in PMU_GLOBAL.SAFETY_GATE<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.SAFETY_GATE.Scan_Enable<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.SAFETY_GATE.LBIST_Enable<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.SAFETY_GATE.PMU_LOGCLR_Enable<BR />warning - no bf description found in ronaldo_ps.PMU_GLOBAL.SAFETY_GATE.Reserved<BR />warning - no module description found in sheet rpu_pl390<BR />warning - no module description found in sheet iou_gpv<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.periph_id_4.periph_id_4<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.periph_id_5.periph_id_5<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.periph_id_6.periph_id_6<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.periph_id_7.periph_id_7<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.periph_id_0.periph_id_0<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.periph_id_1.periph_id_1<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.periph_id_2.periph_id_2<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.periph_id_3.cust_mod_num<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.periph_id_3.rev_and<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.comp_id_0.comp_id_0<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.comp_id_1.comp_id_1<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.comp_id_2.comp_id_2<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.comp_id_3.comp_id_3<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.intlpd_intiou_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem0M_intiou_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem0M_intiou_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem0M_intiou_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem1M_intiou_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem1M_intiou_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem1M_intiou_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem2M_intiou_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem2M_intiou_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem2M_intiou_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem3M_intiou_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem3M_intiou_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.gem3M_intiou_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.nandM_intiou_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.nandM_intiou_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.nandM_intiou_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.sd0M_intiou_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.sd0M_intiou_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.sd0M_intiou_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.sd1M_intiou_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.sd1M_intiou_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.sd1M_intiou_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.qspiM_intiou_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.qspiM_intiou_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.qspiM_intiou_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.intiou_intlpd_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.apb_ns_0_ib_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.IOU_GPV.apb_ns_1_ib_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no module description found in sheet lpd_gpv<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.periph_id_4.periph_id_4<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.periph_id_5.periph_id_5<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.periph_id_6.periph_id_6<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.periph_id_7.periph_id_7<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.periph_id_0.periph_id_0<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.periph_id_1.periph_id_1<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.periph_id_2.periph_id_2<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.periph_id_3.cust_mod_num<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.periph_id_3.rev_and<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.comp_id_0.comp_id_0<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.comp_id_1.comp_id_1<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.comp_id_2.comp_id_2<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.comp_id_3.comp_id_3<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intfpd_intlpdocm_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.rpuM0_intlpd_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.rpuM0_intlpd_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.rpuM0_intlpd_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.rpuM1_intlpd_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.rpuM1_intlpd_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.rpuM1_intlpd_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.admaM_intlpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.usb0M_intlpd_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.usb0M_intlpd_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.usb0M_intlpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.usb1M_intlpd_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.usb1M_intlpd_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.usb1M_intlpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intiou_intlpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intcsupmu_intlpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intlpdinbound_intlpdmain_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.dap_intlpd_ib_read_qos.ar_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.dap_intlpd_ib_write_qos.aw_qos<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.dap_intlpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.afifm6M_intlpd_ib_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intlpd_ocm_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intlpd_rpuS0_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intlpd_rpuS1_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intlpd_usb0S_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intlpd_usb1S_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intlpd_intiou_ib_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.slave_11_ib_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intlpd_afifs2_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib0_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib0_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib5_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib5_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib6_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib6_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib8_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib8_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib11_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib11_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib9_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib9_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib12_fn_mod_iss_bm.fn_mod_iss_bm<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.ib12_fn_mod.fn_mod<BR />warning - no bf description found in ronaldo_ps.LPD_GPV.intlpd_intiou_ib_fn_mod.fn_mod<BR />warning - no module description found in sheet usb3_xhci<BR />warning - no bf description found in ronaldo_ps.USB3_0_XHCI.GSBUSCFG0.DESBIGEND<BR />warning - no bf description found in ronaldo_ps.USB3_0_XHCI.GSBUSCFG0.DATBIGEND<BR />warning - no module description found in sheet usb3_xhci<BR />warning - no bf description found in ronaldo_ps.USB3_1_XHCI.GSBUSCFG0.DESBIGEND<BR />warning - no bf description found in ronaldo_ps.USB3_1_XHCI.GSBUSCFG0.DATBIGEND<BR />warning - no module description found in sheet sheet1<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.ENTRY00._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.ENTRY01._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.ENTRY02._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.ENTRY03._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.ENTRY04._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.ENTRY05._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.PIDR4._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.PIDR5._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.PIDR6._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.PIDR7._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.PIDR0._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.PIDR1._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.PIDR2._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.PIDR3._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.CIDR0._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.CIDR1._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.CIDR2._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ROM.CIDR3._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_DBG_0.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_DBG_0.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_DBG_0.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_DBG_1.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_DBG_1.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_DBG_1.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ETM_0.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ETM_0.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ETM_0.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ETM_1.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ETM_1.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_R5_ETM_1.PIDR7.reserved<BR />warning - no module description found in sheet sheet1<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY00._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY01._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY02._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY03._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY04._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY05._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY06._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY07._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY08._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY09._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY10._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY11._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY12._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY13._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY14._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.ENTRY15._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.PIDR4._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.PIDR5._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.PIDR6._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.PIDR7._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.PIDR0._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.PIDR1._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.PIDR2._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.PIDR3._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.CIDR0._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.CIDR1._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.CIDR2._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_ROM.CIDR3._<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_0.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_0.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_0.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_0.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_0.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_0.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_1.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_1.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_1.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_1.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_1.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_1.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_2.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_2.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_2.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_2.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_2.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_2.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_3.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_3.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_DBG_3.PIDR7.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_3.PIDR5.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_3.PIDR6.reserved<BR />warning - no bf description found in ronaldo_ps.CORESIGHT_A53_CTI_3.PIDR7.reserved
        </DIV>
        <!--               -->
        <!-- HELP CONSOLE -->
        <!--               -->
        <DIV class="popup" id="helpconsole">
        <DIV class="popup_close_button" onclick="hidePopUp('helpconsole')"> Close </DIV><BR>
            <h4><ul><b>Register Database Search - Beta Version</b><li>- The search box can be used to search the register database for chips,modules,register, bit-fields etc.</li> <li>- As you start typing suggestions will be shown, you can select from the them or type your own term</li><li>- The search is an AND type of a search only results matching all terms are included</li><li>- You can use the (*) wildcards for the terms though, eg xyx*,*xyz,*xyz*</li><li>- For more information or  any suggestions please write to rkulkar@xilinx.com or kristop@xilinx.com</li></ul></h4>
        </DIV>
        <!--                   -->
        <!-- MAIN CONTENT AREA -->
        <!--                   -->
        <DIV class="content_container" id="content_container">
                <!--h1> last search: </h1>
                <h1> Session: ['H']</h1-->
                <DIV id="dynamic_content"> 









  
        
    <H1>Toplevel Memory Map</H1>

    <A name=___top___>&nbsp;</A><TABLE class="sortable" id="withsymbolsbeforesorting" border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%><TR valign=top> <TH class="sorttable_sorted" width=15% BGCOLOR=#ffc0ff><B>Module Name</B> <span id="sorttable_sortfwdind">&nbsp;&#x25BE;</span></TH> <TH class="sorttable_nosort" width=15% BGCOLOR=#ffc0ff><B>Module Type</B> <TH width=10% BGCOLOR=#ffc0ff><B>Base Address</B></TH> <TH class="sorttable_nosort" width=10% BGCOLOR=#ffc0ff><B>Version</B> <TH class="sorttable_nosort" width=50% BGCOLOR=#ffc0ff><B>Description</B></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7340.html?mod_id=ACPU_GIC"> ACPU_GIC </A></B></TD> <TD width=15% BGCOLOR=white><B>GIC400</B></TD> <TD width=10% BGCOLOR=white><B>0xF9000000</B></TD> <TD width=10% BGCOLOR=white><B>r0p1_0</B></TD> <TD width=50% BGCOLOR=white><B>GIC-400 is an implementation of the ARM Generic Interrupt Controller Architecture Specification 2.0, A53 GIC</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef6a5.html?mod_id=ADMA_CH0"> ADMA_CH0 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFA80000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulefab3.html?mod_id=ADMA_CH1"> ADMA_CH1 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFA90000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7da1.html?mod_id=ADMA_CH2"> ADMA_CH2 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFAA0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7762.html?mod_id=ADMA_CH3"> ADMA_CH3 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFAB0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleae80.html?mod_id=ADMA_CH4"> ADMA_CH4 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFAC0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module18cc.html?mod_id=ADMA_CH5"> ADMA_CH5 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFAD0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module60fc.html?mod_id=ADMA_CH6"> ADMA_CH6 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFAE0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module43cb.html?mod_id=ADMA_CH7"> ADMA_CH7 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFAF0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulee914.html?mod_id=AFIFM0"> AFIFM0 </A></B></TD> <TD width=15% BGCOLOR=white><B>AFIFM</B></TD> <TD width=10% BGCOLOR=white><B>0xFD360000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>AXI Fabric Master Interface, AFI Fabric Master Configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module1f3a.html?mod_id=AFIFM1"> AFIFM1 </A></B></TD> <TD width=15% BGCOLOR=white><B>AFIFM</B></TD> <TD width=10% BGCOLOR=white><B>0xFD370000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>AXI Fabric Master Interface, AFI Fabric Master Configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef8ef.html?mod_id=AFIFM2"> AFIFM2 </A></B></TD> <TD width=15% BGCOLOR=white><B>AFIFM</B></TD> <TD width=10% BGCOLOR=white><B>0xFD380000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>AXI Fabric Master Interface, AFI Fabric Master Configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module09de.html?mod_id=AFIFM3"> AFIFM3 </A></B></TD> <TD width=15% BGCOLOR=white><B>AFIFM</B></TD> <TD width=10% BGCOLOR=white><B>0xFD390000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>AXI Fabric Master Interface, AFI Fabric Master Configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module8121.html?mod_id=AFIFM4"> AFIFM4 </A></B></TD> <TD width=15% BGCOLOR=white><B>AFIFM</B></TD> <TD width=10% BGCOLOR=white><B>0xFD3A0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>AXI Fabric Master Interface, AFI Fabric Master Configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7a3f.html?mod_id=AFIFM5"> AFIFM5 </A></B></TD> <TD width=15% BGCOLOR=white><B>AFIFM</B></TD> <TD width=10% BGCOLOR=white><B>0xFD3B0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>AXI Fabric Master Interface, AFI Fabric Master Configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6fa5.html?mod_id=AFIFM6"> AFIFM6 </A></B></TD> <TD width=15% BGCOLOR=white><B>AFIFM</B></TD> <TD width=10% BGCOLOR=white><B>0xFF9B0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>AXI Fabric Master Interface, AFI Fabric Master Configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module2067.html?mod_id=AMS_CTRL"> AMS_CTRL </A></B></TD> <TD width=15% BGCOLOR=white><B>AMS</B></TD> <TD width=10% BGCOLOR=white><B>0xFFA50000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.1</B></TD> <TD width=50% BGCOLOR=white><B>Registers for Analog Monitor System, AMS Block</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6897.html?mod_id=AMS_PL_SYSMON"> AMS_PL_SYSMON </A></B></TD> <TD width=15% BGCOLOR=white><B>PLSYSMON</B></TD> <TD width=10% BGCOLOR=white><B>0xFFA50C00</B></TD> <TD width=10% BGCOLOR=white><B>0.5</B></TD> <TD width=50% BGCOLOR=white><B>Registers for System 16nm Monitor DRP, PL System Monitor</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6582.html?mod_id=AMS_PS_SYSMON"> AMS_PS_SYSMON </A></B></TD> <TD width=15% BGCOLOR=white><B>PSSYSMON</B></TD> <TD width=10% BGCOLOR=white><B>0xFFA50800</B></TD> <TD width=10% BGCOLOR=white><B>0.5</B></TD> <TD width=50% BGCOLOR=white><B>Registers for System 16nm Monitor, PS System Monitor</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module076b.html?mod_id=APM_CCI_INTC"> APM_CCI_INTC </A></B></TD> <TD width=15% BGCOLOR=white><B>APM</B></TD> <TD width=10% BGCOLOR=white><B>0xFD490000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>AXI Performance Monitor, Performance monitor</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduledf25.html?mod_id=APM_DDR"> APM_DDR </A></B></TD> <TD width=15% BGCOLOR=white><B>APMDDR</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0B0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>AXI Performance Monitor, Performance Monitor</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleaeb5.html?mod_id=APM_INTC_OCM"> APM_INTC_OCM </A></B></TD> <TD width=15% BGCOLOR=white><B>APM</B></TD> <TD width=10% BGCOLOR=white><B>0xFFA00000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>AXI Performance Monitor, Performance Monitor</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleec8a.html?mod_id=APM_LPD_FPD"> APM_LPD_FPD </A></B></TD> <TD width=15% BGCOLOR=white><B>APM</B></TD> <TD width=10% BGCOLOR=white><B>0xFFA10000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>AXI Performance Monitor, Performance Monitor</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef992.html?mod_id=APU"> APU </A></B></TD> <TD width=15% BGCOLOR=white><B>APU</B></TD> <TD width=10% BGCOLOR=white><B>0xFD5C0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>APU settings, APU Configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module4b2f.html?mod_id=AXIPCIE_DMA0"> AXIPCIE_DMA0 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_DMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0F0000</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - DMA Channel 0 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module25ae.html?mod_id=AXIPCIE_DMA1"> AXIPCIE_DMA1 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_DMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0F0080</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - DMA Channel 1 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef9ab.html?mod_id=AXIPCIE_DMA2"> AXIPCIE_DMA2 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_DMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0F0100</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - DMA Channel 2 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module8ee1.html?mod_id=AXIPCIE_DMA3"> AXIPCIE_DMA3 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_DMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0F0180</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - DMA Channel 3 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module8ced.html?mod_id=AXIPCIE_EGRESS0"> AXIPCIE_EGRESS0 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_EGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0C00</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Egress Address Translation 0 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module46d9.html?mod_id=AXIPCIE_EGRESS1"> AXIPCIE_EGRESS1 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_EGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0C20</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Egress Address Translation 1 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module4adf.html?mod_id=AXIPCIE_EGRESS2"> AXIPCIE_EGRESS2 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_EGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0C40</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Egress Address Translation 2 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleec48.html?mod_id=AXIPCIE_EGRESS3"> AXIPCIE_EGRESS3 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_EGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0C60</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Egress Address Translation 3 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module3b09.html?mod_id=AXIPCIE_EGRESS4"> AXIPCIE_EGRESS4 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_EGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0C80</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Egress Address Translation 4 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulea778.html?mod_id=AXIPCIE_EGRESS5"> AXIPCIE_EGRESS5 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_EGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0CA0</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Egress Address Translation 5 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module24c4.html?mod_id=AXIPCIE_EGRESS6"> AXIPCIE_EGRESS6 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_EGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0CC0</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Egress Address Translation 6 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleb039.html?mod_id=AXIPCIE_EGRESS7"> AXIPCIE_EGRESS7 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_EGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0CE0</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Egress Address Translation 7 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module613f.html?mod_id=AXIPCIE_INGRESS0"> AXIPCIE_INGRESS0 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_INGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0800</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Ingress Address Translation 0 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module706c.html?mod_id=AXIPCIE_INGRESS1"> AXIPCIE_INGRESS1 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_INGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0820</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Ingress Address Translation 1 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef0e9.html?mod_id=AXIPCIE_INGRESS2"> AXIPCIE_INGRESS2 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_INGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0840</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Ingress Address Translation 2 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulee164.html?mod_id=AXIPCIE_INGRESS3"> AXIPCIE_INGRESS3 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_INGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0860</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Ingress Address Translation 3 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module9feb.html?mod_id=AXIPCIE_INGRESS4"> AXIPCIE_INGRESS4 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_INGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0880</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Ingress Address Translation 4 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulecd9b.html?mod_id=AXIPCIE_INGRESS5"> AXIPCIE_INGRESS5 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_INGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E08A0</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Ingress Address Translation 5 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulebbc8.html?mod_id=AXIPCIE_INGRESS6"> AXIPCIE_INGRESS6 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_INGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E08C0</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Ingress Address Translation 6 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6c04.html?mod_id=AXIPCIE_INGRESS7"> AXIPCIE_INGRESS7 </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_INGRESS</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E08E0</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Ingress Address Translation 7 Control and Status</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulea42d.html?mod_id=AXIPCIE_MAIN"> AXIPCIE_MAIN </A></B></TD> <TD width=15% BGCOLOR=white><B>AXIPCIE_MAIN</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0E0000</B></TD> <TD width=10% BGCOLOR=white><B>unknown</B></TD> <TD width=50% BGCOLOR=white><B>AXI to PCIe Bridge - Main Control and Status registers</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module2e24.html?mod_id=BBRAM"> BBRAM </A></B></TD> <TD width=15% BGCOLOR=white><B>BBRAM</B></TD> <TD width=10% BGCOLOR=white><B>0xFFCD0000</B></TD> <TD width=10% BGCOLOR=white><B>RTL 3.0 VERIF</B></TD> <TD width=50% BGCOLOR=white><B>Battery Backed RAM</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module91e1.html?mod_id=CAN0"> CAN0 </A></B></TD> <TD width=15% BGCOLOR=white><B>CAN</B></TD> <TD width=10% BGCOLOR=white><B>0xFF060000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Controller Area Network, CAN</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module4400.html?mod_id=CAN1"> CAN1 </A></B></TD> <TD width=15% BGCOLOR=white><B>CAN</B></TD> <TD width=10% BGCOLOR=white><B>0xFF070000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Controller Area Network, CAN</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef99d.html?mod_id=CCI_GPV"> CCI_GPV </A></B></TD> <TD width=15% BGCOLOR=white><B>CCI400</B></TD> <TD width=10% BGCOLOR=white><B>0xFD6E0000</B></TD> <TD width=10% BGCOLOR=white><B>r1p4_0</B></TD> <TD width=50% BGCOLOR=white><B>This component definition describes the CCI-400 Cache Coherent Interconnect. CCI400</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module0128.html?mod_id=CCI_REG"> CCI_REG </A></B></TD> <TD width=15% BGCOLOR=white><B>CCI_REG</B></TD> <TD width=10% BGCOLOR=white><B>0xFD5E0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>Cache Coherent Interconnect Configuration and Event registers, CCI Configuration Registers</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module8839.html?mod_id=CORESIGHT_A53_CTI_0"> CORESIGHT_A53_CTI_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_CTI_0</B></TD> <TD width=10% BGCOLOR=white><B>0xFEC20000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>The CTI allows triggers to/from broadcast channels, Cross Trigger Interface</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulefc69.html?mod_id=CORESIGHT_A53_CTI_1"> CORESIGHT_A53_CTI_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_CTI_1</B></TD> <TD width=10% BGCOLOR=white><B>0xFED20000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>The CTI allows triggers to/from broadcast channels, Cross Trigger Interface</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module99d4.html?mod_id=CORESIGHT_A53_CTI_2"> CORESIGHT_A53_CTI_2 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_CTI_2</B></TD> <TD width=10% BGCOLOR=white><B>0xFEE20000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>The CTI allows triggers to/from broadcast channels, Cross Trigger Interface</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module845e.html?mod_id=CORESIGHT_A53_CTI_3"> CORESIGHT_A53_CTI_3 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_CTI_3</B></TD> <TD width=10% BGCOLOR=white><B>0xFEF20000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>The CTI allows triggers to/from broadcast channels, Cross Trigger Interface</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module8e58.html?mod_id=CORESIGHT_A53_DBG_0"> CORESIGHT_A53_DBG_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_DBG_0</B></TD> <TD width=10% BGCOLOR=white><B>0xFEC10000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Cortex-A53 built-in debug logic, A53 Debug Logic</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module38b1.html?mod_id=CORESIGHT_A53_DBG_1"> CORESIGHT_A53_DBG_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_DBG_1</B></TD> <TD width=10% BGCOLOR=white><B>0xFED10000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Cortex-A53 built-in debug logic, A53 Debug Logic</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6cc4.html?mod_id=CORESIGHT_A53_DBG_2"> CORESIGHT_A53_DBG_2 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_DBG_2</B></TD> <TD width=10% BGCOLOR=white><B>0xFEE10000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Cortex-A53 built-in debug logic, A53 Debug Logic</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module9bc0.html?mod_id=CORESIGHT_A53_DBG_3"> CORESIGHT_A53_DBG_3 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_DBG_3</B></TD> <TD width=10% BGCOLOR=white><B>0xFEF10000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Cortex-A53 built-in debug logic, A53 Debug Logic</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module01d9.html?mod_id=CORESIGHT_A53_ETM_0"> CORESIGHT_A53_ETM_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_ETM_0</B></TD> <TD width=10% BGCOLOR=white><B>0xFEC40000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to generate trace from A53 Core, A53 Embedded Trace Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module49bb.html?mod_id=CORESIGHT_A53_ETM_1"> CORESIGHT_A53_ETM_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_ETM_1</B></TD> <TD width=10% BGCOLOR=white><B>0xFED40000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to generate trace from A53 Core, A53 Embedded Trace Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef157.html?mod_id=CORESIGHT_A53_ETM_2"> CORESIGHT_A53_ETM_2 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_ETM_2</B></TD> <TD width=10% BGCOLOR=white><B>0xFEE40000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to generate trace from A53 Core, A53 Embedded Trace Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduledfde.html?mod_id=CORESIGHT_A53_ETM_3"> CORESIGHT_A53_ETM_3 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_ETM_3</B></TD> <TD width=10% BGCOLOR=white><B>0xFEF40000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to generate trace from A53 Core, A53 Embedded Trace Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module5102.html?mod_id=CORESIGHT_A53_PMU_0"> CORESIGHT_A53_PMU_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_PMU_0</B></TD> <TD width=10% BGCOLOR=white><B>0xFEC30000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to profile processor performance, A53 Performance Monitor Unit</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module82e8.html?mod_id=CORESIGHT_A53_PMU_1"> CORESIGHT_A53_PMU_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_PMU_1</B></TD> <TD width=10% BGCOLOR=white><B>0xFED30000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to profile processor performance, A53 Performance Monitor Unit</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module116b.html?mod_id=CORESIGHT_A53_PMU_2"> CORESIGHT_A53_PMU_2 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_PMU_2</B></TD> <TD width=10% BGCOLOR=white><B>0xFEE30000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to profile processor performance, A53 Performance Monitor Unit</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7069.html?mod_id=CORESIGHT_A53_PMU_3"> CORESIGHT_A53_PMU_3 </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_PMU_3</B></TD> <TD width=10% BGCOLOR=white><B>0xFEF30000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to profile processor performance, A53 Performance Monitor Unit</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module9bdf.html?mod_id=CORESIGHT_A53_ROM"> CORESIGHT_A53_ROM </A></B></TD> <TD width=15% BGCOLOR=white><B>A53_ROM</B></TD> <TD width=10% BGCOLOR=white><B>0xFEC00000</B></TD> <TD width=10% BGCOLOR=white><B>r0p4_0</B></TD> <TD width=50% BGCOLOR=white><B>A53 Integration ROM</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulec6bc.html?mod_id=CORESIGHT_R5_CTI_0"> CORESIGHT_R5_CTI_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>CTI</B></TD> <TD width=10% BGCOLOR=white><B>0xFEBF8000</B></TD> <TD width=10% BGCOLOR=white><B>r0p5_0</B></TD> <TD width=50% BGCOLOR=white><B>The CTI allows triggers to/from broadcast channels, Cross Trigger Interface</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef717.html?mod_id=CORESIGHT_R5_CTI_1"> CORESIGHT_R5_CTI_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>CTI</B></TD> <TD width=10% BGCOLOR=white><B>0xFEBF9000</B></TD> <TD width=10% BGCOLOR=white><B>r0p5_0</B></TD> <TD width=50% BGCOLOR=white><B>The CTI allows triggers to/from broadcast channels, Cross Trigger Interface</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module695d.html?mod_id=CORESIGHT_R5_DBG_0"> CORESIGHT_R5_DBG_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>R5_DBG_0</B></TD> <TD width=10% BGCOLOR=white><B>0xFEBF0000</B></TD> <TD width=10% BGCOLOR=white><B>r1p3_0</B></TD> <TD width=50% BGCOLOR=white><B>Cortex-R5 built-in debug logic, R5 Debug Logic</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleb8df.html?mod_id=CORESIGHT_R5_DBG_1"> CORESIGHT_R5_DBG_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>R5_DBG_1</B></TD> <TD width=10% BGCOLOR=white><B>0xFEBF2000</B></TD> <TD width=10% BGCOLOR=white><B>r1p3_0</B></TD> <TD width=50% BGCOLOR=white><B>Cortex-R5 built-in debug logic, R5 Debug Logic</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module88f1.html?mod_id=CORESIGHT_R5_ETM_0"> CORESIGHT_R5_ETM_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>R5_ETM_0</B></TD> <TD width=10% BGCOLOR=white><B>0xFEBFC000</B></TD> <TD width=10% BGCOLOR=white><B>r1p3_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to generate trace from R5 Core, R5 Embedded Trace Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module3742.html?mod_id=CORESIGHT_R5_ETM_1"> CORESIGHT_R5_ETM_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>R5_ETM_1</B></TD> <TD width=10% BGCOLOR=white><B>0xFEBFD000</B></TD> <TD width=10% BGCOLOR=white><B>r1p3_0</B></TD> <TD width=50% BGCOLOR=white><B>Provides the capability to generate trace from R5 Core, R5 Embedded Trace Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleb357.html?mod_id=CORESIGHT_R5_ROM"> CORESIGHT_R5_ROM </A></B></TD> <TD width=15% BGCOLOR=white><B>R5_ROM</B></TD> <TD width=10% BGCOLOR=white><B>0xFEBE0000</B></TD> <TD width=10% BGCOLOR=white><B>r1p3_0</B></TD> <TD width=50% BGCOLOR=white><B>R5 Integration ROM</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module82c2.html?mod_id=CORESIGHT_SOC_ATM_0"> CORESIGHT_SOC_ATM_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>ATM</B></TD> <TD width=10% BGCOLOR=white><B>0xFE9E0000</B></TD> <TD width=10% BGCOLOR=white><B>1.000</B></TD> <TD width=50% BGCOLOR=white><B>The AXI Trace Macrocell provides the capability to trace the transactions on an AXI bus. AXI Trace Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module5cc1.html?mod_id=CORESIGHT_SOC_ATM_1"> CORESIGHT_SOC_ATM_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>ATM</B></TD> <TD width=10% BGCOLOR=white><B>0xFE9F0000</B></TD> <TD width=10% BGCOLOR=white><B>1.000</B></TD> <TD width=50% BGCOLOR=white><B>The AXI Trace Macrocell provides the capability to trace the transactions on an AXI bus. AXI Trace Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6283.html?mod_id=CORESIGHT_SOC_CTI_0"> CORESIGHT_SOC_CTI_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>CTI</B></TD> <TD width=10% BGCOLOR=white><B>0xFE990000</B></TD> <TD width=10% BGCOLOR=white><B>r0p5_0</B></TD> <TD width=50% BGCOLOR=white><B>The CTI allows triggers to/from broadcast channels, Cross Trigger Interface</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulefed0.html?mod_id=CORESIGHT_SOC_CTI_1"> CORESIGHT_SOC_CTI_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>CTI</B></TD> <TD width=10% BGCOLOR=white><B>0xFE9A0000</B></TD> <TD width=10% BGCOLOR=white><B>r0p5_0</B></TD> <TD width=50% BGCOLOR=white><B>The CTI allows triggers to/from broadcast channels, Cross Trigger Interface</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module035c.html?mod_id=CORESIGHT_SOC_CTI_2"> CORESIGHT_SOC_CTI_2 </A></B></TD> <TD width=15% BGCOLOR=white><B>CTI</B></TD> <TD width=10% BGCOLOR=white><B>0xFE9B0000</B></TD> <TD width=10% BGCOLOR=white><B>r0p5_0</B></TD> <TD width=50% BGCOLOR=white><B>The CTI allows triggers to/from broadcast channels, Cross Trigger Interface</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module53b9.html?mod_id=CORESIGHT_SOC_ETF_1"> CORESIGHT_SOC_ETF_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>ETF4K</B></TD> <TD width=10% BGCOLOR=white><B>0xFE940000</B></TD> <TD width=10% BGCOLOR=white><B>r0p1_3</B></TD> <TD width=50% BGCOLOR=white><B>The CoreSight TMC enables use of local memory as a trace buffer. Embedded Trace FIFO</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7ebd.html?mod_id=CORESIGHT_SOC_ETF_2"> CORESIGHT_SOC_ETF_2 </A></B></TD> <TD width=15% BGCOLOR=white><B>ETF8K</B></TD> <TD width=10% BGCOLOR=white><B>0xFE950000</B></TD> <TD width=10% BGCOLOR=white><B>r0p1_3</B></TD> <TD width=50% BGCOLOR=white><B>The CoreSight TMC enables use of local memory as a trace buffer. Embedded Trace FIFO</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module293c.html?mod_id=CORESIGHT_SOC_ETR"> CORESIGHT_SOC_ETR </A></B></TD> <TD width=15% BGCOLOR=white><B>ETR</B></TD> <TD width=10% BGCOLOR=white><B>0xFE970000</B></TD> <TD width=10% BGCOLOR=white><B>r0p1_3</B></TD> <TD width=50% BGCOLOR=white><B>The CoreSight TMC enables use of local memory as a trace buffer. Embedded Trace Router</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module34fb.html?mod_id=CORESIGHT_SOC_FTM"> CORESIGHT_SOC_FTM </A></B></TD> <TD width=15% BGCOLOR=white><B>FTM</B></TD> <TD width=10% BGCOLOR=white><B>0xFE9D0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>The FTM provides an interface for PL to participate CoreSight ECT. Fabric Trigger Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulefb84.html?mod_id=CORESIGHT_SOC_FUNN_0"> CORESIGHT_SOC_FUNN_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>FUNNEL3P</B></TD> <TD width=10% BGCOLOR=white><B>0xFE910000</B></TD> <TD width=10% BGCOLOR=white><B>r1p0_3</B></TD> <TD width=50% BGCOLOR=white><B>The Funnel combines multiple trace streams onto a single ATB bus. Funnel</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleb3f6.html?mod_id=CORESIGHT_SOC_FUNN_1"> CORESIGHT_SOC_FUNN_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>FUNNEL4P</B></TD> <TD width=10% BGCOLOR=white><B>0xFE920000</B></TD> <TD width=10% BGCOLOR=white><B>r1p0_3</B></TD> <TD width=50% BGCOLOR=white><B>The Funnel combines multiple trace streams onto a single ATB bus. Funnel</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module699e.html?mod_id=CORESIGHT_SOC_FUNN_2"> CORESIGHT_SOC_FUNN_2 </A></B></TD> <TD width=15% BGCOLOR=white><B>FUNNEL4P</B></TD> <TD width=10% BGCOLOR=white><B>0xFE930000</B></TD> <TD width=10% BGCOLOR=white><B>r1p0_3</B></TD> <TD width=50% BGCOLOR=white><B>The Funnel combines multiple trace streams onto a single ATB bus. Funnel</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulec2c9.html?mod_id=CORESIGHT_SOC_REPLIC"> CORESIGHT_SOC_REPLIC </A></B></TD> <TD width=15% BGCOLOR=white><B>REPLIC</B></TD> <TD width=10% BGCOLOR=white><B>0xFE960000</B></TD> <TD width=10% BGCOLOR=white><B>r0p0_3</B></TD> <TD width=50% BGCOLOR=white><B>Replicator component forks ATB data stream into multiple streams, Replicator</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7667.html?mod_id=CORESIGHT_SOC_ROM"> CORESIGHT_SOC_ROM </A></B></TD> <TD width=15% BGCOLOR=white><B>DAPROM</B></TD> <TD width=10% BGCOLOR=white><B>0xFE800000</B></TD> <TD width=10% BGCOLOR=white><B>r0p1_3</B></TD> <TD width=50% BGCOLOR=white><B>CoreSight top level ROM in DAP, DAP ROM</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module4dab.html?mod_id=CORESIGHT_SOC_STM"> CORESIGHT_SOC_STM </A></B></TD> <TD width=15% BGCOLOR=white><B>STM</B></TD> <TD width=10% BGCOLOR=white><B>0xFE9C0000</B></TD> <TD width=10% BGCOLOR=white><B>r0p1_0</B></TD> <TD width=50% BGCOLOR=white><B>The STM provides SW and HW stimulus ports that generates MIPI STPv2 traces. System Trace Macrocell</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module22d4.html?mod_id=CORESIGHT_SOC_TPIU"> CORESIGHT_SOC_TPIU </A></B></TD> <TD width=15% BGCOLOR=white><B>TPIU</B></TD> <TD width=10% BGCOLOR=white><B>0xFE980000</B></TD> <TD width=10% BGCOLOR=white><B>r0p5_0</B></TD> <TD width=50% BGCOLOR=white><B>The TPIU acts as a bridge between the on-chip trace data, Test Port Interface Unit</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module5edb.html?mod_id=CORESIGHT_SOC_TSGEN"> CORESIGHT_SOC_TSGEN </A></B></TD> <TD width=15% BGCOLOR=white><B>TSGEN</B></TD> <TD width=10% BGCOLOR=white><B>0xFE900000</B></TD> <TD width=10% BGCOLOR=white><B>r0p1_0</B></TD> <TD width=50% BGCOLOR=white><B>Generates the Master Timestamp, Timestamp generator</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6d49.html?mod_id=CRF_APB"> CRF_APB </A></B></TD> <TD width=15% BGCOLOR=white><B>CRF_APB</B></TD> <TD width=10% BGCOLOR=white><B>0xFD1A0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>APB control registers for clock controller. The RST_ctrl_fpd will be added to this as well, Clock and Reset Controller</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7971.html?mod_id=CRL_APB"> CRL_APB </A></B></TD> <TD width=15% BGCOLOR=white><B>CRL_APB</B></TD> <TD width=10% BGCOLOR=white><B>0xFF5E0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>APB control registers for clock controller. The rstctrl_lpd willbe added to this as well, Clk Rst ctrl</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulec0fd.html?mod_id=CSU"> CSU </A></B></TD> <TD width=15% BGCOLOR=white><B>CSU</B></TD> <TD width=10% BGCOLOR=white><B>0xFFCA0000</B></TD> <TD width=10% BGCOLOR=white><B>5.0</B></TD> <TD width=50% BGCOLOR=white><B>Configuration Security Unit, CSU</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7bfc.html?mod_id=CSUDMA"> CSUDMA </A></B></TD> <TD width=15% BGCOLOR=white><B>CSUDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFC80000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>CSU module DMA Engine, CSU</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module9984.html?mod_id=CSU_WDT"> CSU_WDT </A></B></TD> <TD width=15% BGCOLOR=white><B>SWDT</B></TD> <TD width=10% BGCOLOR=white><B>0xFFCB0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>System Watchdog Timer, CSU</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7694.html?mod_id=DDRC"> DDRC </A></B></TD> <TD width=15% BGCOLOR=white><B>DDRC</B></TD> <TD width=10% BGCOLOR=white><B>0xFD070000</B></TD> <TD width=10% BGCOLOR=white><B>2.40a-lp13</B></TD> <TD width=50% BGCOLOR=white><B>DDR Controller Register Description, DDR Controller</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6b78.html?mod_id=DDR_PHY"> DDR_PHY </A></B></TD> <TD width=15% BGCOLOR=white><B>DDR_PHY</B></TD> <TD width=10% BGCOLOR=white><B>0xFD080000</B></TD> <TD width=10% BGCOLOR=white><B>1.16</B></TD> <TD width=50% BGCOLOR=white><B>DDR PHY Register Description, DDR PHY</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulee98d.html?mod_id=DDR_QOS_CTRL"> DDR_QOS_CTRL </A></B></TD> <TD width=15% BGCOLOR=white><B>DDR_QOS_CTRL</B></TD> <TD width=10% BGCOLOR=white><B>0xFD090000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.6</B></TD> <TD width=50% BGCOLOR=white><B>Quality of Service Controller, DDR QOS</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module5333.html?mod_id=DDR_XMPU0_CFG"> DDR_XMPU0_CFG </A></B></TD> <TD width=15% BGCOLOR=white><B>XMPU_DDR</B></TD> <TD width=10% BGCOLOR=white><B>0xFD000000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Xilinx Memory Protection, XMPU Configuration Register</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduledd56.html?mod_id=DDR_XMPU1_CFG"> DDR_XMPU1_CFG </A></B></TD> <TD width=15% BGCOLOR=white><B>XMPU_DDR</B></TD> <TD width=10% BGCOLOR=white><B>0xFD010000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Xilinx Memory Protection, XMPU Configuration Register</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6436.html?mod_id=DDR_XMPU2_CFG"> DDR_XMPU2_CFG </A></B></TD> <TD width=15% BGCOLOR=white><B>XMPU_DDR</B></TD> <TD width=10% BGCOLOR=white><B>0xFD020000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Xilinx Memory Protection, XMPU Configuration Register</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulebda1.html?mod_id=DDR_XMPU3_CFG"> DDR_XMPU3_CFG </A></B></TD> <TD width=15% BGCOLOR=white><B>XMPU_DDR</B></TD> <TD width=10% BGCOLOR=white><B>0xFD030000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Xilinx Memory Protection, XMPU Configuration Register</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module39a0.html?mod_id=DDR_XMPU4_CFG"> DDR_XMPU4_CFG </A></B></TD> <TD width=15% BGCOLOR=white><B>XMPU_DDR</B></TD> <TD width=10% BGCOLOR=white><B>0xFD040000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Xilinx Memory Protection, XMPU Configuration Register</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6923.html?mod_id=DDR_XMPU5_CFG"> DDR_XMPU5_CFG </A></B></TD> <TD width=15% BGCOLOR=white><B>XMPU_DDR</B></TD> <TD width=10% BGCOLOR=white><B>0xFD050000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Xilinx Memory Protection, XMPU Configuration Register</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module5206.html?mod_id=DP"> DP </A></B></TD> <TD width=15% BGCOLOR=white><B>DP</B></TD> <TD width=10% BGCOLOR=white><B>0xFD4A0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>DP subsystem, Display Port Subsystem</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module4a7d.html?mod_id=DPDMA"> DPDMA </A></B></TD> <TD width=15% BGCOLOR=white><B>DPDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD4C0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>DMA designed to serve Display Port, Display Port DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulecadc.html?mod_id=EFUSE"> EFUSE </A></B></TD> <TD width=15% BGCOLOR=white><B>EFUSE</B></TD> <TD width=10% BGCOLOR=white><B>0xFFCC0000</B></TD> <TD width=10% BGCOLOR=white><B>7.0</B></TD> <TD width=50% BGCOLOR=white><B>eFuse</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module16c0.html?mod_id=FPD_GPV"> FPD_GPV </A></B></TD> <TD width=15% BGCOLOR=white><B>FPD_GPV</B></TD> <TD width=10% BGCOLOR=white><B>0xFD700000</B></TD> <TD width=10% BGCOLOR=white><B>r0p2</B></TD> <TD width=50% BGCOLOR=white><B>GPV</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulee94f.html?mod_id=FPD_SLCR"> FPD_SLCR </A></B></TD> <TD width=15% BGCOLOR=white><B>FPD_SLCR</B></TD> <TD width=10% BGCOLOR=white><B>0xFD610000</B></TD> <TD width=10% BGCOLOR=white><B>1.0</B></TD> <TD width=50% BGCOLOR=white><B>Global system level control registers for the full power domain, SLCR</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module0fed.html?mod_id=FPD_SLCR_SECURE"> FPD_SLCR_SECURE </A></B></TD> <TD width=15% BGCOLOR=white><B>FPD_SLCR_SECURE</B></TD> <TD width=10% BGCOLOR=white><B>0xFD690000</B></TD> <TD width=10% BGCOLOR=white><B>1.0</B></TD> <TD width=50% BGCOLOR=white><B>Global secure system level control registers, FPD_SLCR_SECURE</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduled97b.html?mod_id=FPD_XMPU_CFG"> FPD_XMPU_CFG </A></B></TD> <TD width=15% BGCOLOR=white><B>XMPU_FPD</B></TD> <TD width=10% BGCOLOR=white><B>0xFD5D0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Xilinx Memory Protection, XMPU Configuration Register</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module1692.html?mod_id=FPD_XMPU_SINK"> FPD_XMPU_SINK </A></B></TD> <TD width=15% BGCOLOR=white><B>XMPU_SINK</B></TD> <TD width=10% BGCOLOR=white><B>0xFD4F0000</B></TD> <TD width=10% BGCOLOR=white><B>1.2</B></TD> <TD width=50% BGCOLOR=white><B>XMPU/XPPU Default Sink</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulebd84.html?mod_id=GDMA_CH0"> GDMA_CH0 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD500000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module33ba.html?mod_id=GDMA_CH1"> GDMA_CH1 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD510000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module4562.html?mod_id=GDMA_CH2"> GDMA_CH2 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD520000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulecee6.html?mod_id=GDMA_CH3"> GDMA_CH3 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD530000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef533.html?mod_id=GDMA_CH4"> GDMA_CH4 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD540000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module955e.html?mod_id=GDMA_CH5"> GDMA_CH5 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD550000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleee07.html?mod_id=GDMA_CH6"> GDMA_CH6 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD560000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduled9f0.html?mod_id=GDMA_CH7"> GDMA_CH7 </A></B></TD> <TD width=15% BGCOLOR=white><B>ZDMA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD570000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General Purpose DMA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduled66e.html?mod_id=GEM0"> GEM0 </A></B></TD> <TD width=15% BGCOLOR=white><B>GEM</B></TD> <TD width=10% BGCOLOR=white><B>0xFF0B0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Gigabit Ethernet Controller, GEM</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module8063.html?mod_id=GEM1"> GEM1 </A></B></TD> <TD width=15% BGCOLOR=white><B>GEM</B></TD> <TD width=10% BGCOLOR=white><B>0xFF0C0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Gigabit Ethernet Controller, GEM</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module81a5.html?mod_id=GEM2"> GEM2 </A></B></TD> <TD width=15% BGCOLOR=white><B>GEM</B></TD> <TD width=10% BGCOLOR=white><B>0xFF0D0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Gigabit Ethernet Controller, GEM</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module2cf5.html?mod_id=GEM3"> GEM3 </A></B></TD> <TD width=15% BGCOLOR=white><B>GEM</B></TD> <TD width=10% BGCOLOR=white><B>0xFF0E0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Gigabit Ethernet Controller, GEM</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module2801.html?mod_id=GPIO"> GPIO </A></B></TD> <TD width=15% BGCOLOR=white><B>GPIO</B></TD> <TD width=10% BGCOLOR=white><B>0xFF0A0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>gpio Registers, GPIO</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulec840.html?mod_id=GPU"> GPU </A></B></TD> <TD width=15% BGCOLOR=white><B>GPU</B></TD> <TD width=10% BGCOLOR=white><B>0xFD4B0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>GPU with two pixel processors, Graphics Processing Unit</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6ef6.html?mod_id=I2C0"> I2C0 </A></B></TD> <TD width=15% BGCOLOR=white><B>I2C</B></TD> <TD width=10% BGCOLOR=white><B>0xFF020000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Inter Integrated Circuit (I2C), I2C</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleb9a3.html?mod_id=I2C1"> I2C1 </A></B></TD> <TD width=15% BGCOLOR=white><B>I2C</B></TD> <TD width=10% BGCOLOR=white><B>0xFF030000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Inter Integrated Circuit (I2C), I2C</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulee642.html?mod_id=IOU_GPV"> IOU_GPV </A></B></TD> <TD width=15% BGCOLOR=white><B>IOU_GPV</B></TD> <TD width=10% BGCOLOR=white><B>0xFE000000</B></TD> <TD width=10% BGCOLOR=white><B>r0p2</B></TD> <TD width=50% BGCOLOR=white><B>GPV</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module4232.html?mod_id=IOU_SCNTR"> IOU_SCNTR </A></B></TD> <TD width=15% BGCOLOR=white><B>IOU_SCNTR</B></TD> <TD width=10% BGCOLOR=white><B>0xFF250000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>System Time Stamp Generator, System Timestamp Generator</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleffca.html?mod_id=IOU_SCNTRS"> IOU_SCNTRS </A></B></TD> <TD width=15% BGCOLOR=white><B>IOU_SCNTRS</B></TD> <TD width=10% BGCOLOR=white><B>0xFF260000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>System Time Stamp Generator, System Timestamp Generator - Secure</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module39ff.html?mod_id=IOU_SECURE_SLCR"> IOU_SECURE_SLCR </A></B></TD> <TD width=15% BGCOLOR=white><B>IOU_SECURE_SLCR</B></TD> <TD width=10% BGCOLOR=white><B>0xFF240000</B></TD> <TD width=10% BGCOLOR=white><B>1.0</B></TD> <TD width=50% BGCOLOR=white><B>Global system level control registers for the iou, SLCR</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulea1fa.html?mod_id=IOU_SLCR"> IOU_SLCR </A></B></TD> <TD width=15% BGCOLOR=white><B>IOU_SLCR</B></TD> <TD width=10% BGCOLOR=white><B>0xFF180000</B></TD> <TD width=10% BGCOLOR=white><B>1.0</B></TD> <TD width=50% BGCOLOR=white><B>Global system level control registers for the iou, SLCR</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulefab2.html?mod_id=IPI"> IPI </A></B></TD> <TD width=15% BGCOLOR=white><B>IPI</B></TD> <TD width=10% BGCOLOR=white><B>0xFF300000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>Inter Processor Interrupt block, IPI</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleb16c.html?mod_id=LPD_GPV"> LPD_GPV </A></B></TD> <TD width=15% BGCOLOR=white><B>LPD_GPV</B></TD> <TD width=10% BGCOLOR=white><B>0xFE100000</B></TD> <TD width=10% BGCOLOR=white><B>r0p2</B></TD> <TD width=50% BGCOLOR=white><B>GPV</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulec38f.html?mod_id=LPD_SLCR"> LPD_SLCR </A></B></TD> <TD width=15% BGCOLOR=white><B>LPD_SLCR</B></TD> <TD width=10% BGCOLOR=white><B>0xFF410000</B></TD> <TD width=10% BGCOLOR=white><B>1.0</B></TD> <TD width=50% BGCOLOR=white><B>Global system level control registers for the low power domain, SLCR</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module90f2.html?mod_id=LPD_SLCR_SECURE"> LPD_SLCR_SECURE </A></B></TD> <TD width=15% BGCOLOR=white><B>LPD_SLCR_SECURE</B></TD> <TD width=10% BGCOLOR=white><B>0xFF4B0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0</B></TD> <TD width=50% BGCOLOR=white><B>Global secure system level control registers, Secure SLCR</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulee4cf.html?mod_id=LPD_XPPU"> LPD_XPPU </A></B></TD> <TD width=15% BGCOLOR=white><B>XPPU</B></TD> <TD width=10% BGCOLOR=white><B>0xFF980000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>xppu, XPPU Configuration Register</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module4465.html?mod_id=LPD_XPPU_SINK"> LPD_XPPU_SINK </A></B></TD> <TD width=15% BGCOLOR=white><B>XPPU_SINK</B></TD> <TD width=10% BGCOLOR=white><B>0xFF9C0000</B></TD> <TD width=10% BGCOLOR=white><B>1.2</B></TD> <TD width=50% BGCOLOR=white><B>XPPU Default Sink</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module5a06.html?mod_id=MBISTJTAG"> MBISTJTAG </A></B></TD> <TD width=15% BGCOLOR=white><B>MBISTJTAG</B></TD> <TD width=10% BGCOLOR=white><B>0xFFCF0000</B></TD> <TD width=10% BGCOLOR=white><B>3.0</B></TD> <TD width=50% BGCOLOR=white><B>APB2JTAG Bridge for the MBIST controller</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module6aac.html?mod_id=NAND"> NAND </A></B></TD> <TD width=15% BGCOLOR=white><B>NAND</B></TD> <TD width=10% BGCOLOR=white><B>0xFF100000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>nand onfi controller Registers, NAND</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulebdd0.html?mod_id=OCM"> OCM </A></B></TD> <TD width=15% BGCOLOR=white><B>OCM</B></TD> <TD width=10% BGCOLOR=white><B>0xFF960000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>General purpose memory for all system masters, OCM</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module9c55.html?mod_id=OCM_XMPU_CFG"> OCM_XMPU_CFG </A></B></TD> <TD width=15% BGCOLOR=white><B>XMPU_OCM</B></TD> <TD width=10% BGCOLOR=white><B>0xFFA70000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Xilinx Memory Protection, OCM XMPU Configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulec92e.html?mod_id=PCIE_ATTRIB"> PCIE_ATTRIB </A></B></TD> <TD width=15% BGCOLOR=white><B>PCIE_ATTRIB</B></TD> <TD width=10% BGCOLOR=white><B>0xFD480000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>Register block that holds the attributes of the PCIe Controller, PCIe Attributes</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module109b.html?mod_id=PMU_GLOBAL"> PMU_GLOBAL </A></B></TD> <TD width=15% BGCOLOR=white><B>PMU_GLOBAL</B></TD> <TD width=10% BGCOLOR=white><B>0xFFD80000</B></TD> <TD width=10% BGCOLOR=white><B>1.1.7</B></TD> <TD width=50% BGCOLOR=white><B>This is the database for the PMU Global Register Definitions.</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7154.html?mod_id=PUF"> PUF </A></B></TD> <TD width=15% BGCOLOR=white><B>PUF</B></TD> <TD width=10% BGCOLOR=white><B>0xFFC30000</B></TD> <TD width=10% BGCOLOR=white><B>ipuf2.2</B></TD> <TD width=50% BGCOLOR=white><B>Physically Unclonable Function, CSU</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleab73.html?mod_id=QSPI"> QSPI </A></B></TD> <TD width=15% BGCOLOR=white><B>QSPI</B></TD> <TD width=10% BGCOLOR=white><B>0xFF0F0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0</B></TD> <TD width=50% BGCOLOR=white><B>Register set for Quad SPI controller, Quad SPI</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module3098.html?mod_id=RCPU_GIC"> RCPU_GIC </A></B></TD> <TD width=15% BGCOLOR=white><B>PL390</B></TD> <TD width=10% BGCOLOR=white><B>0xF9000000</B></TD> <TD width=10% BGCOLOR=white><B>r0p0</B></TD> <TD width=50% BGCOLOR=white><B>R5 GIC</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulea721.html?mod_id=RPU"> RPU </A></B></TD> <TD width=15% BGCOLOR=white><B>RPU</B></TD> <TD width=10% BGCOLOR=white><B>0xFF9A0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>Realtime Processing Unit, Real time Processing Unit</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module882c.html?mod_id=RSA"> RSA </A></B></TD> <TD width=15% BGCOLOR=white><B>RSA</B></TD> <TD width=10% BGCOLOR=white><B>0xFFCE002C</B></TD> <TD width=10% BGCOLOR=white><B>3.1</B></TD> <TD width=50% BGCOLOR=white><B>RSA</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleffbb.html?mod_id=RSA_CORE"> RSA_CORE </A></B></TD> <TD width=15% BGCOLOR=white><B>RSA_CORE</B></TD> <TD width=10% BGCOLOR=white><B>0xFFCE0000</B></TD> <TD width=10% BGCOLOR=white><B>RSA5_4096_8_3_rev_1.2</B></TD> <TD width=50% BGCOLOR=white><B>RSA_CORE</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduled2e4.html?mod_id=RTC"> RTC </A></B></TD> <TD width=15% BGCOLOR=white><B>RTC</B></TD> <TD width=10% BGCOLOR=white><B>0xFFA60000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.1</B></TD> <TD width=50% BGCOLOR=white><B>This is the database for the Real-Time Clock Register Definitions.</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module511b.html?mod_id=SATA_AHCI_HBA"> SATA_AHCI_HBA </A></B></TD> <TD width=15% BGCOLOR=white><B>SATA_AHCI_HBA</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0C0000</B></TD> <TD width=10% BGCOLOR=white><B>1.84</B></TD> <TD width=50% BGCOLOR=white><B>SATA AHCI - Generic Host Control Registers, SATA AHCI Register Space</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module8f6e.html?mod_id=SATA_AHCI_PORT0_CNTRL"> SATA_AHCI_PORT0_CNTRL </A></B></TD> <TD width=15% BGCOLOR=white><B>SATA_AHCI_PORTCNTRL</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0C0100</B></TD> <TD width=10% BGCOLOR=white><B>1.84</B></TD> <TD width=50% BGCOLOR=white><B>SATA AHCI - Port Control Registers, SATA AHCI Register Space</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module65be.html?mod_id=SATA_AHCI_PORT1_CNTRL"> SATA_AHCI_PORT1_CNTRL </A></B></TD> <TD width=15% BGCOLOR=white><B>SATA_AHCI_PORTCNTRL</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0C0180</B></TD> <TD width=10% BGCOLOR=white><B>1.84</B></TD> <TD width=50% BGCOLOR=white><B>SATA AHCI - Port Control Registers, SATA AHCI Register Space</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef789.html?mod_id=SATA_AHCI_VENDOR"> SATA_AHCI_VENDOR </A></B></TD> <TD width=15% BGCOLOR=white><B>SATA_AHCI_VENDOR</B></TD> <TD width=10% BGCOLOR=white><B>0xFD0C00A0</B></TD> <TD width=10% BGCOLOR=white><B>1.84</B></TD> <TD width=50% BGCOLOR=white><B>SATA AHCI - Vendor Specific Registers, SATA AHCI Register Space</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module44e7.html?mod_id=SD0"> SD0 </A></B></TD> <TD width=15% BGCOLOR=white><B>SDIO</B></TD> <TD width=10% BGCOLOR=white><B>0xFF160000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>SDIO/eMMC Controller, SD IO</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module9b35.html?mod_id=SD1"> SD1 </A></B></TD> <TD width=15% BGCOLOR=white><B>SDIO</B></TD> <TD width=10% BGCOLOR=white><B>0xFF170000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>SDIO/eMMC Controller, SD IO</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module46a3.html?mod_id=SERDES"> SERDES </A></B></TD> <TD width=15% BGCOLOR=white><B>SERDES</B></TD> <TD width=10% BGCOLOR=white><B>0xFD400000</B></TD> <TD width=10% BGCOLOR=white><B>1</B></TD> <TD width=50% BGCOLOR=white><B>Configuration and debug registers for SerDes</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module8a34.html?mod_id=SIOU"> SIOU </A></B></TD> <TD width=15% BGCOLOR=white><B>SIOU</B></TD> <TD width=10% BGCOLOR=white><B>0xFD3D0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>Collection of SerDes, Display Port, SATA, PCIe, USB3 and SGMII, Debug logic and SerDes configuration</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulea232.html?mod_id=SMMU_GPV"> SMMU_GPV </A></B></TD> <TD width=15% BGCOLOR=white><B>SMMU500</B></TD> <TD width=10% BGCOLOR=white><B>0xFD800000</B></TD> <TD width=10% BGCOLOR=white><B>r2p1</B></TD> <TD width=50% BGCOLOR=white><B>IP-XACT description for MMU500, SMMU500</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulecd58.html?mod_id=SMMU_REG"> SMMU_REG </A></B></TD> <TD width=15% BGCOLOR=white><B>SMMU_REG</B></TD> <TD width=10% BGCOLOR=white><B>0xFD5F0000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>System Memory Management Unit Configuration and event registers, SMMU Configuration Registers</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulecfc9.html?mod_id=SPI0"> SPI0 </A></B></TD> <TD width=15% BGCOLOR=white><B>SPI</B></TD> <TD width=10% BGCOLOR=white><B>0xFF040000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>SPI Controller, SPI</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulee88b.html?mod_id=SPI1"> SPI1 </A></B></TD> <TD width=15% BGCOLOR=white><B>SPI</B></TD> <TD width=10% BGCOLOR=white><B>0xFF050000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>SPI Controller, SPI</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulee60a.html?mod_id=SWDT"> SWDT </A></B></TD> <TD width=15% BGCOLOR=white><B>SWDT</B></TD> <TD width=10% BGCOLOR=white><B>0xFF150000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>System Watchdog Timer, Watchdog Timer</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulefefe.html?mod_id=TTC0"> TTC0 </A></B></TD> <TD width=15% BGCOLOR=white><B>TTC</B></TD> <TD width=10% BGCOLOR=white><B>0xFF110000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Triple Timer Counter, Triple Timer</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulea763.html?mod_id=TTC1"> TTC1 </A></B></TD> <TD width=15% BGCOLOR=white><B>TTC</B></TD> <TD width=10% BGCOLOR=white><B>0xFF120000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Triple Timer Counter, Triple Timer</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module896e.html?mod_id=TTC2"> TTC2 </A></B></TD> <TD width=15% BGCOLOR=white><B>TTC</B></TD> <TD width=10% BGCOLOR=white><B>0xFF130000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Triple Timer Counter, Triple Timer</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7746.html?mod_id=TTC3"> TTC3 </A></B></TD> <TD width=15% BGCOLOR=white><B>TTC</B></TD> <TD width=10% BGCOLOR=white><B>0xFF140000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>Triple Timer Counter, Triple Timer</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module3813.html?mod_id=UART0"> UART0 </A></B></TD> <TD width=15% BGCOLOR=white><B>UART</B></TD> <TD width=10% BGCOLOR=white><B>0xFF000000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>UART Controller, UART</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module8841.html?mod_id=UART1"> UART1 </A></B></TD> <TD width=15% BGCOLOR=white><B>UART</B></TD> <TD width=10% BGCOLOR=white><B>0xFF010000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>UART Controller, UART</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduleced7.html?mod_id=USB3_0"> USB3_0 </A></B></TD> <TD width=15% BGCOLOR=white><B>USB3_REGS</B></TD> <TD width=10% BGCOLOR=white><B>0xFF9D0000</B></TD> <TD width=10% BGCOLOR=white><B>2.90a</B></TD> <TD width=50% BGCOLOR=white><B>Register control block for USB3.0 IP</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="modulef10b.html?mod_id=USB3_0_XHCI"> USB3_0_XHCI </A></B></TD> <TD width=15% BGCOLOR=white><B>USB3_XHCI</B></TD> <TD width=10% BGCOLOR=white><B>0xFE200000</B></TD> <TD width=10% BGCOLOR=white><B>2.90a</B></TD> <TD width=50% BGCOLOR=white><B>USB Port 0 XHCI</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="moduled548.html?mod_id=USB3_1"> USB3_1 </A></B></TD> <TD width=15% BGCOLOR=white><B>USB3_REGS</B></TD> <TD width=10% BGCOLOR=white><B>0xFF9E0000</B></TD> <TD width=10% BGCOLOR=white><B>2.90a</B></TD> <TD width=50% BGCOLOR=white><B>Register control block for USB3.0 IP</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module86bf.html?mod_id=USB3_1_XHCI"> USB3_1_XHCI </A></B></TD> <TD width=15% BGCOLOR=white><B>USB3_XHCI</B></TD> <TD width=10% BGCOLOR=white><B>0xFE300000</B></TD> <TD width=10% BGCOLOR=white><B>2.90a</B></TD> <TD width=50% BGCOLOR=white><B>USB Port 1 XHCI</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module3f9a.html?mod_id=VCU_SLCR"> VCU_SLCR </A></B></TD> <TD width=15% BGCOLOR=white><B>VCU_SLCR</B></TD> <TD width=10% BGCOLOR=white><B>0xA0040000</B></TD> <TD width=10% BGCOLOR=white><B>1.0.0</B></TD> <TD width=50% BGCOLOR=white><B>VCU Control Registers</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7eba.html?mod_id=WDT"> WDT </A></B></TD> <TD width=15% BGCOLOR=white><B>SWDT</B></TD> <TD width=10% BGCOLOR=white><B>0xFD4D0000</B></TD> <TD width=10% BGCOLOR=white><B></B></TD> <TD width=50% BGCOLOR=white><B>System Watchdog Timer, Watchdog Timer</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module7b45.html?mod_id=alg_vcu_dec_top"> alg_vcu_dec_top </A></B></TD> <TD width=15% BGCOLOR=white><B>alg_vcu_dec_top</B></TD> <TD width=10% BGCOLOR=white><B>0xA0020000</B></TD> <TD width=10% BGCOLOR=white><B>1.0</B></TD> <TD width=50% BGCOLOR=white><B>HEVC/AVC Decoder IP, VCU Decoder</B></TD></TR><TR valign=top> <TD width=15% BGCOLOR=white><B><A href="module08b7.html?mod_id=alg_vcu_enc_top"> alg_vcu_enc_top </A></B></TD> <TD width=15% BGCOLOR=white><B>alg_vcu_enc_top</B></TD> <TD width=10% BGCOLOR=white><B>0xA0000000</B></TD> <TD width=10% BGCOLOR=white><B>1.0</B></TD> <TD width=50% BGCOLOR=white><B>HEVC/AVC Encoder IP, VCU Encoder</B></TD></TR></TABLE><P>180 modules, 11877 registers. <BR>


 </DIV>
                
                <!-- SEARCH RESULTS AREA -->
                
                <DIV id="result_cnt" class="count"></DIV>        
                <DIV id="srch_status" class="count"></DIV>                        
                <DIV id="srchresults" class = "search">
                
                </DIV>  
                
        </DIV>
        
        
        <DIV id="maintainer_box" style="display:inline">
        <DIV class="version_box" >
            <SPAN style="color:#888">XRDB: v00.27.0</SPAN> <BR />
                            <SPAN style="color:#888">XREGDB: v0.80</SPAN> <BR /> 
            <SPAN style="color:#888">(c) 2013 Xilinx Inc. &lt;Internal&gt;</SPAN>
        </DIV>
       </DIV>


        </BODY>

    <SCRIPT type="text/javascript">
    
    /* Displays suggestions in the search box */
    
        sugg_arr = ["ronaldo_ps", "ACPU_GIC", "GICC_ABPR", "_", "GICC_AEOIR", "GICC_AHPPIR", "GICC_AIAR", "GICC_APR0", "GICC_BPR", "GICC_CTLR", "GICC_DIR", "GICC_EOIR", "GICC_HPPIR", "GICC_IAR", "GICC_IIDR", "GICC_NSAPR0", "GICC_PMR", "GICC_RPR", "GICD_CIDR0", "GICD_CIDR1", "GICD_CIDR2", "GICD_CIDR3", "GICD_CPENDSGIR0", "GICD_CPENDSGIR1", "GICD_CPENDSGIR2", "GICD_CPENDSGIR3", "GICD_CTLR", "GICD_ICACTIVER0", "GICD_ICACTIVER1", "GICD_ICACTIVER2", "GICD_ICACTIVER3", "GICD_ICACTIVER4", "GICD_ICACTIVER5", "GICD_ICENABLER0", "GICD_ICENABLER1", "GICD_ICENABLER2", "GICD_ICENABLER3", "GICD_ICENABLER4", "GICD_ICENABLER5", "GICD_ICFGR0", "GICD_ICFGR1", "GICD_ICFGR10", "GICD_ICFGR11", "GICD_ICFGR2", "GICD_ICFGR3", "GICD_ICFGR4", "GICD_ICFGR5", "GICD_ICFGR6", "GICD_ICFGR7", "GICD_ICFGR8", "GICD_ICFGR9", "GICD_ICPENDR0", "GICD_ICPENDR1", "GICD_ICPENDR2", "GICD_ICPENDR3", "GICD_ICPENDR4", "GICD_ICPENDR5", "GICD_IGROUPR0", "GICD_IGROUPR1", "GICD_IGROUPR2", "GICD_IGROUPR3", "GICD_IGROUPR4", "GICD_IGROUPR5", "GICD_IIDR", "GICD_IPRIORITYR0", "GICD_IPRIORITYR1", "GICD_IPRIORITYR10", "GICD_IPRIORITYR11", "GICD_IPRIORITYR12", "GICD_IPRIORITYR13", "GICD_IPRIORITYR14", "GICD_IPRIORITYR15", "GICD_IPRIORITYR16", "GICD_IPRIORITYR17", "GICD_IPRIORITYR18", "GICD_IPRIORITYR19", "GICD_IPRIORITYR2", "GICD_IPRIORITYR20", "GICD_IPRIORITYR21", "GICD_IPRIORITYR22", "GICD_IPRIORITYR23", "GICD_IPRIORITYR24", "GICD_IPRIORITYR25", "GICD_IPRIORITYR26", "GICD_IPRIORITYR27", "GICD_IPRIORITYR28", "GICD_IPRIORITYR29", "GICD_IPRIORITYR3", "GICD_IPRIORITYR30", "GICD_IPRIORITYR31", "GICD_IPRIORITYR32", "GICD_IPRIORITYR33", "GICD_IPRIORITYR34", "GICD_IPRIORITYR35", "GICD_IPRIORITYR36", "GICD_IPRIORITYR37", "GICD_IPRIORITYR38", "GICD_IPRIORITYR39", "GICD_IPRIORITYR4", "GICD_IPRIORITYR40", "GICD_IPRIORITYR41", "GICD_IPRIORITYR42", "GICD_IPRIORITYR43", "GICD_IPRIORITYR44", "GICD_IPRIORITYR45", "GICD_IPRIORITYR46", "GICD_IPRIORITYR47", "GICD_IPRIORITYR5", "GICD_IPRIORITYR6", "GICD_IPRIORITYR7", "GICD_IPRIORITYR8", "GICD_IPRIORITYR9", "GICD_ISACTIVER0", "GICD_ISACTIVER1", "GICD_ISACTIVER2", "GICD_ISACTIVER3", "GICD_ISACTIVER4", "GICD_ISACTIVER5", "GICD_ISENABLER0", "GICD_ISENABLER1", "GICD_ISENABLER2", "GICD_ISENABLER3", "GICD_ISENABLER4", "GICD_ISENABLER5", "GICD_ISPENDR0", "GICD_ISPENDR1", "GICD_ISPENDR2", "GICD_ISPENDR3", "GICD_ISPENDR4", "GICD_ISPENDR5", "GICD_ITARGETSR0", "GICD_ITARGETSR1", "GICD_ITARGETSR10", "GICD_ITARGETSR11", "GICD_ITARGETSR12", "GICD_ITARGETSR13", "GICD_ITARGETSR14", "GICD_ITARGETSR15", "GICD_ITARGETSR16", "GICD_ITARGETSR17", "GICD_ITARGETSR18", "GICD_ITARGETSR19", "GICD_ITARGETSR2", "GICD_ITARGETSR20", "GICD_ITARGETSR21", "GICD_ITARGETSR22", "GICD_ITARGETSR23", "GICD_ITARGETSR24", "GICD_ITARGETSR25", "GICD_ITARGETSR26", "GICD_ITARGETSR27", "GICD_ITARGETSR28", "GICD_ITARGETSR29", "GICD_ITARGETSR3", "GICD_ITARGETSR30", "GICD_ITARGETSR31", "GICD_ITARGETSR32", "GICD_ITARGETSR33", "GICD_ITARGETSR34", "GICD_ITARGETSR35", "GICD_ITARGETSR36", "GICD_ITARGETSR37", "GICD_ITARGETSR38", "GICD_ITARGETSR39", "GICD_ITARGETSR4", "GICD_ITARGETSR40", "GICD_ITARGETSR41", "GICD_ITARGETSR42", "GICD_ITARGETSR43", "GICD_ITARGETSR44", "GICD_ITARGETSR45", "GICD_ITARGETSR46", "GICD_ITARGETSR47", "GICD_ITARGETSR5", "GICD_ITARGETSR6", "GICD_ITARGETSR7", "GICD_ITARGETSR8", "GICD_ITARGETSR9", "GICD_PIDR0", "GICD_PIDR1", "GICD_PIDR2", "GICD_PIDR3", "GICD_PIDR4", "GICD_PIDR5", "GICD_PIDR6", "GICD_PIDR7", "GICD_PPISR", "GICD_SGIR", "GICD_SPENDSGIR0", "GICD_SPENDSGIR1", "GICD_SPENDSGIR2", "GICD_SPENDSGIR3", "GICD_SPISR0", "GICD_SPISR1", "GICD_SPISR2", "GICD_SPISR3", "GICD_SPISR4", "GICD_TYPER", "GICH_APR0", "GICH_APR0_Alias0", "GICH_APR0_Alias1", "GICH_APR0_Alias2", "GICH_APR0_Alias3", "GICH_APR0_Alias4", "GICH_APR0_Alias5", "GICH_APR0_Alias6", "GICH_APR0_Alias7", "GICH_EISR0", "GICH_EISR0_Alias0", "GICH_EISR0_Alias1", "GICH_EISR0_Alias2", "GICH_EISR0_Alias3", "GICH_EISR0_Alias4", "GICH_EISR0_Alias5", "GICH_EISR0_Alias6", "GICH_EISR0_Alias7", "GICH_ELSR0", "GICH_ELSR0_Alias0", "GICH_ELSR0_Alias1", "GICH_ELSR0_Alias2", "GICH_ELSR0_Alias3", "GICH_ELSR0_Alias4", "GICH_ELSR0_Alias5", "GICH_ELSR0_Alias6", "GICH_ELSR0_Alias7", "GICH_HCR", "GICH_HCR_Alias0", "GICH_HCR_Alias1", "GICH_HCR_Alias2", "GICH_HCR_Alias3", "GICH_HCR_Alias4", "GICH_HCR_Alias5", "GICH_HCR_Alias6", "GICH_HCR_Alias7", "GICH_LR0", "GICH_LR0_Alias0", "GICH_LR0_Alias1", "GICH_LR0_Alias2", "GICH_LR0_Alias3", "GICH_LR0_Alias4", "GICH_LR0_Alias5", "GICH_LR0_Alias6", "GICH_LR0_Alias7", "GICH_LR1", "GICH_LR1_Alias0", "GICH_LR1_Alias1", "GICH_LR1_Alias2", "GICH_LR1_Alias3", "GICH_LR1_Alias4", "GICH_LR1_Alias5", "GICH_LR1_Alias6", "GICH_LR1_Alias7", "GICH_LR2", "GICH_LR2_Alias0", "GICH_LR2_Alias1", "GICH_LR2_Alias2", "GICH_LR2_Alias3", "GICH_LR2_Alias4", "GICH_LR2_Alias5", "GICH_LR2_Alias6", "GICH_LR2_Alias7", "GICH_LR3", "GICH_LR3_Alias0", "GICH_LR3_Alias1", "GICH_LR3_Alias2", "GICH_LR3_Alias3", "GICH_LR3_Alias4", "GICH_LR3_Alias5", "GICH_LR3_Alias6", "GICH_LR3_Alias7", "GICH_MISR", "GICH_MISR_Alias0", "GICH_MISR_Alias1", "GICH_MISR_Alias2", "GICH_MISR_Alias3", "GICH_MISR_Alias4", "GICH_MISR_Alias5", "GICH_MISR_Alias6", "GICH_MISR_Alias7", "GICH_VMCR", "GICH_VMCR_Alias0", "GICH_VMCR_Alias1", "GICH_VMCR_Alias2", "GICH_VMCR_Alias3", "GICH_VMCR_Alias4", "GICH_VMCR_Alias5", "GICH_VMCR_Alias6", "GICH_VMCR_Alias7", "GICH_VTR", "GICH_VTR_Alias0", "GICH_VTR_Alias1", "GICH_VTR_Alias2", "GICH_VTR_Alias3", "GICH_VTR_Alias4", "GICH_VTR_Alias5", "GICH_VTR_Alias6", "GICH_VTR_Alias7", "GICV_ABPR", "GICV_AEOIR", "GICV_AHPPIR", "GICV_AIAR", "GICV_APR0", "GICV_BPR", "GICV_CTLR", "GICV_DIR", "GICV_EOIR", "GICV_HPPIR", "GICV_IAR", "GICV_IIDR", "GICV_PMR", "GICV_RPR", "ADMA_CH0", "ZDMA_CH_CTRL0", "reserved.1", "OVR_FETCH", "POINT_TYPE", "MODE", "RATE_CTRL", "CONT_ADDR", "CONT", "reserved", "ZDMA_CH_CTRL1", "DST_ISSUE", "SRC_ISSUE", "ZDMA_CH_CTRL2", "EN", "ZDMA_CH_DATA_ATTR", "ARBURST", "ARCACHE", "ARQOS", "ARLEN", "AWBURST", "AWCACHE", "AWQOS", "AWLEN", "ZDMA_CH_DBG0", "CMN_BUF_FREE", "ZDMA_CH_DBG1", "CMN_BUF_OCC", "ZDMA_CH_DSCR_ATTR", "AXCOHRNT", "AXCACHE", "AXQOS", "ZDMA_CH_DST_CUR_DSCR_LSB", "ADDR", "ZDMA_CH_DST_CUR_DSCR_MSB", "ZDMA_CH_DST_CUR_PYLD_LSB", "ZDMA_CH_DST_CUR_PYLD_MSB", "ZDMA_CH_DST_DSCR_WORD0", "LSB", "ZDMA_CH_DST_DSCR_WORD1", "MSB", "ZDMA_CH_DST_DSCR_WORD2", "SIZE", "ZDMA_CH_DST_DSCR_WORD3", "INTR", "COHRNT", "ZDMA_CH_DST_START_LSB", "ZDMA_CH_DST_START_MSB", "ZDMA_CH_ECO", "VAL", "ZDMA_CH_FCI", "PROG_CELL_CNT", "SIDE", "ZDMA_CH_IDS", "DMA_PAUSE", "DMA_DONE", "AXI_WR_DATA", "AXI_RD_DATA", "AXI_RD_DST_DSCR", "AXI_RD_SRC_DSCR", "IRQ_DST_ACCT_ERR", "IRQ_SRC_ACCT_ERR", "BYTE_CNT_OVRFL", "DST_DSCR_DONE", "SRC_DSCR_DONE", "INV_APB", "ZDMA_CH_IEN", "ZDMA_CH_IMR", "ZDMA_CH_IRQ_DST_ACCT", "CNT", "ZDMA_CH_IRQ_SRC_ACCT", "ZDMA_CH_ISR", "ZDMA_CH_RATE_CTRL", "ZDMA_CH_SRC_CUR_DSCR_LSB", "ZDMA_CH_SRC_CUR_DSCR_MSB", "ZDMA_CH_SRC_CUR_PYLD_LSB", "ZDMA_CH_SRC_CUR_PYLD_MSB", "ZDMA_CH_SRC_DSCR_WORD0", "ZDMA_CH_SRC_DSCR_WORD1", "ZDMA_CH_SRC_DSCR_WORD2", "ZDMA_CH_SRC_DSCR_WORD3", "CMD", "TYPE", "ZDMA_CH_SRC_START_LSB", "ZDMA_CH_SRC_START_MSB", "ZDMA_CH_STATUS", "STATE", "ZDMA_CH_TOTAL_BYTE", "ZDMA_CH_WR_ONLY_WORD0", "DATA", "ZDMA_CH_WR_ONLY_WORD1", "ZDMA_CH_WR_ONLY_WORD2", "ZDMA_CH_WR_ONLY_WORD3", "ZDMA_ERR_CTRL", "APB_ERR_RES", "ADMA_CH1", "ADMA_CH2", "ADMA_CH3", "ADMA_CH4", "ADMA_CH5", "ADMA_CH6", "ADMA_CH7", "AFIFM0", "AFIFM_CONTROL", "APB_ERR_RESP", "AFIFM_FUTURE_ECO", "AFIFM_I_DIS", "INVALID_APB", "AFIFM_I_EN", "AFIFM_I_MASK", "AFIFM_I_STS", "AFIFM_RDCTRL", "RAM_EMAB", "RAM_EMASA", "RAM_EMAA", "PAUSE", "FABRIC_QOS_EN", "FABRIC_WIDTH", "AFIFM_RDDEBUG", "AFI_VERSION", "OUT_RDCMDS", "DFIFO_OVERFLOW", "AFIFM_RDFIFO", "CMD_LEVEL", "DATA_LEVEL", "AFIFM_RDISSUE", "IGNORE_SPACE", "CAPABILITY", "AFIFM_RDQoS", "VALUE", "AFIFM_SAFETY_CHK", "CHK_VAL", "AFIFM_TEST", "LOOPBACK_EN", "AFIFM_WRCTRL", "WR_RELEASE_MODE", "AFIFM_WRDEBUG", "OUT_WRCMDS", "AFIFM_WRFIFO", "AFIFM_WRISSUE", "AFIFM_WRQoS", "AFIFM1", "AFIFM2", "AFIFM3", "AFIFM4", "AFIFM5", "AFIFM6", "AMS_CTRL", "DDRPHY_ATO", "value", "DDRPHY_VREF", "ECO_0", "eco_0", "ECO_1", "eco_1", "IDR_0", "pl_alm_15", "pl_alm_14", "pl_alm_13", "pl_alm_12", "pl_alm_11", "pl_alm_10", "pl_alm_9", "pl_alm_8", "pl_alm_7", "pl_alm_6", "pl_alm_5", "pl_alm_4", "pl_alm_3", "pl_alm_2", "pl_alm_1", "pl_alm_0", "ps_alm_15", "ps_alm_14", "ps_alm_13", "ps_alm_12", "ps_alm_11", "ps_alm_10", "ps_alm_9", "ps_alm_8", "ps_alm_7", "ps_alm_6", "ps_alm_5", "ps_alm_4", "ps_alm_3", "ps_alm_2", "ps_alm_1", "ps_alm_0", "IDR_1", "addr_decode_err", "addr_decode_err_pl_sysmon", "addr_decode_err_ps_sysmon", "eos", "eoc", "pl_ot", "ps_lpd_ot", "ps_fpd_ot", "IER_0", "IER_1", "IMR_0", "IMR_1", "ISR_0", "ISR_1", "ITR_0", "ITR_1", "MISC_CTRL", "slverr_enable_drp", "slverr_enable", "MON_STATUS", "jtag_locked", "busy", "channel", "mon_data", "OSC", "ctrl", "PL_SYSMON_CONTROL_STATUS", "accessible", "PSGT_AT0", "PSGT_AT1", "PS_SYSMON_CONTROL_STATUS", "reserved.2", "startup_state", "startup_done", "auto_convst", "convst", "reset_user", "startup_trigger", "RESERVE0", "RESERVE1", "SAFETY_CHK", "data", "VCCAUX", "VCCBRAM", "VCCINT", "VCC_PSBATT", "VCC_PSDDRPLL", "VCC_PSPLL0", "VCC_PSPLL1", "VCC_PSPLL2", "VCC_PSPLL3", "VCC_PSPLL4", "AMS_PL_SYSMON", "ALARM_OT_LOWER", "temperature_alarm", "threshold_mode", "ALARM_OT_UPPER", "ALARM_SUPPLY10_LOWER", "supply_alarm", "ALARM_SUPPLY10_UPPER", "ALARM_SUPPLY1_LOWER", "ALARM_SUPPLY1_UPPER", "ALARM_SUPPLY2_LOWER", "ALARM_SUPPLY2_UPPER", "ALARM_SUPPLY3_LOWER", "ALARM_SUPPLY3_UPPER", "ALARM_SUPPLY4_LOWER", "ALARM_SUPPLY4_UPPER", "ALARM_SUPPLY5_LOWER", "ALARM_SUPPLY5_UPPER", "ALARM_SUPPLY6_LOWER", "ALARM_SUPPLY6_UPPER", "ALARM_SUPPLY7_LOWER", "ALARM_SUPPLY7_UPPER", "ALARM_SUPPLY8_LOWER", "ALARM_SUPPLY8_UPPER", "ALARM_SUPPLY9_LOWER", "ALARM_SUPPLY9_UPPER", "ALARM_TEMPERATURE_LOWER", "ALARM_TEMPERATURE_UPPER", "ALARM_TREMOTE_LOWER", "ALARM_TREMOTE_UPPER", "ALARM_VCCAMS_LOWER", "ALARM_VCCAMS_UPPER", "ANALOG_BUS", "vuser3", "vuser2", "vuser1", "vuser0", "CAL_BIPOLAR_OFFSET", "offset_val", "CAL_BIP_GAIN", "gain_val", "CAL_BIP_GAIN_TARGET", "CAL_INL_STAGE_GAIN", "CAL_SUPPLY_GAIN", "CAL_UNI_GAIN", "CAL_UNI_GAIN_TARGET", "CAL_UNI_HI_CM_OFFSET", "CAL_UNI_LOW_CM_OFFSET", "COMMON_N_DESTS", "channels", "COMMON_N_SOURCE", "source_channel", "CONFIG_REG0", "averaging", "external_mux", "BU", "EC", "ACQ", "mux_channel", "CONFIG_REG1", "sequence_mode", "alarm_disable6to3", "alarm_disable2to0", "over_temp_disable", "CONFIG_REG2", "clock_divider", "power_down", "test_channel_en", "test_mode", "CONFIG_REG3", "i2c_override_en", "i2c_override_addr", "i2c_en", "alarm_disable13to8", "CONFIG_REG4", "low_rate_eos", "sequence_rate", "vuser_enable_hrange", "CSSD_0", "CSSD_1", "CSSD_2", "CSSD_3", "CSSD_4", "CSSD_5", "CSSD_6", "CSSD_7", "CURRENT_MON", "current_val", "EFUSE_STATUS_0", "efuse_val", "EFUSE_STATUS_1", "EFUSE_STATUS_2", "I2C_ADDRESS", "vp_vn", "I2C_VCCAUX", "supply_val", "I2C_VPVN", "MAX_SUPPLY1", "MAX_SUPPLY10", "MAX_SUPPLY2", "MAX_SUPPLY3", "MAX_SUPPLY4", "MAX_SUPPLY5", "MAX_SUPPLY6", "MAX_SUPPLY7", "MAX_SUPPLY8", "MAX_SUPPLY9", "MAX_TEMPERATURE", "temperature", "MAX_TEMPERATURE_REMOTE", "MAX_VCCAMS", "MIN_SUPPLY1", "MIN_SUPPLY10", "MIN_SUPPLY2", "MIN_SUPPLY3", "MIN_SUPPLY4", "MIN_SUPPLY5", "MIN_SUPPLY6", "MIN_SUPPLY7", "MIN_SUPPLY8", "MIN_SUPPLY9", "MIN_TEMPERATURE", "MIN_TEMPERATURE_REMOTE", "MIN_VCCAMS", "PMBUS_IP_REG0", "intvccint_value", "PMBUS_IP_REG1", "PMBUS_IP_REG2", "RSVD_3", "RSVD_4", "RSVD_ALARM_LOWER0", "RSVD_ALARM_LOWER1", "RSVD_ALARM_UPPER0", "RSVD_ALARM_UPPER1", "RSVD_C3", "RSVD_C4", "RSVD_C5", "RSVD_HS_SAMPLE", "RSVD_MAX_SUPPLY", "RSVD_MIN_SUPPLY", "RSVD_S20", "RSVD_S21", "RSVD_SEQ_BASIC_MONITOR", "SEQ_ACQ0", "acq0", "SEQ_ACQ1", "acq1", "SEQ_ACQ2", "acq2", "SEQ_AVERAGE0", "average0", "SEQ_AVERAGE1", "average1", "SEQ_AVERAGE2", "average2", "SEQ_BASIC_MONITOR_CHANNEL0", "channel_basic0", "SEQ_CHANNEL0", "current_mon", "supply3", "vrefn", "vrefp", "supply2", "supply1", "supply6", "supply5", "supply4", "test_channel", "calibration", "SEQ_CHANNEL1", "Vaux0F", "Vaux0E", "Vaux0D", "Vaux0C", "Vaux0B", "Vaux0A", "Vaux09", "Vaux08", "Vaux07", "Vaux06", "Vaux05", "Vaux04", "Vaux03", "Vaux02", "Vaux01", "Vaux00", "SEQ_CHANNEL2", "temperature_remote", "vccams", "supply10", "supply9", "supply8", "supply7", "SEQ_INPUT_MODE0", "input_mode0", "SEQ_INPUT_MODE1", "input_mode1", "SEQ_INPUT_MODE2", "input_mode2", "SEQ_LOW_RATE_CHANNEL0", "channel0", "SEQ_LOW_RATE_CHANNEL1", "channel1", "SEQ_LOW_RATE_CHANNEL2", "channel2", "STATUS_FLAG", "clk_osc_used", "block_in_reset", "jtag_disabled", "jtag_read_only", "internal_ref", "disabled", "alm_6_3", "ot", "alm_2_0", "STATUS_FLAG_1", "alm_tremote", "alm_vccams", "alm_10_7", "SUPPLY1", "SUPPLY10", "SUPPLY2", "SUPPLY3", "SUPPLY4", "SUPPLY5", "SUPPLY6", "SUPPLY7", "SUPPLY8", "SUPPLY9", "SYSMON_OPTINV", "optinv", "SYSMON_TEST_A", "SYSMON_TEST_B", "SYSMON_TEST_C", "SYSMON_TEST_D", "SYSMON_TEST_E", "SYSMON_TEST_F", "SYSMON_TEST_G", "TEMPERATURE", "TEMPERATURE_REMOTE", "TEST_CHANNEL", "TEST_IXPCM", "test_ctrl_enable", "test_ctrl_dut_select", "test_ctrl_dut_mode", "test_ctrl_vdac_code_control", "TEST_REG_0", "test_ctrl", "TEST_REG_1", "TEST_REG_2", "VAUX00", "vaux_val", "VAUX01", "VAUX02", "VAUX03", "VAUX04", "VAUX05", "VAUX06", "VAUX07", "VAUX08", "VAUX09", "VAUX0A", "VAUX0B", "VAUX0C", "VAUX0D", "VAUX0E", "VAUX0F", "VCCAMS", "VP_VN", "VREFN", "VREFP", "AMS_PS_SYSMON", "APM_CCI_INTC", "CR", "STR_FIFO_RST", "GCCR_RST", "GCCR_EN", "reserved.3", "EVNT_LOG_EXT_TRIG", "EVNT_LOG_EN", "LATENCY_READ_END", "LATENCY_READ_START", "LATENCY_WRITE_END", "LATENCY_WRITE_START", "ID_MASKING_EN", "MET_EXT_TRIG", "MET_CNT_RST", "MET_CNT_EN", "FECR", "MET9_FLG_EN", "MET8_FLG_EN", "MET7_FLG_EN", "MET6_FLG_EN", "MET5_FLG_EN", "MET4_FLG_EN", "MET3_FLG_EN", "MET2_FLG_EN", "MET1_FLG_EN", "MET0_FLG_EN", "SMP_CNT_LAPSE_FLG", "GCC_OFVL_FLG", "EXT_EVNT_STRT_FLG", "EXT_EVNT_STOP_FLG", "EXT_EVNT_FLG_EN", "SFT_DATA_FLG_EN", "LAST_READ_FLG", "FIRST_READ_FLG", "READ_ADDR_FLG", "RESPONSE_FLG", "LAST_WRITE_FLG", "FIRST_WRITE_FLG", "WRITE_ADDR_FLG", "GCCR_H", "GLBCLKCNT_HIGHER", "GCCR_L", "GLBCLKCNT_LOWER", "GIER", "GIE", "IER", "MET_CT9_OVFLINT_EN", "MET_CT8_OVFLINT_EN", "MET_CT7_OVFLINT_EN", "MET_CT6_OVFLINT_EN", "MET_CT5_OVFLINT_EN", "MET_CT4_OVFLINT_EN", "MET_CT3_OVFLINT_EN", "MET_CT2_OVFLINT_EN", "MET_CT1_OVFLINT_EN", "MET_CT0_OVFLINT_EN", "EVNT_LOG_FIFOINT_EN", "SMPL_INTRVL_OVFLINT_EN", "GLBCLKCNT_OVFLINT_EN", "IR_0", "MET_INC", "IR_1", "IR_2", "IR_3", "IR_4", "IR_5", "IR_6", "IR_7", "ISR", "MET_CT9_OVFLINT", "MET_CT8_OVFLINT", "MET_CT7_OVFLINT", "MET_CT6_OVFLINT", "MET_CT5_OVFLINT", "MET_CT4_OVFLINT", "MET_CT3_OVFLINT", "MET_CT2_OVFLINT", "MET_CT1_OVFLINT", "MET_CT0_OVFLINT", "EVNT_LOG_FIFOINT", "SMPL_INTRVL_OVFLINT", "GLBCLKCNT_OVFLINT", "MCLER_0", "MET_CUTOFF", "MCLER_1", "MCLER_2", "MCLER_3", "MCLER_4", "MCLER_5", "MCLER_6", "MCLER_7", "MCR_0", "MET_CT", "MCR_1", "MCR_2", "MCR_3", "MCR_4", "MCR_5", "MCR_6", "MCR_7", "MSR_0", "MET_CT3_SLOT", "MET_CT3_SEL", "MET_CT2_SLOT", "MET_CT2_SEL", "MET_CT1_SLOT", "MET_CT1_SEL", "MET_CT0_SLOT", "MET_CT0_SEL", "MSR_1", "MET_CT7_SLOT", "MET_CT7_SEL", "MET_CT6_SLOT", "MET_CT6_SEL", "MET_CT5_SLOT", "MET_CT5_SEL", "MET_CT4_SLOT", "MET_CT4_SEL", "MSR_2", "MET_CT9_SLOT", "MET_CT9_SEL", "MET_CT8_SLOT", "MET_CT8_SEL", "RIDMR", "RIDM", "RIDR", "RID", "RR_0", "RANGE_HIGH", "RANGE_LOW", "RR_1", "RR_2", "RR_3", "RR_4", "RR_5", "RR_6", "RR_7", "SICR", "LOAD", "ENABLE", "SIR", "SMPL_INTRVL_SIR", "SIR_0", "SMPL_INC", "SIR_1", "SIR_2", "SIR_3", "SIR_4", "SIR_5", "SIR_6", "SIR_7", "SISR", "SMPL_READ", "SMCR_0", "SMPL_CNT", "SMCR_1", "SMCR_2", "SMCR_3", "SMCR_4", "SMCR_5", "SMCR_6", "SMCR_7", "SWDR", "SFT_DATA", "WIDMR", "WIDM", "WIDR", "WID", "APM_DDR", "IR_8", "IR_9", "MCLER_8", "MCLER_9", "MCR_8", "MCR_9", "RR_8", "RR_9", "SIR_8", "SIR_9", "SMCR_8", "SMCR_9", "APM_INTC_OCM", "APM_LPD_FPD", "APU", "ACE_CTRL", "CONFIG_0", "CFGTE", "CFGEND", "VINITHI", "AA64nAA32", "CONFIG_1", "L2RSTDISABLE", "L1RSTDISABLE", "CP15DISABLE", "ECO", "spare", "ERR_CTRL", "PSLVERR", "IDS", "IEN", "IMR", "PWRCTL", "CLREXMONREQ", "L2FLUSHREQ", "CPUPWRDWNREQ", "PWRSTAT", "CLREXMONACK", "L2FLUSHDONE", "DBGNOPWRDWN", "RAM_ADJ_0", "L1_itag_EMAS", "L1_itag_EMAW", "L1_itag_EMA", "L1_idata_EMAS", "L1_idata_EMAW", "L1_idata_EMA", "L1_dtag_EMAS", "L1_dtag_EMAW", "L1_dtag_EMA", "L1_ddata_EMAS", "L1_ddata_EMAW", "L1_ddata_EMA", "RAM_ADJ_1", "tlb_EMAS", "tlb_EMAW", "tlb_EMA", "dirty_EMAS", "dirty_EMAW", "dirty_EMA", "btac1_EMAS", "btac1_EMAW", "btac1_EMA", "btac0_EMAS", "btac0_EMAW", "btac0_EMA", "RAM_ADJ_2", "etf_EMAS", "etf_EMAW", "etf_EMA", "SCU_tag_EMAS", "SCU_tag_EMAW", "SCU_tag_EMA", "L2_victim_EMAS", "L2_victim_EMAW", "L2_victim_EMA", "RAM_ADJ_3", "L2_tagecc_EMAS", "L2_tagecc_EMAW", "L2_tagecc_EMA", "L2_tag_EMAS", "L2_tag_EMAW", "L2_tag_EMA", "L2_dataecc_EMAS", "L2_dataecc_EMAW", "L2_dataecc_EMA", "L2_data_EMAS", "L2_data_EMAW", "L2_data_EMA", "RVBARADDR0H", "RVBARADDR0L", "RVBARADDR1H", "RVBARADDR1L", "RVBARADDR2H", "RVBARADDR2L", "RVBARADDR3H", "RVBARADDR3L", "SNOOP_CTRL", "ACE_inact", "ACP_inact", "XPD_CTRL0", "delay_spare", "cmp_sel", "delay_cell_type", "delay_vt_type", "delay_value", "path_sel", "XPD_CTRL1", "clk_spare", "clk_phase_sel", "clk_vt_type", "clk_cell_type", "clk_insert_dly", "clk_sel", "XPD_CTRL2", "ctrl_spare", "enable", "XPD_CTRL3", "dcycle_cnt_value", "dcycle_high_low", "dcycle_cnt_clr", "dcycle_start", "XPD_REG0", "pre_load", "XPD_REG1", "expected", "XPD_SOFT_RST", "clk2", "clk1", "clk0", "XPD_STAT", "cmp_result", "cmp_done", "AXIPCIE_DMA0", "DMA_CHANNEL_AXI_INTERRUPT_ASSERT", "axi_software_interrupt", "DMA_CHANNEL_AXI_INTERRUPT_CONTROL", "coalesce_count", "sgl_int_enable", "dma_err_int_enable", "interrupt_enable", "DMA_CHANNEL_AXI_INTERRUPT_STATUS", "software_int", "dma_sgl_int", "dma_error_int", "DMA_CHANNEL_DMA_CONTROL", "cmpl_stat_q_elem_size", "dma_reset", "dma_enable", "DMA_CHANNEL_DMA_STATUS", "channel_present", "channel_number", "dma_running", "DMA_CHANNEL_DST_Q_LIMIT", "limit", "DMA_CHANNEL_DST_Q_NEXT", "next", "DMA_CHANNEL_DST_Q_PTR_HI", "start_addr_hi", "DMA_CHANNEL_DST_Q_PTR_LO", "start_addr_lo", "read_attr", "queue_enable", "queue_location", "DMA_CHANNEL_DST_Q_SIZE", "queue_size", "DMA_CHANNEL_PCIE_INTERRUPT_ASSERT", "pcie_software_interrupt", "DMA_CHANNEL_PCIE_INTERRUPT_CONTROL", "interrupt_mask", "DMA_CHANNEL_PCIE_INTERRUPT_STATUS", "DMA_CHANNEL_SCRATCH0", "scratch0", "DMA_CHANNEL_SCRATCH1", "scratch1", "DMA_CHANNEL_SCRATCH2", "scratch2", "DMA_CHANNEL_SCRATCH3", "scratch3", "DMA_CHANNEL_SRC_Q_LIMIT", "DMA_CHANNEL_SRC_Q_NEXT", "DMA_CHANNEL_SRC_Q_PTR_HI", "DMA_CHANNEL_SRC_Q_PTR_LO", "DMA_CHANNEL_SRC_Q_SIZE", "DMA_CHANNEL_STAD_Q_LIMIT", "DMA_CHANNEL_STAD_Q_NEXT", "DMA_CHANNEL_STAD_Q_PTR_HI", "DMA_CHANNEL_STAD_Q_PTR_LO", "DMA_CHANNEL_STAD_Q_SIZE", "DMA_CHANNEL_STAS_Q_LIMIT", "DMA_CHANNEL_STAS_Q_NEXT", "DMA_CHANNEL_STAS_Q_PTR_HI", "DMA_CHANNEL_STAS_Q_PTR_LO", "DMA_CHANNEL_STAS_Q_SIZE", "AXIPCIE_DMA1", "AXIPCIE_DMA2", "AXIPCIE_DMA3", "AXIPCIE_EGRESS0", "TRAN_EGRESS_CAPABILITIES", "egress_size_max", "egress_size_offset", "egress_present", "TRAN_EGRESS_CONTROL", "egress_attr_w", "egress_attr_r", "egress_attr_enable", "egress_size", "reserved.4", "egress_invalid", "egress_security_enable", "reserved.5", "egress_enable", "TRAN_EGRESS_DST_BASE_HI", "egress_dst_base_hi", "TRAN_EGRESS_DST_BASE_LO", "egress_dst_base_lo", "TRAN_EGRESS_SRC_BASE_HI", "egress_src_base_hi", "TRAN_EGRESS_SRC_BASE_LO", "egress_src_base_lo", "TRAN_EGRESS_STATUS", "wr_pending_ctr", "rd_pending_ctr", "AXIPCIE_EGRESS1", "AXIPCIE_EGRESS2", "AXIPCIE_EGRESS3", "AXIPCIE_EGRESS4", "AXIPCIE_EGRESS5", "AXIPCIE_EGRESS6", "AXIPCIE_EGRESS7", "AXIPCIE_INGRESS0", "TRAN_INGRESS_CAPABILITIES", "ingress_size_max", "ingress_size_offset", "ingress_present", "TRAN_INGRESS_CONTROL", "ingress_attr_w", "ingress_attr_r", "ingress_attr_enable", "ingress_size", "ingress_invalid", "ingress_security_enable", "ingress_enable", "TRAN_INGRESS_DST_BASE_HI", "ingress_dst_base_hi", "TRAN_INGRESS_DST_BASE_LO", "ingress_dst_base_lo", "TRAN_INGRESS_SRC_BASE_HI", "ingress_src_base_hi", "TRAN_INGRESS_SRC_BASE_LO", "ingress_src_base_lo", "TRAN_INGRESS_STATUS", "AXIPCIE_INGRESS1", "AXIPCIE_INGRESS2", "AXIPCIE_INGRESS3", "AXIPCIE_INGRESS4", "AXIPCIE_INGRESS5", "AXIPCIE_INGRESS6", "AXIPCIE_INGRESS7", "AXIPCIE_MAIN", "BRIDGE_CORE_CFG_AXI_MASTER", "cfg_m_max_rd_req_size", "cfg_m_max_wr_req_size", "BRIDGE_CORE_CFG_AXI_M_R_TICK_COUNT", "axi_m_r_tick_count", "BRIDGE_CORE_CFG_AXI_M_W_TICK_COUNT", "axi_m_w_tick_count", "BRIDGE_CORE_CFG_CRS_RPL_TICK_COUNT", "crs_rpl_tick_count", "BRIDGE_CORE_CFG_INTERRUPT", "cfg_pcie_int_axi_pcie_n", "BRIDGE_CORE_CFG_PCIE_CREDIT", "cfg_pcie_credit_en", "cfg_pcie_credit_ch_inf", "cfg_pcie_credit_cd_inf", "cfg_pcie_credit_ch_val", "cfg_pcie_credit_cd_val", "BRIDGE_CORE_CFG_PCIE_RELAXED_ORDER", "cfg_enable_cfgio_wr_ro", "cfg_enable_dma_ro", "BRIDGE_CORE_CFG_PCIE_RX0", "cfg_disable_pcie_dma_reg_access", "cfg_disable_pcie_bridge_reg_access", "cfg_dma_reg_bar", "BRIDGE_CORE_CFG_PCIE_RX1", "cfg_rd_ur_is_ur_ok1s_n", "cfg_pcie_rx_arcache", "cfg_pcie_rx_awcache", "BRIDGE_CORE_CFG_PCIE_RX_MSG_FILTER", "cfg_desired_ven_msg_ven_id", "cfg_desired_ven_msg_ven_inv", "cfg_desired_ven_msg_en", "cfg_enable_oth_msg_fwd", "cfg_enable_ven_msg_fwd", "cfg_enable_slt_msg_fwd", "cfg_enable_err_msg_fwd", "cfg_enable_int_msg_fwd", "cfg_enable_pm_msg_fwd", "BRIDGE_CORE_CFG_PCIE_TX", "cfg_pcie_tx_cut_through", "BRIDGE_CORE_CFG_RAM_DISABLE0", "cfg_ram_dma_sgl_dst_dis_cor", "cfg_ram_dma_sgl_src_dis_cor", "cfg_ram_dma_ch_reg_dis_cor", "cfg_ram_dma_msix_tab_dis_cor", "cfg_ram_dma_axi_s_w_dis_cor", "cfg_ram_dma_axi_m_r_dis_cor", "cfg_ram_dma_pcie_s_cd_dis_cor", "cfg_ram_dma_pcie_s_ra_dis_cor", "cfg_ram_dma_pcie_s_w_dis_cor", "cfg_ram_dma_pcie_s_wa_dis_cor", "cfg_ram_dma_pcie_tx_w_dis_cor", "cfg_ram_dma_pcie_m_r_dis_cor", "BRIDGE_CORE_CFG_RAM_DISABLE1", "cfg_ram_dma_sgl_dst_dis_err", "cfg_ram_dma_sgl_src_dis_err", "cfg_ram_dma_ch_reg_dis_err", "cfg_ram_dma_msix_tab_dis_err", "cfg_ram_dma_axi_s_w_dis_err", "cfg_ram_dma_axi_m_r_dis_err", "cfg_ram_dma_pcie_s_cd_dis_err", "cfg_ram_dma_pcie_s_ra_dis_err", "cfg_ram_dma_pcie_s_w_dis_err", "cfg_ram_dma_pcie_s_wa_dis_err", "cfg_ram_dma_pcie_tx_w_dis_err", "cfg_ram_dma_pcie_m_r_dis_err", "BRIDGE_CORE_CFG_RQ_REQ_ORDER", "cfg_pcie_req_order_strict", "cfg_axi_req_order_strict", "cfg_axi_req_order_id_mask", "E_BREG_BASE_HI", "breg_base_hi", "E_BREG_BASE_LO", "breg_base_lo", "E_BREG_CAPABILITIES", "breg_size_max", "breg_size_offset", "breg_present", "E_BREG_CONTROL", "breg_size", "breg_security_enable", "breg_enable_force", "breg_enable", "E_BREG_STATUS", "E_DREG_BASE_HI", "dma_base_hi", "E_DREG_BASE_LO", "dma_base_lo", "E_DREG_CAPABILITIES", "dma_size_max", "dma_size_offset", "dma_present", "E_DREG_CONTROL", "dma_size", "dma_security_enable", "E_DREG_STATUS", "E_ECAM_BASE_HI", "ecam_base_hi", "E_ECAM_BASE_LO", "ecam_base_lo", "E_ECAM_CAPABILITIES", "ecam_size_max", "ecam_size_offset", "ecam_present", "E_ECAM_CONTROL", "ecam_size", "ecam_security_enable", "ecam_enable", "E_ECAM_STATUS", "E_ESUB_CAPABILITIES", "subtractive_decode_present", "E_ESUB_CONTROL", "egress_sub_enable", "E_ESUB_STATUS", "E_MSXP_BASE_HI", "msxp_base_hi", "E_MSXP_BASE_LO", "msxp_base_lo", "E_MSXP_CAPABILITIES", "msxp_size_max", "msxp_size_offset", "msxp_present", "E_MSXP_CONTROL", "msxp_size", "msxp_security_enable", "msxp_enable", "E_MSXP_STATUS", "E_MSXT_BASE_HI", "msxt_base_hi", "E_MSXT_BASE_LO", "msxt_base_lo", "E_MSXT_CAPABILITIES", "msxt_size_max", "msxt_size_offset", "msxt_present", "E_MSXT_CONTROL", "msxt_size", "msxt_security_enable", "msxt_enable", "E_MSXT_STATUS", "I_ISUB_CAPABILITIES", "I_ISUB_CONTROL", "ingress_sub_enable", "I_ISUB_STATUS", "I_MSII_BASE_HI", "i_msii_base_hi", "I_MSII_BASE_LO", "i_msii_base_lo", "I_MSII_CAPABILITIES", "i_msii_size_max", "i_msii_size_offset", "i_msii_present", "I_MSII_CONTROL", "i_msii_size", "i_msii_status_enable", "i_msii_enable", "I_MSIX_BASE_HI", "i_msix_base_hi", "I_MSIX_BASE_LO", "i_msix_base_lo", "I_MSIX_CAPABILITIES", "i_msix_size_max", "i_msix_size_offset", "i_msix_present", "I_MSIX_CONTROL", "i_msix_size", "i_msix_enable", "MSGF_DMA_MASK", "msgf_dma_mask", "MSGF_DMA_STATUS", "msgf_dma_status", "MSGF_LEG_MASK", "msgf_leg_mask_intd", "msgf_leg_mask_intc", "msgf_leg_mask_intb", "msgf_leg_mask_inta", "MSGF_LEG_STATUS", "msgf_leg_status_intd", "msgf_leg_status_intc", "msgf_leg_status_intb", "msgf_leg_status_inta", "MSGF_MISC_EGRESS_ID", "egress_error_id", "MSGF_MISC_INGRESS_ID", "ingress_error_id", "MSGF_MISC_MASK", "pcie_core_event_mask", "egress_address_translation_error_mask", "ingress_address_translation_error_mask", "master_error_mask", "slave_error_mask", "uncorrectable_write_error_mask", "rx_msg_overflow_mask", "rx_msg_avail_mask", "MSGF_MISC_MASTER_ID", "master_error_id", "MSGF_MISC_SLAVE_ID", "slave_error_id", "MSGF_MISC_STATUS", "pcie_core_event", "egress_address_translation_error", "ingress_address_translation_error", "master_error", "slave_error", "uncorrectable_write_error", "rx_msg_overflow", "rx_msg_avail", "MSGF_MSI_MASK_HI", "msgf_msi_mask", "MSGF_MSI_MASK_LO", "MSGF_MSI_STATUS_HI", "msgf_msi_status", "MSGF_MSI_STATUS_LO", "MSGF_RX_FIFO_ADDRESS_HI", "address_hi", "MSGF_RX_FIFO_ADDRESS_LO", "address_lo", "MSGF_RX_FIFO_DATA", "MSGF_RX_FIFO_LEVEL", "level", "MSGF_RX_FIFO_MSG", "message_tag", "message_code", "message_payload_present", "message_routing", "MSGF_RX_FIFO_POP", "pop", "MSGF_RX_FIFO_TYPE", "requester_id", "intr_type", "TX_PCIE_IO_ADDRESS", "io_address", "TX_PCIE_IO_CONTROL", "io_be", "io_type", "TX_PCIE_IO_DATA", "io_data", "TX_PCIE_IO_DONE_DATA", "io_done_data", "TX_PCIE_IO_EXECUTE", "io_done_status", "io_done", "io_busy", "io_execute", "TX_PCIE_MSG_CONTROL", "msg_has_data", "msg_tag", "msg_code", "msg_fmt_type", "TX_PCIE_MSG_DATA", "msg_data", "TX_PCIE_MSG_EXECUTE", "msg_done_status", "msg_done", "msg_busy", "msg_execute", "TX_PCIE_MSG_SPECIFIC_HI", "msg_tlp_hdr15", "msg_tlp_hdr14", "msg_tlp_hdr13", "msg_tlp_hdr12", "TX_PCIE_MSG_SPECIFIC_LO", "msg_tlp_hdr11", "msg_tlp_hdr10", "msg_tlp_hdr9", "msg_tlp_hdr8", "BBRAM", "bbram_0", "bbram_1", "bbram_2", "bbram_3", "bbram_4", "bbram_5", "bbram_6", "bbram_7", "bbram_8", "bbram_aes_crc", "aes_crc_value", "bbram_ctrl", "zeroize", "bbram_eco", "bbram_idr", "apb_slverr", "bbram_ier", "bbram_imr", "bbram_isr", "bbram_slverr", "bbram_status", "aes_crc_pass", "aes_crc_done", "bbram_zeroized", "pgm_mode", "pgm_mode_value", "CAN0", "AFIR1", "AIIDH", "AISRR", "AIIDE", "AIIDL", "AIRTR", "AFIR2", "AFIR3", "AFIR4", "AFMR1", "AMIDH", "AMSRR", "AMIDE", "AMIDL", "AMRTR", "AFMR2", "AFMR3", "AFMR4", "AFR", "UAF4", "UAF3", "UAF2", "UAF1", "BRPR", "BRP", "BTR", "SJW", "TS2", "TS1", "ECR", "REC", "TEC", "ESR", "ACKER", "BERR", "STER", "FMER", "CRCER", "ICR", "CTXFEMP", "CTXFWMEMP", "CRXFWMFLL", "CWKUP", "CSLP", "CBSOFF", "CERROR", "CRXNEMP", "CRXOFLW", "CRXUFLW", "CRXOK", "CTXBFLL", "CTXFLL", "CTXOK", "CARBLST", "ETXFEMP", "ETXFWMEMP", "ERXFWMFLL", "EWKUP", "ESLP", "EBSOFF", "EERROR", "ERXNEMP", "ERXOFLW", "ERXUFLW", "ERXOK", "ETXBFLL", "ETXFLL", "ETXOK", "EARBLST", "TXFEMP", "TXFWMEMP", "RXFWMFLL", "WKUP", "SLP", "BSOFF", "ERROR", "RXNEMP", "RXOFLW", "RXUFLW", "RXOK", "TXBFLL", "TXFLL", "TXOK", "ARBLST", "MSR", "SNOOP", "LBACK", "SLEEP", "RXFIFO_DATA1", "DB0", "DB1", "DB2", "DB3", "RXFIFO_DATA2", "DB4", "DB5", "DB6", "DB7", "RXFIFO_DLC", "DLC", "RXT", "RXFIFO_ID", "IDH", "SRRRTR", "IDE", "IDL", "RTR", "SR", "ACFBSY", "ESTAT", "ERRWRN", "BBSY", "BIDLE", "NORMAL", "CONFIG", "SRR", "CEN", "SRST", "TCR", "CTS", "TXFIFO_DATA1", "TXFIFO_DATA2", "TXFIFO_DLC", "TXFIFO_ID", "TXHPB_DATA1", "TXHPB_DATA2", "TXHPB_DLC", "TXHPB_ID", "WIR", "EW", "FW", "CAN1", "CCI_GPV", "Component_ID0", "Component_ID1", "Component_ID2", "Component_ID3", "Control_Override_Register", "Disable_Retry_Reduction_Buffers", "Disable_Priority_Promotion", "Terminate_Barriers", "Disable_Speculative_Fetches", "DVM_Message_Disable", "Snoop_Disable", "Cycle_Count_Overflow", "CCNT_OVERFLOW", "Cycle_Counter", "CCNT", "Cycle_Counter_Control", "CCNT_EN", "ESR0", "EVT_IF0", "EVT_CNT0", "ESR1", "EVT_IF1", "EVT_CNT1", "ESR2", "EVT_IF2", "EVT_CNT2", "ESR3", "EVT_IF3", "EVT_CNT3", "Event_Counter0", "CNT0", "Event_Counter0_Control", "CNT0_EN", "Event_Counter0_Overflow", "CNT0_OVERFLOW", "Event_Counter1", "CNT1", "Event_Counter1_Control", "CNT1_EN", "Event_Counter1_Overflow", "CNT1_OVERFLOW", "Event_Counter2", "CNT2", "Event_Counter2_Control", "CNT2_EN", "Event_Counter2_Overflow", "CNT2_OVERFLOW", "Event_Counter3", "CNT3", "Event_Counter3_Control", "CNT3_EN", "Event_Counter3_Overflow", "CNT3_OVERFLOW", "Imprecise_Error_Register", "Imp_Err_S4", "Imp_Err_S3", "Imp_Err_S2", "Imp_Err_S1", "Imp_Err_S0", "Imp_Err_M2", "Imp_Err_M1", "Imp_Err_M0", "Latency_Regulation_Register_S0", "AR_Scale_Fact", "AW_Scale_Fact", "Latency_Regulation_Register_S1", "Latency_Regulation_Register_S2", "Latency_Regulation_Register_S3", "Latency_Regulation_Register_S4", "Max_OT_Register_S0", "Int_OT_AR", "Frac_OT_AR", "Int_OT_AW", "Frac_OT_AW", "Max_OT_Register_S1", "Max_OT_Register_S2", "Performance_Monitor_Control_Register", "PMU_Count_Num", "DP", "EX", "CCD", "CCR", "RST", "Peripheral_ID0", "peripheral_id0", "Peripheral_ID1", "peripheral_id1", "Peripheral_ID2", "periph_id_2", "Peripheral_ID3", "rev_and", "cust_mod_num", "Peripheral_ID4", "periph_id_4", "Peripheral_ID5", "periph_id_5", "Peripheral_ID6", "periph_id_6", "Peripheral_ID7", "periph_id_7", "Qos_Control_Register_S0", "QoS_regulation_disabled", "Bandwidth_regulation_mode", "ARQOS_regulation_mode", "AWQOS_regulation_mode", "AR_OT_regulation", "AW_OT_regulation", "ARQOS_regulation", "AWQOS_regulation", "Qos_Control_Register_S1", "Qos_Control_Register_S2", "Qos_Control_Register_S3", "Qos_Control_Register_S4", "Qos_Range_Register_S0", "Max_ARQOS", "Min_ARQOS", "Max_AWQOS", "Min_AWQOS", "Qos_Range_Register_S1", "Qos_Range_Register_S2", "Qos_Range_Register_S3", "Qos_Range_Register_S4", "Read_Qos_Override_Register_S0", "ARQOS_override_readback", "ARQOS_value", "Read_Qos_Override_Register_S1", "Read_Qos_Override_Register_S2", "Read_Qos_Override_Register_S3", "Read_Qos_Override_Register_S4", "Secure_Access_Register", "Secure_Access_Control", "Shareable_Override_Register_S0", "AxDomain_Override", "Shareable_Override_Register_S1", "Shareable_Override_Register_S2", "Snoop_Control_Register_S0", "Support_DVMs", "Support_snoops", "Enable_DVMs", "Snoop_Control_Register_S1", "Snoop_Control_Register_S2", "Snoop_Control_Register_S3", "Enable_snoops", "Snoop_Control_Register_S4", "Speculation_Control_Register", "Disable_Speculative_Fetches_S4", "Disable_Speculative_Fetches_S3", "Disable_Speculative_Fetches_S2", "Disable_Speculative_Fetches_S1", "Disable_Speculative_Fetches_S0", "Disable_Speculative_Fetches_M2", "Disable_Speculative_Fetches_M1", "Disable_Speculative_Fetches_M0", "Status_Register", "CCI_Status", "Target_Latency_Register_S0", "AR_Lat", "AW_Lat", "Target_Latency_Register_S1", "Target_Latency_Register_S2", "Target_Latency_Register_S3", "Target_Latency_Register_S4", "Write_Qos_Override_Register_S0", "AWQOS_override_readback", "AWQOS_value", "Write_Qos_Override_Register_S1", "Write_Qos_Override_Register_S2", "Write_Qos_Override_Register_S3", "Write_Qos_Override_Register_S4", "CCI_REG", "CCI_MISC_CTRL", "niden", "spinden", "EVNTQOS_S0", "AW", "AR", "EVNTQOS_S1", "EVNTQOS_S2", "EVNTQOS_S3", "EVNTQOS_S4", "ccnt_oflw", "ec3_oflw", "ec2_oflw", "ec1_oflw", "ec0_oflw", "errorirq", "CORESIGHT_A53_CTI_0", "ASICCTL", "AUTHSTATUS", "NSNID", "NSID", "CIDR0", "PRMBL_0", "CIDR1", "CLASS", "PRMBL_1", "CIDR2", "PRMBL_2", "CIDR3", "PRMBL_3", "CLAIMCLR", "CLAIM_x", "CLAIMSET", "CTIAPPCLEAR", "APPCLEAR", "CTIAPPPULSE", "APPULSE", "CTIAPPSET", "APPSET", "CTICHINSTATUS", "CTICHOUTSTATUS", "CTICONTROL", "GLBEN", "CTIGATE", "CTIGATEEN", "CTIINEN0", "TRIGINEN", "CTIINEN1", "CTIINEN2", "CTIINEN3", "CTIINEN4", "CTIINEN5", "CTIINEN6", "CTIINEN7", "CTIINTACK", "INTACK", "CTIOUTEN0", "TRIGOUTEN", "CTIOUTEN1", "CTIOUTEN2", "CTIOUTEN3", "CTIOUTEN4", "CTIOUTEN5", "CTIOUTEN6", "CTIOUTEN7", "CTITRIGINSTATUS", "TRIGINSTATUS", "CTITRIGOUTSTATUS", "TRIGOUTSTATUS", "DEVAFF0", "CTIDEVAFF0", "DEVAFF1", "CTIDEVAFF1", "DEVARCH", "ARCHITECT", "PRESENT", "REVISION", "ARCHID", "DEVID", "INOUT", "NUMCHAN", "NUMTRIG", "EXTMUXNUM", "DEVTYPE", "SUB", "MAJOR", "ITCTRL", "IME", "LAR", "KEY", "LSR", "nTT", "SLK", "SLI", "PIDR0", "PART_0", "PIDR1", "DES_0", "PART_1", "PIDR2", "JEDEC", "DES_1", "PIDR3", "REVAND", "CMOD", "PIDR4", "DES_2", "PIDR5", "PIDR6", "PIDR7", "CORESIGHT_A53_CTI_1", "CORESIGHT_A53_CTI_2", "CORESIGHT_A53_CTI_3", "CORESIGHT_A53_DBG_0", "SNID", "SID", "CLAIM", "DBGBCR0_EL1", "BT", "LBN", "SSC", "HMC", "BAS", "PMC", "E", "DBGBCR1_EL1", "DBGBCR2_EL1", "DBGBCR3_EL1", "DBGBCR4_EL1", "DBGBCR5_EL1", "DBGBVR0_EL1_31to0", "VA", "DBGBVR0_EL1_63to32", "RESS", "DBGBVR1_EL1_31to0", "DBGBVR1_EL1_63to32", "DBGBVR2_EL1_31to0", "DBGBVR2_EL1_63to32", "DBGBVR3_EL1_31to0", "DBGBVR3_EL1_63to32", "DBGBVR4_EL1_31to0", "DBGBVR4_EL1_63to32", "DBGBVR5_EL1_31to0", "DBGBVR5_EL1_63to32", "DBGDTRRX_EL0", "DBGDTRTX_EL0", "DBGWCR0_EL1", "MASK", "WT", "LSC", "PAC", "DBGWCR1_EL1", "DBGWCR2_EL1", "DBGWCR3_EL1", "DBGWCR4_EL1", "DBGWCR5_EL1", "DBGWVR0_EL1_31to0", "DBGWVR0_EL1_63to32", "DBGWVR1_EL1_31to0", "DBGWVR1_EL1_63to32", "DBGWVR2_EL1_31to0", "DBGWVR2_EL1_63to32", "DBGWVR3_EL1_31to0", "DBGWVR3_EL1_63to32", "DBGWVR4_EL1_31to0", "DBGWVR4_EL1_63to32", "DBGWVR5_EL1_31to0", "DBGWVR5_EL1_63to32", "EDDEVAFF0", "EDDEVAFF1", "AuxRegs", "PCSample", "DEVID1", "PCSROffset", "DEVID2", "EDCIDSR", "CONTEXTIDR", "EDECCR", "NSE", "SE", "EDECR", "SS", "RCE", "OSUCE", "EDESR", "RC", "OSUC", "EDITR", "T32Second", "T32First", "EDPCSR_31to0", "EDPCSR_63to32", "EDPRCR", "COREPURQ", "CWRR", "CORENPDRQ", "EDPRSR", "SDR", "SPMAD", "EPMAD", "SDAD", "EDAD", "DLK", "OSLK", "HALTED", "R", "SPD", "PU", "EDRCR", "CBRRQ", "CSPA", "CSE", "EDSCR", "RXfull", "TXfull", "ITO", "RXO", "TXU", "PipeAdv", "ITE", "INTdis", "TDA", "MA", "NS", "SDD", "HDE", "RW", "EL", "A", "ERR", "STATUS", "EDVIDSR", "E2", "E3", "HV", "VMID", "EDWAR_31to0", "EDWAR_63to32", "ID_AA64DFR0_EL1_31to0", "CTX_CMPs", "WRPs", "BRPs", "PMUVer", "TraceVer", "DebugVer", "ID_AA64DFR0_EL1_63to32", "ID_AA64DFR1_EL1_31to0", "ID_AA64DFR1_EL1_63to32", "ID_AA64ISAR0_EL1_31to0", "CRC32", "SHA2", "SHA1", "AES", "ID_AA64ISAR0_EL1_63to32", "ID_AA64ISAR1_EL1_31to0", "ID_AA64ISAR1_EL1_63to32", "ID_AA64MMFR0_EL1_31to0", "TGran4", "TGran64", "TGran16", "BigEndEL0", "SNSMem", "BigEnd", "ASIDBits", "PARange", "ID_AA64MMFR0_EL1_63to32", "ID_AA64MMFR1_EL1_31to0", "ID_AA64MMFR1_EL1_63to32", "ID_AA64PFR0_EL1_31to0", "GIC", "AdvSIMD", "FP", "EL3", "EL2", "EL1", "EL0", "ID_AA64PFR0_EL1_63to32", "ID_AA64PFR1_EL1_31to0", "ID_AA64PFR1_EL1_63to32", "MIDR_EL1", "Implementer", "Variant", "Architecture", "PartNum", "Revision", "OSLAR_EL1", "CORESIGHT_A53_DBG_1", "CORESIGHT_A53_DBG_2", "CORESIGHT_A53_DBG_3", "CORESIGHT_A53_ETM_0", "ACATRn0", "DTBM", "DATARANGE", "DATASIZE", "DATAMATCH", "EXLEVEL_NS", "EXLEVEL_S", "CONTEXT", "CONTEXTTYPE", "ACATRn1", "ACATRn2", "ACATRn3", "ACATRn4", "ACATRn5", "ACATRn6", "ACATRn7", "ACVRn0_31to0", "ADDRESS", "ACVRn0_63to32", "ACVRn1_31to0", "ACVRn1_63to32", "ACVRn2_31to0", "ACVRn2_63to32", "ACVRn3_31to0", "ACVRn3_63to32", "ACVRn4_31to0", "ACVRn4_63to32", "ACVRn5_31to0", "ACVRn5_63to32", "ACVRn6_31to0", "ACVRn6_63to32", "ACVRn7_31to0", "ACVRn7_63to32", "AUXCTLR", "COREIFEN", "AUTHNOFLUSH", "TSNODELAY", "SYNCDELAY", "OVFLW", "IDLEACK", "AFREADY", "BBCTLR", "RANGE", "CCCTLR", "THRESHOLD", "CIDCCTLR0", "COMP", "CIDCVR0", "CLR", "SET", "CNTCTLR0", "RLDSELF", "RLDTYPE", "RLDSEL", "CNTTYPE", "CNTSEL", "CNTCTLR1", "CNTCHAIN", "RLDEVENT", "CNTEVENT", "CNTRLDVR0", "CNTRLDVR1", "CNTVR0", "CNTVR1", "CONFIGR", "DV", "DA", "QE", "RS", "TS", "COND", "CID", "CCI", "BB", "INSTP0", "ETDEVAFF0", "ETDEVAFF1", "MAIN", "EVENTCTL0R", "TYPE3", "SEL3", "TYPE2", "SEL2", "TYPE1", "SEL1", "TYPE0", "SEL0", "EVENTCTL1R", "LPOVERRIDE", "ATB", "EXTINSELR", "IDR0", "COMMOPT", "TSSIZE", "QSUPP", "QFILT", "CONDTYPE", "NUMEVENT", "RETSTACK", "TRCCCI", "TRCCOND", "TRCBB", "TRCDATA", "IDR1", "DESIGNER", "TRCARCHMAJ", "TRCARCHMIN", "IDR10", "NUMP1KEY", "IDR11", "NUMP1SPC", "IDR12", "NUMCONDKEY", "IDR13", "NUMCONDSPC", "IDR2", "CCSIZE", "DVSIZE", "DASIZE", "VMIDSIZE", "CIDSIZE", "IASIZE", "IDR3", "NOOVERFLOW", "NUMPROC", "SYSSTALL", "STALLCTL", "SYNCPR", "TRCERR", "CCITMIN", "IDR4", "NUMVMIDC", "NUMCIDC", "NUMSSCC", "NUMRSPAIR", "NUMPC", "SUPPDAC", "NUMDVC", "NUMACPAIRS", "IDR5", "REDFUNCNTR", "NUMCNTR", "NUMSEQSTATE", "ATBTRIG", "TRACEIDSIZE", "NUMEXTINSEL", "NUMEXTIN", "IDR8", "MAXSPEC", "IDR9", "NUMP0KEY", "IMSPEC0", "SUPPORT", "ITATBIDR", "ID", "ITEN", "ITIATBINR", "AFVALIDM", "ATREADYM", "ITIATBOUTR", "BYTES", "ATVALID", "ITIDATAR", "ATDATAM_31", "ATDATAM_23", "ATDATAM_15", "ATDATAM_7", "ATDATAM_0", "OSLAR", "LOCK", "OSLSR", "BIT32", "LOCKED", "PDCR", "PDSR", "STICKYPD", "POWER", "PRGCTLR", "RSCTLR10", "PAIRINV", "INV", "GROUP", "SELECT", "RSCTLR11", "RSCTLR12", "RSCTLR13", "RSCTLR14", "RSCTLR15", "RSCTLR2", "RSCTLR3", "RSCTLR4", "RSCTLR5", "RSCTLR6", "RSCTLR7", "RSCTLR8", "RSCTLR9", "SEQEVR0", "B", "F", "SEQEVR1", "SEQEVR2", "SEQRSTEVR", "SEQSTR", "SSCCR0", "ARC", "SAC", "SSCSR0", "INST", "STALLCTLR", "ISTALL", "LEVEL", "STATR", "PMSTABLE", "IDLE", "PERIOD", "TRACEIDR", "TRACEID", "TSCTLR", "EVENT", "VICTLR", "TRCRESET", "SSSTATUS", "SEL", "VIIECTLR", "EXCLUDE", "INCLUDE", "VISSCTLR", "STOP", "START", "VMIDCVR0", "CORESIGHT_A53_ETM_1", "CORESIGHT_A53_ETM_2", "CORESIGHT_A53_ETM_3", "CORESIGHT_A53_PMU_0", "CCFILTR_EL0", "P", "U", "NSK", "NSU", "NSH", "M", "CCNTR_EL0_31to0", "CCNTR_EL0_63to32", "CEID0_EL0", "CE_31to0", "CEID1_EL0", "CE_32", "CFGR", "UEN", "NA", "CC", "N", "CNTENCLR_EL0", "C", "CNTENSET_EL0", "CR_EL0", "LC", "X", "D", "PMDEVAFF0", "PMDEVAFF1", "EVCNTR0_EL0", "EVCNTR1_EL0", "EVCNTR2_EL0", "EVCNTR3_EL0", "EVCNTR4_EL0", "EVCNTR5_EL0", "EVTYPER0_EL0", "evtCount", "EVTYPER1_EL0", "EVTYPER2_EL0", "EVTYPER3_EL0", "EVTYPER4_EL0", "EVTYPER5_EL0", "INTENCLR_EL1", "INTENSET_EL1", "OVSCLR_EL0", "OVSSET_EL0", "SWINC_EL0", "CORESIGHT_A53_PMU_1", "CORESIGHT_A53_PMU_2", "CORESIGHT_A53_PMU_3", "CORESIGHT_A53_ROM", "Sub_Type", "Major_Type", "ENTRY00", "ENTRY01", "ENTRY02", "ENTRY03", "ENTRY04", "ENTRY05", "ENTRY06", "ENTRY07", "ENTRY08", "ENTRY09", "ENTRY10", "ENTRY11", "ENTRY12", "ENTRY13", "ENTRY14", "ENTRY15", "CORESIGHT_R5_CTI_0", "NUMCH", "ITCHIN", "CTCHIN", "ITCHINACK", "CTCHINACK", "ITCHOUT", "CTCHOUT", "ITCHOUTACK", "CTCHOUTACK", "ITTRIGIN", "CTTRIGIN", "ITTRIGINACK", "CTTRIGINACK", "ITTRIGOUT", "CTTRIGOUT", "ITTRIGOUTACK", "CTTRIGOUTACK", "LOCKTYPE", "LOCKGRANT", "LOCKEXIST", "CORESIGHT_R5_CTI_1", "CORESIGHT_R5_DBG_0", "SNID_imp", "SNID_en", "SID_imp", "SID_en", "NSNID_imp", "NSNID_en", "NSID_imp", "NSID_en", "BCR0", "Breakpoint_address_mask", "Linked_BRP_number", "Byte_address_select", "S", "BCR1", "BCR2", "BCR3", "BCR4", "BCR5", "BCR6", "BCR7", "BVR0", "Breakpoint_value", "BVR1", "BVR2", "BVR3", "BVR4", "BVR5", "BVR6", "BVR7", "CTR", "CWG", "ERG", "DMinLine", "IMinLine", "Subtype", "Main_class", "DIDR", "WRP", "Context", "Arch_Ver", "DEVID_imp", "DRCR", "Cancel_memory_requests", "Clear_sticky_pipeline_advance", "Clear_sticky_exceptions", "Restart_request", "Halt_request", "DSCCR", "nWT", "nIL", "nDL", "DSCRext", "InstrCompl_l", "ExtDCCmode", "ADAdiscard", "SPNIDdis", "SPIDdis", "MDBGen", "HDBGen", "ITRen", "UDCCdis", "IntDis", "DbgAck", "UND_I", "ADABORT_I", "SDABORT_I", "MOE", "RESTARTED", "DTRRXext", "Data", "DTRTXext", "ETMIF", "EVNTBUSm_54", "EVNTBUSm_0", "ETMCIDm_31", "ETMCIDm_0", "ETMDDm_63", "ETMDDm_0", "ETMDAm_31", "ETMDAm_0", "ETMDCTLm_11", "ETMDCTLm_0", "ETMIAm_31", "ETMIAm_1", "ETMICTLm_13", "ETMICTLm_0", "ID_AFR0", "Info", "ID_DFR0", "uCtlr_debug_model_mmap", "Trace_debug_model_mmap", "Trace_debug_model_cp", "Core_debug_model_mmap", "Secure_debug_model", "Core_debug_model_cp", "ID_ISAR0", "Divide", "Debug", "Coprocessor", "Compare_and_branch", "Bitfield", "Bit_counting", "Atomic", "ID_ISAR1", "Jazelle", "Interworking", "Immediate", "Extend", "Exception_2", "Exception_1", "Endian", "ID_ISAR2", "Reversal", "PSR", "Unsigned_multiply", "Signed_multiply", "Multiply", "Interruptible", "Memory_hint", "Load_store", "ID_ISAR3", "Thumb_EE_extension", "True_NOP", "Thumb_copy", "Table_branch", "Sync_primitive", "SVC", "SIMD", "Saturate", "ID_ISAR4", "SWP_frac", "PSR_M", "Exclusive", "Barrier", "SMC", "Write_back", "With_shift", "Unprivileged", "ID_ISAR5", "info", "ID_MMFR0", "Innermost_shareability", "FCSE", "Auxiliary_Registers", "TCM_support", "Shareability_levels", "Outermost_shareability", "PMSA", "VMSA", "ID_MMFR1", "Branch_predictor", "L1_test_clean_op", "L1_cache_maint_op_uni", "L1_cache_maint_op_Har", "L1_cache_line_maint_op_SnW_uni", "L1_cache_line_maint_op_SnW_Har", "L1_cache_line_maint_op_MVA_uni", "L1_cache_line_maint_op_MVA_Har", "ID_MMFR2", "HW_access_flag", "WFI", "Memory_barrier", "TLB_maint_op_uni", "TLB_maint_op_Har", "L1_cache_maint_range_op_Har", "L1_bgnd_prefetch_cache_op", "L1_fgnd_prefetch_cache_op", "ID_MMFR3", "Maint_broadcast", "Branch_predictor_maint_op", "Hier_cache_maint_by_SnW", "Hier_cache_maint_by_MVA", "ID_PFR0", "State3", "State2", "State1", "State0", "ID_PFR1", "uCtlr_prog_model", "Security_extension", "ARMv4_prog_model", "ITR", "Instruction", "TT", "MIDR", "Architectur", "Primary_part_number", "MISCIN", "DBGRESTARTm", "ETMEXTOUTm", "nETMWFIREADYm", "nFIQm", "nIRQm", "EDBGRQm", "MISCOUT", "DBGRESTARTEDm", "DBGTRIGGERm", "ETMWFIPENDINGm", "nPMUIRQm", "COMMTXm", "COMMRXm", "DBGACKm", "MPIDR", "extension", "Aff2", "Aff1", "Aff0", "MPUIR", "DRegion", "PRCR", "Hold_internal_reset", "Force_internal_reset", "No_power_down", "PRSR", "Sticky_reset_status", "Reset_status", "Sticky_power_down_status", "Power_down_status", "TCMTR", "format", "BTCM", "ATCM", "VCR", "FIQ", "IRQ", "Data_Abort", "Prefetch_Abort", "Undefined", "Reset", "WCR0", "Watchpoint_address_mask", "Linked_BRP", "LS", "W", "WCR1", "WCR2", "WCR3", "WCR4", "WCR5", "WCR6", "WCR7", "WFAR", "Address", "WVR0", "Watchpoint_address", "WVR1", "WVR2", "WVR3", "WVR4", "WVR5", "WVR6", "WVR7", "CORESIGHT_R5_DBG_1", "CORESIGHT_R5_ETM_0", "ACTR1", "Secure_level", "Context_cmp_ctrl", "Exact_match", "Data_cmp_ctrl", "Cmp_access_size", "Access_type", "ACTR2", "ACTR3", "ACTR4", "ACTR5", "ACTR6", "ACTR7", "ACTR8", "ACVR1", "Value", "ACVR2", "ACVR3", "ACVR4", "ACVR5", "ACVR6", "ACVR7", "ACVR8", "ASICCTLR", "ATBCTR0", "ATBYTES", "ATBCTR1", "ATID", "ATBCTR2", "AFVALID", "ATREADY", "ATBDATA0", "ATDATA", "CCER", "All_readable", "Size_of_eextin", "No_of_eextin_sel", "IDR_present", "SW_access", "Trace_present", "No_of_CIDcmp", "Fifofull_present", "No_of_extout", "No_of_extin", "Sequencer_present", "No_of_counters", "No_of_mmaps", "No_of_datacmp", "No_of_addrcmppair", "CIDCMR", "Mask", "CIDCVR", "CNTENR1", "Event", "CNTENR2", "CNTRLDEVR1", "CNTRLDEVR2", "Initial", "CNTRLDVR2", "CNTVR2", "Core_select", "Port_size_3", "Data_only", "Filter", "Suppress_data", "Port_mode_1_0", "Context_ID_size", "Port_mode_2", "Cycle_accurate", "Programming", "Debug_request", "Branch_output", "Port_size_2_0", "Data_access", "MonitorCPRT", "Power_down", "DCMR1", "DCMR3", "DCVR1", "DCVR3", "EVNTBUS_54", "EVNTBUS_0", "ETMCID_31", "ETMCID_0", "ETMDD_63", "ETMDD_0", "ETMDA_31", "ETMDA_0", "ETMDCTL_11", "ETMDCTL_0", "ETMIA_31", "ETMIA_1", "ETMICTL_13", "ETMICTL_0", "Sel_2nd_extin", "Sel_1st_extin", "EXTOUTEVR1", "EXTOUTEVR2", "FFLR", "Level", "IDR", "Security", "Thumb2", "Load_PC_first", "ARM_family", "Arch_major", "Arch_minor", "ETMWFIPENDING", "DBGACK", "EXTIN", "EXTOUT", "ETMWFIREADY", "ETMDBGRQ", "Sticky_reg", "Powered_up", "SCR", "No_fetch_cmp", "No_of_sup_cores", "Port_mode", "Port_size", "Max_port_size_3", "Fifofull_support", "Full_rate", "Half_rate", "Max_port_size_2_0", "SQEVR1", "SQEVR2", "SQEVR3", "SQEVR4", "SQEVR5", "SQEVR6", "SQR", "State", "Trigger", "Status", "Overflow", "SYNCFR", "Count", "TECR1", "Start_stop_enable", "Inc_Exc_control", "Mmap_select", "Rangecmp_select", "TECR2", "Addrcmp_select", "TEEVR", "Id", "TRIGGER", "TRIGGERACK", "TRIGGERREQ", "TSSCR", "Stop_select", "Start_select", "VDCR1", "Exclude_select", "Include_select", "VDCR3", "VDEVR", "CORESIGHT_R5_ETM_1", "CORESIGHT_R5_ROM", "CORESIGHT_SOC_ATM_0", "ADDR0_LOWER", "LOWER_BOUND", "ADDR0_MASK", "ADDR0_MISC", "AWADDR_TRIG_IDQUAL", "AWADDR_TRIG_EXCINC", "AWADDR_FILT_IDQUAL", "AWADDR_FILT_EXCINC", "ARADDR_TRIG_IDQUAL", "ARADDR_TRIG_EXCINC", "ARADDR_FILT_IDQUAL", "ARADDR_FILT_EXCINC", "ADDR0_UPPER", "UPPER_BOUND", "ADDR1_LOWER", "ADDR1_MASK", "ADDR1_MISC", "ADDR1_UPPER", "ADDR2_LOWER", "ADDR2_MASK", "ADDR2_MISC", "ADDR2_UPPER", "ADDR3_LOWER", "ADDR3_MASK", "ADDR3_MISC", "ADDR3_UPPER", "SNI", "SI", "NSNI", "NSI", "AXI_SEL", "CLEAR", "DCAP_CTRL", "W_ALL_nLAST", "W_LANE_SEL", "R_ALL_nLAST", "R_LANE_SEL", "EADDR0_LOWER", "EADDR0_MASK", "EADDR0_UPPER", "EADDR1_LOWER", "EADDR1_MASK", "EADDR1_UPPER", "EADDR2_LOWER", "EADDR2_MASK", "EADDR2_UPPER", "EADDR3_LOWER", "EADDR3_MASK", "EADDR3_UPPER", "FIFO_CURRENT", "EMPTY", "FULL", "WATERMARK", "CURRENT", "FIFO_HYSTER", "HYSTERESIS", "FILTER_CTRL", "GLOBAL_CTRL", "PROG", "GLOBAL_STATUS", "SPIDEN", "DBGEN", "SPNIDEN", "NIDEN", "ID0_LOWER", "ID0_MASK", "ID0_MISC", "WRID_TRIG_EXCINC", "WRID_FILT_EXCINC", "RDID_TRIG_EXCINC", "RDID_FILT_EXCINC", "ID0_UPPER", "ID1_LOWER", "ID1_MASK", "ID1_MISC", "ID1_UPPER", "ID2_LOWER", "ID2_MASK", "ID2_MISC", "ID2_UPPER", "ID3_LOWER", "ID3_MASK", "ID3_MISC", "ID3_UPPER", "ITATBCTRL0", "ATBYTESM", "AFREADYM", "ATVALIDM", "ITATBCTRL1", "ATIDM", "ITATBDATA", "ATDATAM", "ITATBSTATUS", "INTEGRATION", "TRIGIN", "TRIGINACK", "TRIGOUT", "TRIGOUTACK", "8BIT", "IMP", "NOCOMP_STRB", "Anything", "PACKET_CTRL", "TSComp", "AWComp", "ARComp", "TIMEOUT", "LOSSREPORT", "OVERFLOW", "TIMESTAMP", "SYNC", "RAM_ADJUST", "EMASA", "EMAA", "EMAB", "SYNC_CURRENT", "SYNC_RELOAD", "RELOAD", "TIDSEL0", "BITSEL", "TIDSEL1", "TIDSEL2", "TIDSEL3", "TIDSEL4", "TIDSEL5", "TIDSEL6", "TIDSEL7", "TIDSEL8", "TIDSEL9", "TIDSRC", "SOURCE", "TOUT_CTRL", "TOUT_THRESH", "THRESH", "TRIGGER_CTRL", "EXT_TRIGMODE", "INT_TRIGMODE", "TRIGGER_STATUS", "EXT_TRIGGERED", "INT_TRIGGERED", "TSTMP_CURRENT", "CORESIGHT_SOC_ATM_1", "CORESIGHT_SOC_CTI_0", "CORESIGHT_SOC_CTI_1", "CORESIGHT_SOC_CTI_2", "CORESIGHT_SOC_ETF_1", "BUFWM", "CBUFLEVEL", "Preamble", "Class", "CTL", "TraceCaptEn", "MEMWIDTH", "CONFIGTYPE", "CLKSCHEME", "ATBINPORTCOUNT", "FFCR", "DrainBuffer", "StopOnTrigEvt", "StopOnFl", "TrigOnFl", "TrigOnTrigEvt", "TrigOnTrigIn", "FlushMan", "FOnTrigEvt", "FOnFlIn", "EnTI", "EnFt", "FFSR", "FtStopped", "FlInProg", "ITATBCTR0", "ATBYTESS", "AFREADYS", "ATVALIDS", "ITATBCTR1", "ATIDS", "ITATBCTR2", "SYNCREQS", "AFVALIDS", "ATREADYS", "ITATBDATA0", "ATDATASBit31", "ATDATASBit23", "ATDATASBit15", "ATDATASBit7", "ATDATASBit0", "ITATBMCTR0", "ITATBMCTR1", "ITATBMCTR2", "SYNCREQM", "ITATBMDATA0", "ATDATAMBit31", "ATDATAMBit23", "ATDATAMBit15", "ATDATAMBit7", "ATDATAMBit0", "Integration_mode", "ITMISCOP0", "ACQCOMP", "ITTRFLIN", "FLUSHIN", "ACCESS_W", "LBUFLEVEL", "Part_Number_bits7to0", "JEP106_bits3to0", "Part_Number_bits11to8", "JEP106_bits6to4", "RevAnd", "Customer_Modified", "FourKB_Count", "JEP106_cont", "PSCR", "PSCount", "RRD", "RRP", "RSZ", "Size", "RWD", "RWP", "STS", "Empty", "FtEmpty", "TMCReady", "Triggered", "Full", "TRG", "CORESIGHT_SOC_ETF_2", "CORESIGHT_SOC_ETR", "AXICTL", "WrBurstLen", "ScatterGatherMode", "CacheCtrlBit3", "CacheCtrlBit2", "CacheCtrlBit1", "CacheCtrlBit0", "ProtCtrlBit1", "ProtCtrlBit0", "DBAHI", "BUFADDRHI", "DBALO", "BUFADDRLO", "WBUF_DEPTH", "ATDATASBit127", "ATDATASBit119", "ATDATASBit111", "ATDATASBit103", "ATDATASBit95", "ATDATASBit87", "ATDATASBit79", "ATDATASBit71", "ATDATASBit63", "ATDATASBit55", "ATDATASBit47", "ATDATASBit39", "ATDATAMBit127", "ATDATAMBit119", "ATDATAMBit111", "ATDATAMBit103", "ATDATAMBit95", "ATDATAMBit87", "ATDATAMBit79", "ATDATAMBit71", "ATDATAMBit63", "ATDATAMBit55", "ATDATAMBit47", "ATDATAMBit39", "RRPHI", "RWPHI", "MemErr", "CORESIGHT_SOC_FTM", "GPI", "in", "GPO", "out", "RAM_ADJ", "CORESIGHT_SOC_FUNN_0", "Ctrl_Reg", "HT", "EnS2", "EnS1", "EnS0", "SCHEME", "PORTCOUNT", "ATDATA31", "ATDATAM23", "ATDATA15", "ATDATA7", "ATDATA0", "Priority_Ctrl_Reg", "PriPort2", "PriPort1", "PriPort0", "CORESIGHT_SOC_FUNN_1", "EnS3", "PriPort3", "CORESIGHT_SOC_FUNN_2", "CORESIGHT_SOC_REPLIC", "PORTNUM", "IDFILTER0", "ID0_70_7F", "ID0_60_6F", "ID0_50_5F", "ID0_40_4F", "ID0_30_3F", "ID0_20_2F", "ID0_10_1F", "ID0_0_F", "IDFILTER1", "ID1_70_7F", "ID1_60_6F", "ID1_50_5F", "ID1_40_4F", "ID1_30_3F", "ID1_20_2F", "ID1_10_1F", "ID1_0_F", "ATREADYS_W", "ATVALIDM1_W", "ATVALIDM0_W", "ATVALIDS_R", "ATREADYM1_R", "ATREADYM0_R", "CORESIGHT_SOC_ROM", "BASE_ADDR", "FORMAT", "ENTRY_PRESENT", "ENTRY16", "ENTRY17", "ENTRY18", "ENTRY19", "ENTRY20", "ENTRY21", "ENTRY22", "ENTRY23", "ENTRY24", "ENTRY25", "ENTRY26", "ENTRY27", "ENTRY28", "ENTRY29", "ENTRY30", "ENTRY31", "CORESIGHT_SOC_STM", "AUXCR", "QHWEVOVERRIDE", "PRIORINVDIS", "ASYNCPE", "FIFOAF", "CLR_W", "SET_W", "NUMSP", "DMACTLR", "SENS", "DMAIDR", "VENDSPEC", "CLASSREV", "DMASTARTR", "DMASTATR", "DMASTOPR", "FEAT1R", "SWOEN", "SYNCEN", "HWTEN", "TSPRESCALE", "TRIGCTL", "TRACEBUS", "FORCETS", "TSFREQ", "PROT", "FEAT2R", "SPTYPE", "DSIZE", "SPTRTYPE", "PRIVMASK", "SPOVERRIDE", "SPCOMP", "SPER", "SPTER", "FEAT3R", "NUMMAST", "HEBSR", "HEBS", "HEER", "HEE", "HEEXTMUXR", "EXTMUX", "HEFEAT1R", "HEEXTMUXSIZE", "NUMHE", "HECOMP", "HEMASTR", "HEERR", "HETER", "HEIDR", "MASTER", "HEMCR", "ATBTRIGEN", "TRIGCLEAR", "TRIGSTATUS", "ERRDETECT", "COMPEN", "HETE", "ATBYTESM_W", "AFREADYM_W", "ATVALIDM_W", "AFVALIDM_R", "ATREADYM_R", "ATDATAM63_W", "ATDATAM55_W", "ATDATAM47_W", "ATDATAM39_W", "ATDATAM31_W", "ATDATAM23_W", "ATDATAM15_W", "ATDATAM7_W", "ATDATAM0_W", "ITATBID", "ATIDM_W", "ITTRIGGER", "ASYNCOUT_W", "TRIGOUTHETE_W", "TRIGOUTSW_W", "TRIGOUTSPTE_W", "SPE", "SPMOVERRIDER", "MASTSEL", "MASTCTL", "SPMSCR", "SPOVERRIDER", "PORTSEL", "OVERTS", "OVERCTL", "SPSCR", "PORTCTL", "SPTE", "SPTRIGCSR", "ATBTRIGEN_DIR", "ATBTRIGEN_TE", "SYNCR", "COUNT", "TCSR", "BUSY", "TSEN", "TSFREQR", "FREQ", "TSSTIMR", "CORESIGHT_SOC_TPIU", "Current_port_size", "PORT_SIZE_32", "PORT_SIZE_31", "PORT_SIZE_30", "PORT_SIZE_29", "PORT_SIZE_28", "PORT_SIZE_27", "PORT_SIZE_26", "PORT_SIZE_25", "PORT_SIZE_24", "PORT_SIZE_23", "PORT_SIZE_22", "PORT_SIZE_21", "PORT_SIZE_20", "PORT_SIZE_19", "PORT_SIZE_18", "PORT_SIZE_17", "PORT_SIZE_16", "PORT_SIZE_15", "PORT_SIZE_14", "PORT_SIZE_13", "PORT_SIZE_12", "PORT_SIZE_11", "PORT_SIZE_10", "PORT_SIZE_9", "PORT_SIZE_8", "PORT_SIZE_7", "PORT_SIZE_6", "PORT_SIZE_5", "PORT_SIZE_4", "PORT_SIZE_3", "PORT_SIZE_2", "PORT_SIZE_1", "Current_test_pattern_mode", "PCONTEN", "PTIMEEN", "PATF0", "PATA5", "PATW0", "PATW1", "SWOUARTNRZ", "SWOMAN", "TCLKDATA", "FIFOSIZE", "CLKRELAT", "MUXNUM", "EXTCTL_In_Port", "extctlin", "EXTCTL_Out_Port", "extctlout", "StopTrig", "StopFl", "TrigFl", "TrigEvt", "TrigIn", "FOnMan", "FOnTrig", "EnFCont", "EnFTC", "TCPresent", "FSCR", "CycCount", "ATDATA_31", "ATDATA_23", "ATDATA_15", "ATDATA_7", "ATDATA_0", "flushin", "trigin", "ITTRFLINACK", "flushinack", "triginack", "Supported_Port_Sizes", "Supported_test_pattern_modes", "Supported_trigger_modes", "TrgRun", "TRIGGERED", "TCOUNT8", "MULT64K", "MULT256", "MULT16", "MULT4", "MULT2", "TPRCR", "PATTCOUNT", "Trigger_counter_value", "TrigCount", "Trigger_multiplier", "CORESIGHT_SOC_TSGEN", "CNTCR", "CNTCR_HDBG", "CNTCR_EN", "CNTCVL", "CNTCVL_L_32", "CNTCVU", "CNTCVU_U_32", "CNTFID0", "CNTSR", "CNTSR_DBGH", "CRF_APB", "ACPU_CTRL", "CLKACT_HALF", "CLKACT_FULL", "DIVISOR0", "SRCSEL", "APLL_CFG", "LOCK_DLY", "LOCK_CNT", "LFHF", "CP", "RES", "APLL_CTRL", "POST_SRC", "PRE_SRC", "CLKOUTDIV", "DIV2", "FBDIV", "BYPASS", "RESET", "APLL_FRAC_CFG", "ENABLED", "SEED", "ALGRTHM", "ORDER", "APLL_TO_LPD_CTRL", "CRF_ECO", "reg", "CRF_WPROT", "ACTIVE", "DBG_FPD_CTRL", "CLKACT", "DBG_TRACE_CTRL", "DBG_TSTMP_CTRL", "DDR_CTRL", "DFT125_REF_CTRL", "DFT150_REF_CTRL", "DFT250_REF_CTRL", "DFT270_REF_CTRL", "DFT300_REF_CTRL", "DFT333_REF_CTRL", "DPDMA_REF_CTRL", "DPLL_CFG", "DPLL_CTRL", "DPLL_FRAC_CFG", "DPLL_TO_LPD_CTRL", "DP_AUDIO_REF_CTRL", "DIVISOR1", "DP_STC_REF_CTRL", "DP_VIDEO_REF_CTRL", "GDMA_REF_CTRL", "GPU_REF_CTRL", "PP1_CLKACT", "PP0_CLKACT", "GTGREF0_REF_CTRL", "IR_DISABLE", "IR_ENABLE", "IR_MASK", "IR_STATUS", "PCIE_REF_CTRL", "PLL_STATUS", "VPLL_STABLE", "DPLL_STABLE", "APLL_STABLE", "VPLL_LOCK", "DPLL_LOCK", "APLL_LOCK", "RST_DDR_SS", "ddr_reset", "apm_reset", "RST_FPD_APU", "acpu3_pwron_reset", "acpu2_pwron_reset", "acpu1_pwron_reset", "acpu0_pwron_reset", "apu_l2_reset", "acpu3_reset", "acpu2_reset", "acpu1_reset", "acpu0_reset", "RST_FPD_TOP", "pcie_cfg_reset", "pcie_bridge_reset", "pcie_ctrl_reset", "dp_reset", "swdt_reset", "afi_fm5_reset", "afi_fm4_reset", "afi_fm3_reset", "afi_fm2_reset", "afi_fm1_reset", "afi_fm0_reset", "gdma_reset", "gpu_pp1_reset", "gpu_pp0_reset", "gpu_reset", "gt_reset", "sata_reset", "SATA_REF_CTRL", "TOPSW_LSBUS_CTRL", "TOPSW_MAIN_CTRL", "VPLL_CFG", "VPLL_CTRL", "VPLL_FRAC_CFG", "VPLL_TO_LPD_CTRL", "CRL_APB", "ADMA_REF_CTRL", "AMS_REF_CTRL", "BANK3_CTRL0", "drive0", "BANK3_CTRL1", "drive1", "BANK3_CTRL2", "schmitt_cmos_n", "BANK3_CTRL3", "pull_high_low_n", "BANK3_CTRL4", "pull_enable", "BANK3_CTRL5", "slow_fast_slew_n", "BANK3_STATUS", "vmode_1p8_3p3_n", "BLOCKONLY_RST", "mimic", "debug_only", "BOOT_MODE_POR", "boot_mode2", "boot_mode1", "boot_mode0", "BOOT_MODE_USER", "alt_boot_mode", "use_alt", "boot_mode", "BOOT_PIN_CTRL", "out_val", "in_val", "out_en", "CAN0_REF_CTRL", "CAN1_REF_CTRL", "CHKR0_CLKA_LOWER", "thrshld", "CHKR0_CLKA_UPPER", "CHKR0_CLKB_CNT", "CHKR0_CTRL", "start_single", "start_continuous", "clkb_mux_ctrl", "clka_mux_ctrl", "Enable", "CHKR1_CLKA_LOWER", "CHKR1_CLKA_UPPER", "CHKR1_CLKB_CNT", "CHKR1_CTRL", "CHKR2_CLKA_LOWER", "CHKR2_CLKA_UPPER", "CHKR2_CLKB_CNT", "CHKR2_CTRL", "CHKR3_CLKA_LOWER", "CHKR3_CLKA_UPPER", "CHKR3_CLKB_CNT", "CHKR3_CTRL", "CHKR4_CLKA_LOWER", "CHKR4_CLKA_UPPER", "CHKR4_CLKB_CNT", "CHKR4_CTRL", "CHKR5_CLKA_LOWER", "CHKR5_CLKA_UPPER", "CHKR5_CLKB_CNT", "CHKR5_CTRL", "CHKR6_CLKA_LOWER", "CHKR6_CLKA_UPPER", "CHKR6_CLKB_CNT", "CHKR6_CTRL", "CHKR7_CLKA_LOWER", "CHKR7_CLKA_UPPER", "CHKR7_CLKB_CNT", "CHKR7_CTRL", "CLKMON_DISABLE", "cnta7_over_err", "mon7_err", "cnta6_over_err", "mon6_err", "cnta5_over_err", "mon5_err", "cnta4_over_err", "mon4_err", "cnta3_over_err", "mon3_err", "cnta2_over_err", "mon2_err", "cnta1_over_err", "mon1_err", "cnta0_over_err", "mon0_err", "CLKMON_ENABLE", "CLKMON_MASK", "CLKMON_STATUS", "CLKMON_TRIGGER", "CPU_R5_CTRL", "CLKACT_CORE", "CRL_ECO", "CRL_WPROT", "CSU_PLL_CTRL", "DBG_LPD_CTRL", "DED_IOB_CTRL0", "DED_IOB_CTRL1", "DED_IOB_CTRL2", "DED_IOB_CTRL3", "DED_IOB_CTRL4", "DED_IOB_CTRL5", "DFT_OSC_REF_CTRL", "DLL_REF_CTRL", "GEM0_REF_CTRL", "RX_CLKACT", "GEM1_REF_CTRL", "GEM2_REF_CTRL", "GEM3_REF_CTRL", "GEM_TSU_REF_CTRL", "I2C0_REF_CTRL", "I2C1_REF_CTRL", "IOPLL_CFG", "IOPLL_CTRL", "IOPLL_FRAC_CFG", "IOPLL_TO_FPD_CTRL", "IOU_SWITCH_CTRL", "LPD_LSBUS_CTRL", "LPD_SWITCH_CTRL", "MIMIC_RST", "psonly", "debug_sys", "soft", "srst", "pmu_sys", "NAND_REF_CTRL", "PCAP_CTRL", "PICDEBUG_CTRL", "TRIGGER_SEL", "CNT_LOAD", "TRIGGER_EN", "PICDEBUG_LCNT", "PICDEBUG_REF_CTRL", "PICDEBUG_TEMP_CTRL", "PICDEBUG_UCNT", "PL0_REF_CTRL", "PL0_THR_CNT", "LAST_CNT", "PL0_THR_CTRL", "CURR_VAL", "RUNNING", "CPU_START", "CNT_RST", "PL1_REF_CTRL", "PL1_THR_CNT", "PL1_THR_CTRL", "PL2_REF_CTRL", "PL2_THR_CNT", "PL2_THR_CTRL", "PL3_REF_CTRL", "PL3_THR_CNT", "PL3_THR_CTRL", "RPLL_STABLE", "IOPLL_STABLE", "RPLL_LOCK", "IOPLL_LOCK", "QSPI_REF_CTRL", "RESET_CTRL", "soft_reset", "srst_dis", "RESET_REASON", "psonly_reset_req", "pmu_sys_reset", "internal_por", "external_por", "RPLL_CFG", "RPLL_CTRL", "RPLL_FRAC_CFG", "RPLL_TO_FPD_CTRL", "RST_LPD_DBG", "dbg_ack", "rpu_dbg1_reset", "rpu_dbg0_reset", "dbg_lpd_reset", "dbg_fpd_reset", "RST_LPD_IOU0", "gem3_reset", "gem2_reset", "gem1_reset", "gem0_reset", "RST_LPD_IOU1", "RST_LPD_IOU2", "timestamp_reset", "iou_cc_reset", "gpio_reset", "adma_reset", "nand_reset", "ttc3_reset", "ttc2_reset", "ttc1_reset", "ttc0_reset", "i2c1_reset", "i2c0_reset", "can1_reset", "can0_reset", "sdio1_reset", "sdio0_reset", "spi1_reset", "spi0_reset", "uart1_reset", "uart0_reset", "qspi_reset", "RST_LPD_TOP", "fpd_reset", "lpd_swdt_reset", "afi_fm6_reset", "sysmon_reset", "rtc_reset", "ipi_reset", "usb1_apb_reset", "usb0_apb_reset", "usb1_hiberreset", "usb0_hiberreset", "usb1_corereset", "usb0_corereset", "rpu_pge_reset", "ocm_reset", "rpu_amba_reset", "rpu_r51_reset", "rpu_r50_reset", "SAFTEY_CHK", "SDIO0_REF_CTRL", "SDIO1_REF_CTRL", "SPI0_REF_CTRL", "SPI1_REF_CTRL", "TIMESTAMP_REF_CTRL", "UART0_REF_CTRL", "UART1_REF_CTRL", "USB0_BUS_REF_CTRL", "USB1_BUS_REF_CTRL", "USB3_DUAL_REF_CTRL", "USB3_DUAL_SCAN_CTRL", "CSU", "CSU_FT_STATUS", "R_UE", "R_VOTER_ERROR", "R_COMP_ERR_23", "R_COMP_ERR_13", "R_COMP_ERR_12", "R_MISMATCH_23_A", "R_MISMATCH_13_A", "R_MISMATCH_12_A", "R_FT_ST_MISMATCH", "R_CPU_ID_MISMATCH", "R_SLEEP_RESET", "R_MISMATCH_23_B", "R_MISMATCH_13_B", "R_MISMATCH_12_B", "N_UE", "N_VOTER_ERROR", "N_COMP_ERR_23", "N_COMP_ERR_13", "N_COMP_ERR_12", "N_MISMATCH_23_A", "N_MISMATCH_13_A", "N_MISMATCH_12_A", "N_FT_ST_MISMATCH", "N_CPU_ID_MISMATCH", "N_SLEEP_RESET", "N_MISMATCH_23_B", "N_MISMATCH_13_B", "N_MISMATCH_12_B", "IDCODE", "aes_cfg", "encrypt_decrypt_n", "aes_iv_0", "aes_iv", "aes_iv_1", "aes_iv_2", "aes_iv_3", "aes_iv_dlc", "aes_key_clear", "aes_okr_zero", "aes_boot_zero", "aes_kup_zero", "aes_key_zero", "aes_key_load", "key_load", "aes_key_src", "key_src", "aes_kup_0", "aes_key", "aes_kup_1", "aes_kup_2", "aes_kup_3", "aes_kup_4", "aes_kup_5", "aes_kup_6", "aes_kup_7", "aes_kup_wr", "iv_write", "kup_write", "aes_reset", "reset", "aes_start_msg", "start_msg", "aes_status", "okr_zeroed", "boot_zeroed", "kup_zeroed", "aes_key_zeroed", "BLACK_KEY_DONE", "key_init_done", "gcm_tag_pass", "done", "ready", "csu_ctrl", "csu_clk_sel", "csu_dma_reset", "csu_eco_0", "eco", "jtag_armdap_req", "jtag_pltap_req", "csu_eco_1", "csu_eco_2", "csu_idr", "UNUSED31", "UNUSED30", "UNUSED29", "UNUSED28", "UNUSED27", "UNUSED26", "UNUSED25", "UNUSED24", "UNUSED23", "UNUSED22", "UNUSED21", "UNUSED20", "UNUSED19", "UNUSED18", "UNUSED17", "UNUSED16", "CSU_PL_ISO", "CSU_RAM_ECC_ERROR", "tamper", "puf_acc_error", "tmr_fatal", "pl_seu_error", "aes_error", "pcap_wr_overflow", "pcap_rd_overflow", "pl_por_b", "pl_init", "pl_done", "sha_done", "rsa_done", "aes_done", "csu_ier", "csu_imr", "csu_isr", "csu_multi_boot", "ssss_multi_boot_addr", "csu_ram_cfg", "pcap_wr_ram_emas", "pcap_wr_ram_emaa", "pcap_wr_ram_emab", "pcap_rd_ram_emas", "pcap_rd_ram_emaa", "pcap_rd_ram_emab", "rsa_ram_emas", "rsa_ram_emaw", "rsa_ram_ema", "tmr_ram_emas", "tmr_ram_emaw", "tmr_ram_ema", "csu_rom_cfg", "rom_ken", "rom_ema", "csu_rom_digest_0", "digest", "csu_rom_digest_1", "csu_rom_digest_10", "csu_rom_digest_11", "csu_rom_digest_2", "csu_rom_digest_3", "csu_rom_digest_4", "csu_rom_digest_5", "csu_rom_digest_6", "csu_rom_digest_7", "csu_rom_digest_8", "csu_rom_digest_9", "csu_sss_cfg", "pstp_sss", "sha_sss", "aes_sss", "dma_sss", "pcap_sss", "csu_status", "unused", "boot_enc", "boot_auth", "csu_tamper_0", "bbram_erase", "sec_lockdown_1", "sec_lockdown_0", "sys_reset", "sys_interrupt", "csu_tamper_1", "csu_tamper_10", "csu_tamper_11", "csu_tamper_12", "csu_tamper_13", "csu_tamper_14", "csu_tamper_2", "csu_tamper_3", "csu_tamper_4", "csu_tamper_5", "csu_tamper_6", "csu_tamper_7", "csu_tamper_8", "csu_tamper_9", "csu_tamper_trig", "jtag_chain_cfg", "ssss_link_arm_dap", "ssss_link_pl_tap", "jtag_chain_status", "arm_dap", "pl_tap", "jtag_dap_cfg", "ssss_rpu_spniden", "ssss_rpu_spiden", "ssss_rpu_niden", "ssss_rpu_dbgen", "ssss_apu_spniden", "ssss_apu_spiden", "ssss_apu_niden", "ssss_apu_dbgen", "jtag_sec", "ssss_ddrphy_sec", "ssss_pltap_en", "ssss_pmu_sec", "ssss_pltap_sec", "ssss_dap_sec", "pcap_ctrl", "pcfg_gsr", "pcfg_gts", "pcfg_por_cnt_4k", "pcap_pr", "pcap_prog", "pcfg_prog_b", "pcap_rdwr", "pcap_rdwr_b", "pcap_reset", "pcap_status", "pcfg_fuse_pl_dis", "pcfg_pl_cfg_used", "pcfg_is_zynq", "pcfg_gwe", "pcfg_mcap_mode", "pl_gts_usr_b", "pl_gts_cfg_b", "pl_gpwrdwn_b", "pl_ghigh_b", "pl_fst_cfg", "pl_cfg_reset_b", "pl_eos", "pcap_rd_idle", "pcap_wr_idle", "puf_cfg0", "CFG0", "puf_cfg1", "CFG1", "puf_cmd", "puf_dbg", "dbg", "puf_shut", "soset", "sopen", "puf_status", "overflow", "aux", "key_rdy", "key_zero", "syn_wrd_rdy", "puf_tm_ll", "LL", "puf_tm_status", "DN", "puf_tm_sw", "OFF", "SW", "puf_tm_tr", "US", "ER", "FRR", "puf_tm_ul", "UL", "puf_word", "word", "scratch_0", "scratch", "scratch_1", "scratch_2", "scratch_3", "scratch_4", "scratch_5", "scratch_6", "scratch_7", "sha_digest_0", "sha_digest_1", "sha_digest_10", "sha_digest_11", "sha_digest_2", "sha_digest_3", "sha_digest_4", "sha_digest_5", "sha_digest_6", "sha_digest_7", "sha_digest_8", "sha_digest_9", "sha_reset", "sha_start", "tamper_status", "tamper_13", "tamper_12", "tamper_11", "tamper_10", "tamper_9", "tamper_8", "tamper_7", "tamper_6", "tamper_5", "tamper_4", "tamper_3", "tamper_2", "tamper_1", "tamper_0", "test_csu_ctrl", "ssss_sysosc_sel", "pstp_clk_sel", "version", "platform_version", "platform", "rtl_version", "ps_version", "CSUDMA", "CSUDMA_DST_ADDR", "CSUDMA_DST_ADDR_MSB", "ADDR_MSB", "CSUDMA_DST_CTRL", "SSS_FIFOTHRESH", "ENDIANNESS", "AXI_BRST_TYPE", "TIMEOUT_VAL", "FIFO_THRESH", "PAUSE_STRM", "PAUSE_MEM", "CSUDMA_DST_CTRL2", "ROUTE_BIT", "TIMEOUT_EN", "TIMEOUT_PRE", "MAX_OUTS_CMDS", "CSUDMA_DST_I_DIS", "FIFO_OVERFLOW", "THRESH_HIT", "TIMEOUT_MEM", "TIMEOUT_STRM", "AXI_BRESP_ERR", "DONE", "CSUDMA_DST_I_EN", "CSUDMA_DST_I_MASK", "CSUDMA_DST_I_STS", "CSUDMA_DST_SIZE", "CSUDMA_DST_STS", "DONE_CNT", "DST_FIFO_LEVEL", "WR_OUTSTANDING", "CSUDMA_FUTURE_ECO", "CSUDMA_SAFETY_CHK", "CSUDMA_SRC_ADDR", "CSUDMA_SRC_ADDR_MSB", "CSUDMA_SRC_CRC", "CRC", "CSUDMA_SRC_CTRL", "CSUDMA_SRC_CTRL2", "CSUDMA_SRC_I_DIS", "AXI_RDERR", "MEM_DONE", "CSUDMA_SRC_I_EN", "CSUDMA_SRC_I_MASK", "CSUDMA_SRC_I_STS", "CSUDMA_SRC_SIZE", "LAST_WORD", "CSUDMA_SRC_STS", "SRC_FIFO_LEVEL", "RD_OUTSTANDING", "CSU_IOMODULE", "GPI1", "RFT_ECC_FATAL_ERR", "RFT_VOTER_ERR", "RFT_COMPARE_ERR_23", "RFT_COMPARE_ERR_13", "RFT_COMPARE_ERR_12", "RFT_LS_MISMATCH_23_B", "RFT_LS_MISMATCH_13_B", "RFT_LS_MISMATCH_12_B", "RFT_MISMATCH_STATE", "RFT_MISMATCH_CPU", "RFT_SLEEP_RESET", "RFT_LS_MISMATCH_23_A", "RFT_LS_MISMATCH_13_A", "RFT_LS_MISMATCH_12_A", "NFT_ECC_FATAL_ERR", "NFT_VOTER_ERR", "NFT_COMPARE_ERR_23", "NFT_COMPARE_ERR_13", "NFT_COMPARE_ERR_12", "NFT_LS_MISMATCH_23_B", "NFT_LS_MISMATCH_13_B", "NFT_LS_MISMATCH_12_B", "NFT_MISMATCH_STATE", "NFT_MISMATCH_CPU", "NFT_SLEEP_RESET", "NFT_LS_MISMATCH_23_A", "NFT_LS_MISMATCH_13_A", "NFT_LS_MISMATCH_12_A", "GPO1", "MAGIC_WORD_1", "MAGIC_WORD_2", "FT_INJECT_FAILURE", "DISABLE_RST_FTSM", "RST_FTSM", "CLR_FTSTS", "RST_ON_SLEEP", "DISABLE_TRACE_COMP", "PIT1_PRESCALE", "DEBUG_REMAP", "GPO2", "FAULT_ADDR", "GPO3", "FAULT_INST", "IRQ_ACK", "IRQ_ENABLE", "PUF_ACCESS", "PS_DISABLE", "GT_ALRM", "PSIO3_ALRM", "MIO_ALRM", "DDR_ALRM", "VAUX_ALRM", "VFPD_ALRM", "VLPD_ALRM", "APU_TEMP", "LPD_TEMP", "PL_SEU", "JTAG_TOGGLE", "EXT_TAMPER", "CSU_TAMPER", "PIT2", "PIT1", "IRQ_PENDING", "IRQ_STATUS", "PIT1_CONTROL", "PRELOAD", "PIT1_COUNTER", "PIT1_PRELOAD", "PIT2_CONTROL", "PIT2_COUNTER", "PIT2_PRELOAD", "CSU_LOCAL", "AXI_CTRL", "COHERENT", "PL_ISO_CTRL", "SSSS_PCAP_ISO", "SSSS_LP_ISO_1", "SSSS_FP_ISO", "aes_key_lock", "lock", "auth_status", "ssss_auth_status", "bh_img_attr", "bhdr_rsa", "sha2_sel", "cpu_sel", "hashing", "puf_hd", "blk_key_dec", "csu_error", "error", "dev_key_src", "enc_status", "ssss_enc_status", "fatal_cnt", "count", "jtag_mode", "ssss_testmode", "ssss_mode", "key_write", "op_key_write", "boot_write", "pstp_init", "init", "puf_aux", "puf_chash", "chash", "puf_reset", "usr_wrd_rd", "tm_status_done", "puf_syn_0", "puf_syn_1", "puf_syn_10", "puf_syn_100", "puf_syn_101", "puf_syn_102", "puf_syn_103", "puf_syn_104", "puf_syn_105", "puf_syn_106", "puf_syn_107", "puf_syn_108", "puf_syn_109", "puf_syn_11", "puf_syn_110", "puf_syn_111", "puf_syn_112", "puf_syn_113", "puf_syn_114", "puf_syn_115", "puf_syn_116", "puf_syn_117", "puf_syn_118", "puf_syn_119", "puf_syn_12", "puf_syn_120", "puf_syn_121", "puf_syn_122", "puf_syn_123", "puf_syn_124", "puf_syn_125", "puf_syn_126", "puf_syn_127", "puf_syn_128", "puf_syn_129", "puf_syn_13", "puf_syn_130", "puf_syn_131", "puf_syn_132", "puf_syn_133", "puf_syn_134", "puf_syn_135", "puf_syn_136", "puf_syn_137", "puf_syn_138", "puf_syn_139", "puf_syn_14", "puf_syn_15", "puf_syn_16", "puf_syn_17", "puf_syn_18", "puf_syn_19", "puf_syn_2", "puf_syn_20", "puf_syn_21", "puf_syn_22", "puf_syn_23", "puf_syn_24", "puf_syn_25", "puf_syn_26", "puf_syn_27", "puf_syn_28", "puf_syn_29", "puf_syn_3", "puf_syn_30", "puf_syn_31", "puf_syn_32", "puf_syn_33", "puf_syn_34", "puf_syn_35", "puf_syn_36", "puf_syn_37", "puf_syn_38", "puf_syn_39", "puf_syn_4", "puf_syn_40", "puf_syn_41", "puf_syn_42", "puf_syn_43", "puf_syn_44", "puf_syn_45", "puf_syn_46", "puf_syn_47", "puf_syn_48", "puf_syn_49", "puf_syn_5", "puf_syn_50", "puf_syn_51", "puf_syn_52", "puf_syn_53", "puf_syn_54", "puf_syn_55", "puf_syn_56", "puf_syn_57", "puf_syn_58", "puf_syn_59", "puf_syn_6", "puf_syn_60", "puf_syn_61", "puf_syn_62", "puf_syn_63", "puf_syn_64", "puf_syn_65", "puf_syn_66", "puf_syn_67", "puf_syn_68", "puf_syn_69", "puf_syn_7", "puf_syn_70", "puf_syn_71", "puf_syn_72", "puf_syn_73", "puf_syn_74", "puf_syn_75", "puf_syn_76", "puf_syn_77", "puf_syn_78", "puf_syn_79", "puf_syn_8", "puf_syn_80", "puf_syn_81", "puf_syn_82", "puf_syn_83", "puf_syn_84", "puf_syn_85", "puf_syn_86", "puf_syn_87", "puf_syn_88", "puf_syn_89", "puf_syn_9", "puf_syn_90", "puf_syn_91", "puf_syn_92", "puf_syn_93", "puf_syn_94", "puf_syn_95", "puf_syn_96", "puf_syn_97", "puf_syn_98", "puf_syn_99", "puf_tm_ctrl", "raw_data_en", "rom_state", "state", "sec_lockdown", "sec_reg_lock", "ssss_lock", "spb_eco", "spb_mode", "mode", "spb_test", "rom_valid_ovrd", "sys_intrpt", "tamper_int", "puf_acc_int", "CSU_WDT", "CONTROL", "CKEY", "CRV", "CLKSEL", "ZKEY", "IRQLN", "RSTLN", "IRQEN", "RSTEN", "WDEN", "RESTART", "RSTKEY", "WDZ", "DDRC", "ADDRMAP0", "addrmap_cs_bit0", "ADDRMAP1", "addrmap_bank_b2", "addrmap_bank_b1", "addrmap_bank_b0", "ADDRMAP10", "addrmap_row_b9", "addrmap_row_b8", "addrmap_row_b7", "addrmap_row_b6", "ADDRMAP11", "addrmap_row_b10", "ADDRMAP2", "addrmap_col_b5", "addrmap_col_b4", "addrmap_col_b3", "addrmap_col_b2", "ADDRMAP3", "addrmap_col_b9", "addrmap_col_b8", "addrmap_col_b7", "addrmap_col_b6", "ADDRMAP4", "addrmap_col_b11", "addrmap_col_b10", "ADDRMAP5", "addrmap_row_b11", "addrmap_row_b2_10", "addrmap_row_b1", "addrmap_row_b0", "ADDRMAP6", "lpddr3_6gb_12gb", "addrmap_row_b15", "addrmap_row_b14", "addrmap_row_b13", "addrmap_row_b12", "ADDRMAP7", "addrmap_row_b17", "addrmap_row_b16", "ADDRMAP8", "addrmap_bg_b1", "addrmap_bg_b0", "ADDRMAP9", "addrmap_row_b5", "addrmap_row_b4", "addrmap_row_b3", "addrmap_row_b2", "CRCPARCTL0", "retry_ctrlupd_enable", "dfi_alert_err_max_reached_int_clr", "dfi_alert_err_fatl_int_clr", "dfi_alert_err_cnt_clr", "dfi_alert_err_int_clr", "dfi_alert_err_int_en", "CRCPARCTL1", "dfi_t_phy_rdlat", "alert_wait_for_sw", "crc_parity_retry_enable", "crc_inc_dm", "crc_enable", "parity_enable", "CRCPARCTL2", "t_par_alert_pw_max", "t_crc_alert_pw_max", "retry_fifo_max_hold_timer_x4", "CRCPARSTAT", "cmd_in_err_window", "retry_operating_mode", "retry_current_state", "dfi_alert_err_fatl_code", "dfi_alert_err_no_sw", "dfi_alert_err_max_reached_int", "dfi_alert_err_fatl_int", "dfi_alert_err_int", "dfi_alert_err_cnt", "DBG0", "dis_collision_page_opt", "dis_wc", "DBG1", "dis_hif", "dis_dq", "DBGCAM", "dbg_stall_rd", "dbg_stall_wr", "wr_data_pipeline_empty", "rd_data_pipeline_empty", "dbg_wr_q_empty", "dbg_rd_q_empty", "dbg_stall", "dbg_w_q_depth", "dbg_lpr_q_depth", "dbg_hpr_q_depth", "DBGCMD", "hw_ref_zq_en", "ctrlupd", "zq_calib_short", "rank1_refresh", "rank0_refresh", "DBGSTAT", "ctrlupd_busy", "zq_calib_short_busy", "rank1_refresh_busy", "rank0_refresh_busy", "DBICTL", "rd_dbi_en", "wr_dbi_en", "dm_en", "DERATEEN", "rc_derate_value", "derate_byte", "derate_value", "derate_enable", "DERATEINT", "mr4_read_interval", "DERATEINT_SHADOW", "DFILPCFG0", "dfi_tlp_resp", "dfi_lp_wakeup_dpd", "dfi_lp_en_dpd", "dfi_lp_wakeup_sr", "dfi_lp_en_sr", "dfi_lp_wakeup_pd", "dfi_lp_en_pd", "DFILPCFG1", "dfi_lp_wakeup_mpsm", "dfi_lp_en_mpsm", "DFIMISC", "dfi_data_cs_polarity", "phy_dbi_mode", "dfi_init_complete_en", "DFITMG0", "dfi_t_ctrl_delay", "dfi_rddata_use_sdr", "dfi_t_rddata_en", "dfi_wrdata_use_sdr", "dfi_tphy_wrdata", "dfi_tphy_wrlat", "DFITMG0_SHADOW", "DFITMG1", "dfi_t_cmd_lat", "dfi_t_parin_lat", "dfi_t_wrdata_delay", "dfi_t_dram_clk_disable", "dfi_t_dram_clk_enable", "DFITMG1_SHADOW", "DFITMG2", "dfi_tphy_rdcslat", "dfi_tphy_wrcslat", "DFITMG2_SHADOW", "DFIUPD0", "dis_auto_ctrlupd", "dis_auto_ctrlupd_srx", "dfi_t_ctrlup_max", "dfi_t_ctrlup_min", "DFIUPD1", "dfi_t_ctrlupd_interval_min_x1024", "dfi_t_ctrlupd_interval_max_x1024", "DFIUPD2", "dfi_phyupd_en", "DIMMCTL", "dimm_dis_bg_mirroring", "mrs_bg1_en", "mrs_a17_en", "dimm_output_inv_en", "dimm_addr_mirr_en", "dimm_stagger_cs_en", "DQMAP0", "dq_nibble_map_12_15", "dq_nibble_map_8_11", "dq_nibble_map_4_7", "dq_nibble_map_0_3", "DQMAP1", "dq_nibble_map_28_31", "dq_nibble_map_24_27", "dq_nibble_map_20_23", "dq_nibble_map_16_19", "DQMAP2", "dq_nibble_map_44_47", "dq_nibble_map_40_43", "dq_nibble_map_36_39", "dq_nibble_map_32_35", "DQMAP3", "dq_nibble_map_60_63", "dq_nibble_map_56_59", "dq_nibble_map_52_55", "dq_nibble_map_48_51", "DQMAP4", "dq_nibble_map_cb_4_7", "dq_nibble_map_cb_0_3", "DQMAP5", "dis_dq_rank_swap", "DRAMTMG0", "wr2pre", "t_faw", "t_ras_max", "t_ras_min", "DRAMTMG0_SHADOW", "DRAMTMG1", "t_xp", "rd2pre", "t_rc", "DRAMTMG10", "t_sync_gear", "t_cmd_gear", "t_gear_setup", "t_gear_hold", "DRAMTMG10_SHADOW", "DRAMTMG11", "post_mpsm_gap_x32", "t_mpx_lh", "t_mpx_s", "t_ckmpe", "DRAMTMG11_SHADOW", "DRAMTMG12", "t_cmdcke", "t_ckehcmd", "t_mrd_pda", "DRAMTMG12_SHADOW", "DRAMTMG13", "odtloff", "t_ccd_mw", "t_ppd", "DRAMTMG13_SHADOW", "DRAMTMG14", "t_xsr", "DRAMTMG14_SHADOW", "DRAMTMG1_SHADOW", "DRAMTMG2", "write_latency", "read_latency", "rd2wr", "wr2rd", "DRAMTMG2_SHADOW", "DRAMTMG3", "t_mrw", "t_mrd", "t_mod", "DRAMTMG3_SHADOW", "DRAMTMG4", "t_rcd", "t_ccd", "t_rrd", "t_rp", "DRAMTMG4_SHADOW", "DRAMTMG5", "t_cksrx", "t_cksre", "t_ckesr", "t_cke", "DRAMTMG5_SHADOW", "DRAMTMG6", "t_ckdpde", "t_ckdpdx", "t_ckcsx", "DRAMTMG6_SHADOW", "DRAMTMG7", "t_ckpde", "t_ckpdx", "DRAMTMG7_SHADOW", "DRAMTMG8", "t_xs_fast_x32", "t_xs_abort_x32", "t_xs_dll_x32", "t_xs_x32", "DRAMTMG8_SHADOW", "DRAMTMG9", "ddr4_wr_preamble", "t_ccd_s", "t_rrd_s", "wr2rd_s", "DRAMTMG9_SHADOW", "ECCBITMASK0", "ecc_corr_bit_mask_31_0", "ECCBITMASK1", "ecc_corr_bit_mask_63_32", "ECCBITMASK2", "ecc_corr_bit_mask_71_64", "ECCCADDR0", "ecc_corr_rank", "ecc_corr_row", "ECCCADDR1", "ecc_corr_bg", "ecc_corr_bank", "ecc_corr_col", "ECCCFG0", "dis_scrub", "ecc_mode", "ECCCFG1", "data_poison_bit", "data_poison_en", "ECCCLR", "ecc_clr_uncorr_err_cnt", "ecc_clr_corr_err_cnt", "ecc_clr_uncorr_err", "ecc_clr_corr_err", "ECCCSYN0", "ecc_corr_syndromes_31_0", "ECCCSYN1", "ecc_corr_syndromes_63_32", "ECCCSYN2", "ecc_corr_syndromes_71_64", "ECCERRCNT", "ecc_uncorr_err_cnt", "ecc_corr_err_cnt", "ECCPOISONADDR0", "ecc_poison_rank", "ecc_poison_col", "ECCPOISONADDR1", "ecc_poison_bg", "ecc_poison_bank", "ecc_poison_row", "ECCSTAT", "ecc_uncorrected_err", "ecc_corrected_err", "ecc_corrected_bit_num", "ECCUADDR0", "ecc_uncorr_rank", "ecc_uncorr_row", "ECCUADDR1", "ecc_uncorr_bg", "ecc_uncorr_bank", "ecc_uncorr_col", "ECCUSYN0", "ecc_uncorr_syndromes_31_0", "ECCUSYN1", "ecc_uncorr_syndromes_63_32", "ECCUSYN2", "ecc_uncorr_syndromes_71_64", "HWLPCTL", "hw_lp_idle_x32", "hw_lp_exit_idle_en", "hw_lp_en", "INIT0", "skip_dram_init", "post_cke_x1024", "pre_cke_x1024", "INIT1", "dram_rstn_x1024", "final_wait_x32", "pre_ocd_x32", "INIT2", "idle_after_reset_x32", "min_stable_clock_x1", "INIT3", "mr", "emr", "INIT3_SHADOW", "INIT4", "emr2", "emr3", "INIT4_SHADOW", "INIT5", "dev_zqinit_x32", "max_auto_init_x1024", "INIT6", "mr4", "mr5", "INIT6_SHADOW", "INIT7", "mr6", "INIT7_SHADOW", "MRCTRL0", "mr_wr", "mr_addr", "mr_rank", "sw_init_int", "pda_en", "mpr_en", "mr_type", "MRCTRL1", "mr_data", "MRCTRL2", "mr_device_sel", "MRSTAT", "pda_done", "mr_wr_busy", "MSTR", "device_config", "frequency_mode", "active_ranks", "burst_rdwr", "dll_off_mode", "data_bus_width", "geardown_mode", "en_2t_timing_mode", "burstchop", "lpddr4", "ddr4", "lpddr3", "lpddr2", "ddr3", "ODTCFG", "wr_odt_hold", "wr_odt_delay", "rd_odt_hold", "rd_odt_delay", "ODTCFG_SHADOW", "ODTMAP", "rank1_rd_odt", "rank1_wr_odt", "rank0_rd_odt", "rank0_wr_odt", "PCCFG", "bl_exp_mode", "pagematch_limit", "go2critical_en", "PCFGQOS0_0", "rqos_map_region1", "rqos_map_region0", "rqos_map_level1", "PCFGQOS0_1", "rqos_map_region2", "rqos_map_level2", "PCFGQOS0_2", "PCFGQOS0_3", "PCFGQOS0_4", "PCFGQOS0_5", "PCFGQOS1_0", "rqos_map_timeoutr", "rqos_map_timeoutb", "PCFGQOS1_1", "PCFGQOS1_2", "PCFGQOS1_3", "PCFGQOS1_4", "PCFGQOS1_5", "PCFGR_0", "rd_port_pagematch_en", "rd_port_urgent_en", "rd_port_aging_en", "rd_port_priority", "PCFGR_1", "PCFGR_2", "PCFGR_3", "PCFGR_4", "PCFGR_5", "PCFGWQOS0_0", "wqos_map_region1", "wqos_map_region0", "wqos_map_level", "PCFGWQOS0_1", "PCFGWQOS0_2", "PCFGWQOS0_3", "PCFGWQOS0_4", "PCFGWQOS0_5", "PCFGWQOS1_0", "wqos_map_timeout", "PCFGWQOS1_1", "PCFGWQOS1_2", "PCFGWQOS1_3", "PCFGWQOS1_4", "PCFGWQOS1_5", "PCFGW_0", "wr_port_pagematch_en", "wr_port_urgent_en", "wr_port_aging_en", "wr_port_priority", "PCFGW_1", "PCFGW_2", "PCFGW_3", "PCFGW_4", "PCFGW_5", "PCTRL_0", "port_en", "PCTRL_1", "PCTRL_2", "PCTRL_3", "PCTRL_4", "PCTRL_5", "PERFHPR1", "hpr_xact_run_length", "hpr_max_starve", "PERFLPR1", "lpr_xact_run_length", "lpr_max_starve", "PERFVPR1", "vpr_timeout_range", "PERFVPW1", "vpw_timeout_range", "PERFWR1", "w_xact_run_length", "w_max_starve", "POISONCFG", "rd_poison_intr_clr", "rd_poison_intr_en", "rd_poison_slverr_en", "wr_poison_intr_clr", "wr_poison_intr_en", "wr_poison_slverr_en", "POISONSTAT", "rd_poison_intr_5", "rd_poison_intr_4", "rd_poison_intr_3", "rd_poison_intr_2", "rd_poison_intr_1", "rd_poison_intr_0", "wr_poison_intr_5", "wr_poison_intr_4", "wr_poison_intr_3", "wr_poison_intr_2", "wr_poison_intr_1", "wr_poison_intr_0", "PSTAT", "wr_port_busy_5", "wr_port_busy_4", "wr_port_busy_3", "wr_port_busy_2", "wr_port_busy_1", "wr_port_busy_0", "rd_port_busy_5", "rd_port_busy_4", "rd_port_busy_3", "rd_port_busy_2", "rd_port_busy_1", "rd_port_busy_0", "stay_in_selfref", "selfref_sw", "mpsm_en", "en_dfi_dram_clk_disable", "deeppowerdown_en", "powerdown_en", "selfref_en", "PWRTMG", "selfref_to_x32", "t_dpd_x4096", "powerdown_to_x32", "RANKCTL", "diff_rank_wr_gap", "diff_rank_rd_gap", "max_rank_rd", "RFSHCTL0", "refresh_margin", "refresh_to_x32", "refresh_burst", "per_bank_refresh", "RFSHCTL0_SHADOW", "RFSHCTL1", "refresh_timer1_start_value_x32", "refresh_timer0_start_value_x32", "RFSHCTL3", "refresh_mode", "refresh_update_level", "dis_auto_refresh", "RFSHTMG", "t_rfc_nom_x32", "lpddr3_trefbw_en", "t_rfc_min", "RFSHTMG_SHADOW", "SARBASE0", "base_addr", "SARBASE1", "SARSIZE0", "nblocks", "SARSIZE1", "SCHED", "rdwr_idle_gap", "go2critical_hysteresis", "lpr_num_entries", "pageclose", "prefer_write", "force_low_pri_n", "SCHED1", "pageclose_timer", "STAT", "selfref_state", "selfref_type", "operating_mode", "SWCTL", "sw_done", "SWSTAT", "sw_done_ack", "ZQCTL0", "dis_auto_zq", "dis_srx_zqcl", "zq_resistor_shared", "dis_mpsmx_zqcl", "t_zq_long_nop", "t_zq_short_nop", "ZQCTL0_SHADOW", "ZQCTL1", "t_zq_reset_nop", "t_zq_short_interval_x1024", "ZQCTL2", "zq_reset", "ZQSTAT", "zq_reset_busy", "DDR_PHY", "AACR", "AAOENC", "AAENC", "AATR", "ACBDLR0", "RESERVED_31_30", "CK3BD", "RESERVED_23_22", "CK2BD", "RESERVED_15_14", "CK1BD", "RESERVED_7_6", "CK0BD", "ACBDLR1", "PARBD", "A16BD", "A17BD", "ACTBD", "ACBDLR10", "CID2BD", "CID1BD", "CID0BD", "RESERVED_7_0", "ACBDLR11", "CS7BD", "CS6BD", "CS5BD", "CS4BD", "ACBDLR12", "CS11BD", "CS10BD", "CS9BD", "CS8BD", "ACBDLR13", "ODT7BD", "ODT6BD", "ODT5BD", "ODT4BD", "ACBDLR14", "CKE7BD", "CKE6BD", "CKE5BD", "CKE4BD", "ACBDLR15", "RESERVED_31_22", "OEBD", "TEBD", "PDRBD", "ACBDLR16", "CKN3BD", "CKN2BD", "CKN1BD", "CKN0BD", "ACBDLR2", "BG1BD", "BG0BD", "BA1BD", "BA0BD", "ACBDLR3", "CS3BD", "CS2BD", "CS1BD", "CS0BD", "ACBDLR4", "ODT3BD", "ODT2BD", "ODT1BD", "ODT0BD", "ACBDLR5", "CKE3BD", "CKE2BD", "CKE1BD", "CKE0BD", "ACBDLR6", "A03BD", "A02BD", "A01BD", "A00BD", "ACBDLR7", "A07BD", "A06BD", "A05BD", "A04BD", "ACBDLR8", "A11BD", "A10BD", "A09BD", "A08BD", "ACBDLR9", "A15BD", "A14BD", "A13BD", "A12BD", "ACIOCR0", "ACSR", "RSTIOM", "RSTPDR", "RESERVED_27", "RSTODT", "RESERVED_25_10", "CKDCC", "ACPDRMODE", "ACODTMODE", "RESERVED_1", "ACRANKCLKSEL", "ACIOCR1", "AOEMODE", "ACIOCR2", "CLKGENCLKGATE", "ACOECLKGATE0", "ACPDRCLKGATE0", "ACTECLKGATE0", "CKNCLKGATE0", "CKCLKGATE0", "ACCLKGATE0", "ACIOCR3", "PAROEMODE", "BGOEMODE", "BAOEMODE", "A17OEMODE", "A16OEMODE", "ACTOEMODE", "RESERVED_15_8", "CKOEMODE_RSVD", "CKOEMODE", "ACIOCR4", "LBCLKGATE", "ACOECLKGATE1", "ACPDRCLKGATE1", "ACTECLKGATE1", "CKNCLKGATE1", "CKCLKGATE1", "ACCLKGATE1", "ACIOCR5", "RESERVED_31_28", "ACVREFIOM", "ACXIOM", "ACTXM", "ACRXM", "ACLCDLR", "RESERVED_31_25", "ACD1", "RESERVED_15_9", "ACD", "ACMDLR0", "TPRD", "IPRD", "ACMDLR1", "MDLD1", "MDLD", "BISTAR0", "BBANK", "RESERVED_27_12", "BCOL", "BISTAR1", "RESERVED_31_20", "BMRANK", "BAINC", "BRANK", "BISTAR2", "BMBANK", "BMCOL", "BISTAR3", "RESERVED_31_18", "BROW", "BISTAR4", "BMROW", "BISTBER0", "ABER", "BISTBER1", "CSBER_RSVD", "CSBER", "BABER", "BISTBER2", "DQBER0", "BISTBER3", "DQBER1", "BISTBER4", "RESERVED_31_14", "CIDBER_RSVD", "CIDBER", "RESERVED_7_4", "BISTBER5", "ODTBER_RSVD", "ODTBER", "CKEBER_RSVD", "CKEBER", "BISTFWR0", "CSWEBS_RSVD", "CSWEBS", "RESERVED_19", "ACTWEBS", "AWEBS", "BISTFWR1", "DMWEBS", "RESERVED_27_24", "CIDWEBS_RSVD", "CIDWEBS", "BAWEBS", "ODTWEBS_RSVD", "ODTWEBS", "CKEWEBS_RSVD", "CKEWEBS", "BISTFWR2", "DQWEBS", "BISTGSR", "RASBER", "DMBER", "RESERVED_19_12", "RESERVED_11", "BDXERR", "BACERR", "BDONE", "BISTLSR", "BISTMSKR0", "CSMSK_RSVD", "CSMSK", "ACTMSK", "RESERVED_18", "AMSK", "BISTMSKR1", "DMMSK", "PARINMSK", "CIDMSK_RSVD", "CIDMSK", "ODTMSK_RSVD", "ODTMSK", "CKEMSK_RSVD", "CKEMSK", "BAMSK", "RESERVED_3_0", "BISTMSKR2", "DQMSK", "BISTRR", "BPRBST", "BSOMA", "BACDPAT", "BCCSEL", "BCKSEL", "BDXSEL", "BDXDPAT", "BDMEN", "BACEN", "BDXEN", "BSONF", "NFAIL", "BINF", "BMODE", "BINST", "BISTUDPR", "BUDP1", "BUDP0", "BISTWCR", "BACWCNT", "BDXWCNT", "BISTWCSR", "DXWCNT", "ACWCNT", "BISTWER0", "ACWER", "BISTWER1", "RESERVED_31_16", "DXWER", "CATR0", "RESERVED_31_21", "CACD", "RESERVED_15_13", "CAADR", "CA1BYTE1", "CA1BYTE0", "CATR1", "CA0BYTE1", "CA0BYTE0", "CAMRZ", "CACKEH", "CACKEL", "CAEXT", "CAENT", "DCR", "GEARDN", "UBG", "UDIMM", "DDR2T", "NOSRA", "RESERVED_26_18", "BYTEMASK", "DDRTYPE", "MPRDQ", "PDQ", "DDR8BNK", "DDRMD", "DCUAR", "CSADDR_R", "CWADDR_R", "ATYPE", "INCA", "CSEL", "CSADDR_W", "CWADDR_W", "DCUDR", "CDATA", "DCUGCR", "RCSW", "DCULR", "XLEADDR", "RESERVED_27_18", "IDA", "LINF", "LCNT", "LEADDR", "LSADDR", "DCURR", "RESERVED_31_24", "XCEN", "RCEN", "SCOF", "SONF", "EADDR", "SADDR", "DINST", "DCUSR0", "RESERVED_31_3", "CFULL", "CFAIL", "RDONE", "DCUSR1", "LPCNT", "FLCNT", "RDCNT", "DCUTPR", "tDCUT2", "tDCUT1", "tDCUT0", "DQSDR0", "DFTDLY", "DFTZQUP", "DFTDDLUP", "RESERVED_25_22", "DFTRDSPC", "DFTB2BRD", "DFTIDLRD", "RESERVED_11_8", "DFTGPULSE", "DFTUPMODE", "DFTDTMODE", "DFTDTEN", "DQSDR1", "DFTUPDACKF", "DFTUPDACKC", "DFTRDB2BF", "DFTRDIDLF", "DFTRDB2BC", "DFTRDIDLC", "DQSDR2", "DFTTHRSH", "DFTMNTPRD", "DSGCR", "RDBICLSEL", "RDBICL", "PHYZUEN", "RESERVED_22", "RSTOE", "SDRMODE", "ATOAE", "DTOOE", "DTOIOM", "DTOPDR", "RESERVED_13", "DTOODT", "PUAD", "CUAEN", "RESERVED_4_3", "CTLZUEN", "PUREN", "DTAR0", "MPRLOC", "DTBGBK1", "DTBGBK0", "RESERVED_19_18", "DTROW", "DTAR1", "DTCOL1", "DTCOL0", "DTAR2", "DTCOL3", "DTCOL2", "DTCR0", "RFSHDT", "RESERVED_27_26", "DTDRS", "DTEXG", "DTEXD", "DTDSTP", "DTDEN", "DTDBS", "DTRDBITR", "DTWBDDM", "RFSHEN", "DTCMPD", "DTMPR", "RESERVED_5", "INCWEYE", "DTRPTN", "DTCR1", "RANKEN_RSVD", "RANKEN", "DTRANK", "RDLVLGDIFF", "RESERVED_7", "RDLVLGS", "RESERVED_3", "RDPRMVL_TRN", "RDLVLEN", "BSTEN", "DTDR0", "DTBYTE3", "DTBYTE2", "DTBYTE1", "DTBYTE0", "DTDR1", "DTBYTE7", "DTBYTE6", "DTBYTE5", "DTBYTE4", "DTEDR0", "WDQBMX", "WDQBMN", "RESERVED_17_9", "RESERVED_8_0", "DTEDR1", "RDQSBMX", "RDQSBMN", "RDQSLMX", "RDQSLMN", "DTEDR2", "RDQSNBMX", "RDQSNBMN", "RDQSNLMX", "RDQSNLMN", "DTEDR3", "RESERVED_31_27", "WDQLMX", "RESERVED_15_11", "WDQLMN", "DTPR0", "RESERVED_31_29", "tRRD", "RESERVED_23", "tRAS", "RESERVED_15", "tRP", "RESERVED_7_5", "tRTP", "DTPR1", "RESERVED_31", "tWLMRD", "tFAW", "tMOD", "tMRD", "DTPR2", "tRTW", "RESERVED_27_25", "tRTODT", "RESERVED_23_20", "tCKE", "RESERVED_15_10", "tXS", "DTPR3", "tOFDx", "tCCD", "tDLLK", "RESERVED_15_12", "tDQSCKmax", "RESERVED_7_3", "TDQSCK", "DTPR4", "tAOND_tAOFD", "tRFC", "tWLO", "tXP", "DTPR5", "tRC", "tRCD", "tWTR", "DTPR6", "PUBWLEN", "PUBRLEN", "RESERVED_29_14", "PUBWL", "PUBRL", "DX0BDLR0", "DQ3WBD", "DQ2WBD", "DQ1WBD", "DQ0WBD", "DX0BDLR1", "DQ7WBD", "DQ6WBD", "DQ5WBD", "DQ4WBD", "DX0BDLR2", "DSNWBD", "DSOEBD", "DSWBD", "DMWBD", "DX0BDLR3", "DQ3RBD", "DQ2RBD", "DQ1RBD", "DQ0RBD", "DX0BDLR4", "DQ7RBD", "DQ6RBD", "DQ5RBD", "DQ4RBD", "DX0BDLR5", "RESERVED_31_6", "DMRBD", "DX0BDLR6", "TERBD", "DX0BDLR7", "RESERVED_21_16", "RESERVED_13_8", "RESERVED_5_0", "DX0BDLR8", "DX0BDLR9", "DX0GCR0", "CALBYP", "MDLEN", "CODTSHFT", "DQSDCC", "RDDLY", "RESERVED_19_14", "DQSNSEPDR", "DQSSEPDR", "RTTOAL", "RTTOH", "CPDRSHFT", "DQSRPD", "DQSGPDR", "RESERVED_4", "DQSGODT", "DQSGOE", "RESERVED_1_0", "DX0GCR1", "DXPDRMODE", "QSNSEL", "QSSEL", "OEEN", "PDREN", "TEEN", "DSEN", "DMEN", "DQEN", "DX0GCR2", "DXOEMODE", "DXTEMODE", "DX0GCR3", "RDBVT", "WDBVT", "RGLVT", "RDLVT", "WDLVT", "WLLVT", "DSNOEMODE", "DSNTEMODE", "DSNPDRMODE", "DMOEMODE", "DMTEMODE", "DMPDRMODE", "RESERVED_9_8", "DSOEMODE", "DSTEMODE", "DSPDRMODE", "DX0GCR4", "DXREFPEN", "DXREFEEN", "DXREFSEN", "RESERVED_24", "DXREFESELRANGE", "DXREFESEL", "DXREFSSELRANGE", "DXREFSSEL", "DXREFIEN", "DXREFIMON", "DX0GCR5", "DXREFISELR3", "DXREFISELR2", "DXREFISELR1", "DXREFISELR0", "DX0GCR6", "DXDQVREFR3", "DXDQVREFR2", "DXDQVREFR1", "DXDQVREFR0", "DX0GCR7", "RESERVED_29_26", "RESERVED_25", "RESERVED_24_23", "RESERVED_21", "RESERVED_20", "RESERVED_17", "RESERVED_16", "RESERVED_13_12", "RESERVED_11_10", "RESERVED_5_4", "RESERVED_3_2", "DX0GCR8", "RESERVED_29_24", "DX0GCR9", "DX0GSR0", "WLDQ", "GDQSPRD", "DPLOCK", "WLPRD", "WLERR", "WLDONE", "WLCAL", "GDQSCAL", "RDQSNCAL", "RDQSCAL", "WDQCAL", "DX0GSR1", "DLTCODE", "DLTDONE", "DX0GSR2", "GSDQSPRD", "GSDQSCAL", "SRDERR", "DQS2DQERR", "WEWN", "WEERR", "REWN", "REERR", "WDWN", "WDERR", "RDWN", "RDERR", "DX0GSR3", "DVWRN", "DVERR", "HVWRN", "HVERR", "RESERVED_7_2", "SRDPC", "DX0GSR4", "RESERVED_31_26", "RESERVED_25_17", "RESERVED_15_7", "RESERVED_6", "RESERVED_2", "RESERVED_0", "DX0GSR5", "RESERVED_31_23", "DX0GSR6", "RESERVED_19_15", "DX0GTR0", "WDQSL", "WLSL", "RESERVED_12_8", "DGSL", "DX0LCDLR0", "RESERVED_24_16", "WLD", "DX0LCDLR1", "WDQD", "DX0LCDLR2", "DQSGD", "DX0LCDLR3", "RDQSD", "DX0LCDLR4", "RDQSND", "DX0LCDLR5", "DQSGSD", "DX0MDLR0", "DX0MDLR1", "RESERVED_31_9", "DX0RSR0", "QSGERR", "DX0RSR1", "RDLVLERR", "DX0RSR2", "WLAWN", "DX0RSR3", "WLAERR", "DX1BDLR0", "DX1BDLR1", "DX1BDLR2", "DX1BDLR3", "DX1BDLR4", "DX1BDLR5", "DX1BDLR6", "DX1BDLR7", "DX1BDLR8", "DX1BDLR9", "DX1GCR0", "DX1GCR1", "DX1GCR2", "DX1GCR3", "DX1GCR4", "DX1GCR5", "DX1GCR6", "DX1GCR7", "DX1GCR8", "DX1GCR9", "DX1GSR0", "DX1GSR1", "DX1GSR2", "DX1GSR3", "DX1GSR4", "DX1GSR5", "DX1GSR6", "DX1GTR0", "DX1LCDLR0", "DX1LCDLR1", "DX1LCDLR2", "DX1LCDLR3", "DX1LCDLR4", "DX1LCDLR5", "DX1MDLR0", "DX1MDLR1", "DX1RSR0", "DX1RSR1", "DX1RSR2", "DX1RSR3", "DX2BDLR0", "DX2BDLR1", "DX2BDLR2", "DX2BDLR3", "DX2BDLR4", "DX2BDLR5", "DX2BDLR6", "DX2BDLR7", "DX2BDLR8", "DX2BDLR9", "DX2GCR0", "DX2GCR1", "DX2GCR2", "DX2GCR3", "DX2GCR4", "DX2GCR5", "DX2GCR6", "DX2GCR7", "DX2GCR8", "DX2GCR9", "DX2GSR0", "DX2GSR1", "DX2GSR2", "DX2GSR3", "DX2GSR4", "DX2GSR5", "DX2GSR6", "DX2GTR0", "DX2LCDLR0", "DX2LCDLR1", "DX2LCDLR2", "DX2LCDLR3", "DX2LCDLR4", "DX2LCDLR5", "DX2MDLR0", "DX2MDLR1", "DX2RSR0", "DX2RSR1", "DX2RSR2", "DX2RSR3", "DX3BDLR0", "DX3BDLR1", "DX3BDLR2", "DX3BDLR3", "DX3BDLR4", "DX3BDLR5", "DX3BDLR6", "DX3BDLR7", "DX3BDLR8", "DX3BDLR9", "DX3GCR0", "DX3GCR1", "DX3GCR2", "DX3GCR3", "DX3GCR4", "DX3GCR5", "DX3GCR6", "DX3GCR7", "DX3GCR8", "DX3GCR9", "DX3GSR0", "DX3GSR1", "DX3GSR2", "DX3GSR3", "DX3GSR4", "DX3GSR5", "DX3GSR6", "DX3GTR0", "DX3LCDLR0", "DX3LCDLR1", "DX3LCDLR2", "DX3LCDLR3", "DX3LCDLR4", "DX3LCDLR5", "DX3MDLR0", "DX3MDLR1", "DX3RSR0", "DX3RSR1", "DX3RSR2", "DX3RSR3", "DX4BDLR0", "DX4BDLR1", "DX4BDLR2", "DX4BDLR3", "DX4BDLR4", "DX4BDLR5", "DX4BDLR6", "DX4BDLR7", "DX4BDLR8", "DX4BDLR9", "DX4GCR0", "DX4GCR1", "DX4GCR2", "DX4GCR3", "DX4GCR4", "DX4GCR5", "DX4GCR6", "DX4GCR7", "DX4GCR8", "DX4GCR9", "DX4GSR0", "DX4GSR1", "DX4GSR2", "DX4GSR3", "DX4GSR4", "DX4GSR5", "DX4GSR6", "DX4GTR0", "DX4LCDLR0", "DX4LCDLR1", "DX4LCDLR2", "DX4LCDLR3", "DX4LCDLR4", "DX4LCDLR5", "DX4MDLR0", "DX4MDLR1", "DX4RSR0", "DX4RSR1", "DX4RSR2", "DX4RSR3", "DX4SL0IOCR", "RESERVED_31_0", "DX4SL1IOCR", "DX4SL2IOCR", "DX4SL3IOCR", "DX4SL4IOCR", "DX4SL5IOCR", "DX4SL6IOCR", "DX4SL7IOCR", "DX4SL8IOCR", "DX4SLbIOCR", "DX5BDLR0", "DX5BDLR1", "DX5BDLR2", "DX5BDLR3", "DX5BDLR4", "DX5BDLR5", "DX5BDLR6", "DX5BDLR7", "DX5BDLR8", "DX5BDLR9", "DX5GCR0", "DX5GCR1", "DX5GCR2", "DX5GCR3", "DX5GCR4", "DX5GCR5", "DX5GCR6", "DX5GCR7", "DX5GCR8", "DX5GCR9", "DX5GSR0", "DX5GSR1", "DX5GSR2", "DX5GSR3", "DX5GSR4", "DX5GSR5", "DX5GSR6", "DX5GTR0", "DX5LCDLR0", "DX5LCDLR1", "DX5LCDLR2", "DX5LCDLR3", "DX5LCDLR4", "DX5LCDLR5", "DX5MDLR0", "DX5MDLR1", "DX5RSR0", "DX5RSR1", "DX5RSR2", "DX5RSR3", "DX6BDLR0", "DX6BDLR1", "DX6BDLR2", "DX6BDLR3", "DX6BDLR4", "DX6BDLR5", "DX6BDLR6", "DX6BDLR7", "DX6BDLR8", "DX6BDLR9", "DX6GCR0", "DX6GCR1", "DX6GCR2", "DX6GCR3", "DX6GCR4", "DX6GCR5", "DX6GCR6", "DX6GCR7", "DX6GCR8", "DX6GCR9", "DX6GSR0", "DX6GSR1", "DX6GSR2", "DX6GSR3", "DX6GSR4", "DX6GSR5", "DX6GSR6", "DX6GTR0", "DX6LCDLR0", "DX6LCDLR1", "DX6LCDLR2", "DX6LCDLR3", "DX6LCDLR4", "DX6LCDLR5", "DX6MDLR0", "DX6MDLR1", "DX6RSR0", "DX6RSR1", "DX6RSR2", "DX6RSR3", "DX7BDLR0", "DX7BDLR1", "DX7BDLR2", "DX7BDLR3", "DX7BDLR4", "DX7BDLR5", "DX7BDLR6", "DX7BDLR7", "DX7BDLR8", "DX7BDLR9", "DX7GCR0", "DX7GCR1", "DX7GCR2", "DX7GCR3", "DX7GCR4", "DX7GCR5", "DX7GCR6", "DX7GCR7", "DX7GCR8", "DX7GCR9", "DX7GSR0", "DX7GSR1", "DX7GSR2", "DX7GSR3", "DX7GSR4", "DX7GSR5", "DX7GSR6", "DX7GTR0", "DX7LCDLR0", "DX7LCDLR1", "DX7LCDLR2", "DX7LCDLR3", "DX7LCDLR4", "DX7LCDLR5", "DX7MDLR0", "DX7MDLR1", "DX7RSR0", "DX7RSR1", "DX7RSR2", "DX7RSR3", "DX8BDLR0", "DX8BDLR1", "DX8BDLR2", "DX8BDLR3", "DX8BDLR4", "DX8BDLR5", "DX8BDLR6", "DX8BDLR7", "DX8BDLR8", "DX8BDLR9", "DX8GCR0", "DX8GCR1", "DX8GCR2", "DX8GCR3", "DX8GCR4", "DX8GCR5", "DX8GCR6", "DX8GCR7", "DX8GCR8", "DX8GCR9", "DX8GSR0", "DX8GSR1", "DX8GSR2", "DX8GSR3", "DX8GSR4", "DX8GSR5", "DX8GSR6", "DX8GTR0", "DX8LCDLR0", "DX8LCDLR1", "DX8LCDLR2", "DX8LCDLR3", "DX8LCDLR4", "DX8LCDLR5", "DX8MDLR0", "DX8MDLR1", "DX8RSR0", "DX8RSR1", "DX8RSR2", "DX8RSR3", "DX8SL0DDLCTL", "DLYLDTM", "DXDDLLDT", "DXDDLLD", "DXDDLBYP", "DDLBYPMODE", "DX8SL0DQSCTL", "RRRMODE", "WRRMODE", "DQSGX", "LPPLLPD", "LPIOPD", "RESERVED_16_15", "QSCNTEN", "UDQIOM", "RESERVED_12_10", "DXSR", "DQSNRES", "DQSRES", "DX8SL0DXCTL1", "DXCALCLK", "DXRCLKMD", "DXDTOSEL", "DXGSMD", "DXQSDBYP", "DXGDBYP", "DXTMODE", "RESERVED_15_0", "DX8SL0DXCTL2", "CRDEN", "POSOEX", "PREOEX", "IOAG", "IOLB", "RESERVED_14_13", "LPWAKEUP_THRSH", "RDBI", "WDBI", "PRFBYP", "RDMODE", "DISRST", "DQSGLB", "DX8SL0IOCR", "DXDACRANGE", "DXVREFIOM", "DXIOM", "DXTXM", "DXRXM", "DX8SL0OSC", "GATEDXRDCLK", "GATEDXDDRCLK", "GATEDXCTLCLK", "CLKLEVEL", "LBMODE", "LBGSDQS", "LBGDQS", "LBDQSS", "PHYHRST", "PHYFRST", "DLTST", "DLTMODE", "RESERVED_12_11", "OSCWDDL", "RESERVED_8_7", "OSCWDL", "OSCDIV", "OSCEN", "DX8SL0PLLCR0", "PLLBYP", "PLLRST", "PLLPD", "RSTOPM", "FRQSEL", "RLOCKM", "CPPC", "CPIC", "GSHIFT", "RESERVED_11_9", "ATOEN", "ATC", "DTC", "DX8SL0PLLCR1", "PLLPROG", "BYPVREGCP", "BYPVREGDIG", "BYPVDD", "LOCKPS", "LOCKCS", "LOCKDS", "DX8SL0PLLCR2", "PLLCTRL_31_0", "DX8SL0PLLCR3", "PLLCTRL_63_32", "DX8SL0PLLCR4", "PLLCTRL_95_64", "DX8SL0PLLCR5", "RESERVED_31_8", "PLLCTRL_103_96", "DX8SL0TRNCTL", "DX8SL1DDLCTL", "DX8SL1DQSCTL", "DX8SL1DXCTL1", "DX8SL1DXCTL2", "DX8SL1IOCR", "DX8SL1OSC", "DX8SL1PLLCR0", "DX8SL1PLLCR1", "DX8SL1PLLCR2", "DX8SL1PLLCR3", "DX8SL1PLLCR4", "DX8SL1PLLCR5", "DX8SL1TRNCTL", "DX8SL2DDLCTL", "DX8SL2DQSCTL", "DX8SL2DXCTL1", "DX8SL2DXCTL2", "DX8SL2IOCR", "DX8SL2OSC", "DX8SL2PLLCR0", "DX8SL2PLLCR1", "DX8SL2PLLCR2", "DX8SL2PLLCR3", "DX8SL2PLLCR4", "DX8SL2PLLCR5", "DX8SL2TRNCTL", "DX8SL3DDLCTL", "DX8SL3DQSCTL", "DX8SL3DXCTL1", "DX8SL3DXCTL2", "DX8SL3IOCR", "DX8SL3OSC", "DX8SL3PLLCR0", "DX8SL3PLLCR1", "DX8SL3PLLCR2", "DX8SL3PLLCR3", "DX8SL3PLLCR4", "DX8SL3PLLCR5", "DX8SL3TRNCTL", "DX8SL4DDLCTL", "DX8SL4DQSCTL", "DX8SL4DXCTL1", "DX8SL4DXCTL2", "DX8SL4IOCR", "DX8SL4OSC", "DX8SL4PLLCR0", "DX8SL4PLLCR1", "DX8SL4PLLCR2", "DX8SL4PLLCR3", "DX8SL4PLLCR4", "DX8SL4PLLCR5", "DX8SL4TRNCTL", "DX8SL5DDLCTL", "DX8SL5DQSCTL", "DX8SL5DXCTL1", "DX8SL5DXCTL2", "DX8SL5IOCR", "DX8SL5OSC", "DX8SL5PLLCR0", "DX8SL5PLLCR1", "DX8SL5PLLCR2", "DX8SL5PLLCR3", "DX8SL5PLLCR4", "DX8SL5PLLCR5", "DX8SL5TRNCTL", "DX8SL6DDLCTL", "DX8SL6DQSCTL", "DX8SL6DXCTL1", "DX8SL6DXCTL2", "DX8SL6IOCR", "DX8SL6OSC", "DX8SL6PLLCR0", "DX8SL6PLLCR1", "DX8SL6PLLCR2", "DX8SL6PLLCR3", "DX8SL6PLLCR4", "DX8SL6PLLCR5", "DX8SL6TRNCTL", "DX8SL7DDLCTL", "DX8SL7DQSCTL", "DX8SL7DXCTL1", "DX8SL7DXCTL2", "DX8SL7IOCR", "DX8SL7OSC", "DX8SL7PLLCR0", "DX8SL7PLLCR1", "DX8SL7PLLCR2", "DX8SL7PLLCR3", "DX8SL7PLLCR4", "DX8SL7PLLCR5", "DX8SL7TRNCTL", "DX8SL8DDLCTL", "DX8SL8DQSCTL", "DX8SL8DXCTL1", "DX8SL8DXCTL2", "DX8SL8IOCR", "DX8SL8OSC", "DX8SL8PLLCR0", "DX8SL8PLLCR1", "DX8SL8PLLCR2", "DX8SL8PLLCR3", "DX8SL8PLLCR4", "DX8SL8PLLCR5", "DX8SL8TRNCTL", "DX8SLbDDLCTL", "DX8SLbDQSCTL", "DX8SLbDXCTL1", "DX8SLbDXCTL2", "DX8SLbIOCR", "DX8SLbOSC", "DX8SLbPLLCR0", "DX8SLbPLLCR1", "DX8SLbPLLCR2", "DX8SLbPLLCR3", "DX8SLbPLLCR4", "DX8SLbPLLCR5", "DX8SLbTRNCTL", "DXCCR", "RKLOOP", "RESERVED_28_7", "DQS2DQMPER", "RESERVED_2_0", "GPR0", "GPR1", "IOVCR0", "ACREFPEN", "ACREFEEN", "ACREFSEN", "ACREFIEN", "ACREFESELRANGE", "ACREFESEL", "ACREFSSELRANGE", "ACREFSSEL", "ACVREFISELRANGE", "ACVREFISEL", "IOVCR1", "MR0", "RSVD_15_8", "CATR", "RSVD_6_5", "RZQI", "RSVD_2_0", "MR1", "RSVD", "RDPST", "nWR", "RDPRE", "WRPRE", "BL", "MR11", "RSVD_7", "CAODT", "DQODT", "MR12", "VR_CA", "VREF_CA", "MR13", "FSPOP", "FSPWR", "DMD", "RRO", "VRCG", "VRO", "RPT", "CBT", "MR14", "VR_DQ", "VREF_DQ", "MR2", "WRL", "WLS", "WL", "RL", "MR22", "ODTD_CA", "ODTE_CS", "ODTE_CK", "CODT", "MR3", "DBIWR", "DBIRD", "PDDS", "WRPST", "PUCAL", "MR4", "MR5", "MR6", "MR7", "ODTCR", "WRODT_RSVD", "WRODT", "RDODT_RSVD", "RDODT", "PGCR0", "ADCP", "RESERVED_30_27", "OSCACDL", "RESERVED_23_19", "DTOSEL", "PGCR1", "RESERVED_30_29", "ACVLDTRN", "ACVLDDLY", "LRDIMMST", "UPDMSTRC0", "DISDIC", "ACPDDC", "DUALCHN", "FDEPTH", "LPFDEPTH", "LPFEN", "PUBMODE", "CAST", "DX_DQSOUT_DIFF", "AC_CKOUT_DIFF", "WLSTEP", "WLMODE", "DTOMODE", "PGCR2", "CLRTSTAT", "CLRZCAL", "CLRPERR", "ICPC", "DTPMXTMR", "INITFSMBYP", "PLLFSMBYP", "tREFPRD", "PGCR3", "CKNEN", "CKEN", "GATEACRDCLK", "GATEACDDRCLK", "GATEACCTLCLK", "RESERVED_8", "PGCR4", "ACDDLLD", "ACDDLBYP", "OEDDLBYP", "TEDDLBYP", "PDRDDLBYP", "RESERVED_18_8", "PGCR5", "FRQBT", "FRQAT", "DISCNPERIOD", "VREF_RBCTRL", "DXREFISELRANGE", "DDLPGACT", "DDLPGRW", "PGCR6", "DLDLMT", "ACDLVT", "ACBVT", "ODTBVT", "CKEBVT", "CSNBVT", "CKBVT", "RESERVED_7_1", "INHVT", "PGCR7", "ACRSVD_7_6", "ACCALCLK", "ACRCLKMD", "ACDLDT", "ACRSVD_2", "ACDTOSEL", "ACTMODE", "PGSR0", "APLOCK", "CAWRN", "CAERR", "ZCERR", "VERR", "RESERVED_17_16", "DQS2DQDONE", "VDONE", "SRDDONE", "CADONE", "WEDONE", "REDONE", "WDDONE", "RDDONE", "WLADONE", "QSGDONE", "DIDONE", "ZCDONE", "DCDONE", "PLDONE", "IDONE", "PGSR1", "PARERR", "VTSTOP", "RESERVED_29_25", "PGSR2", "PIR", "ZCALBYP", "DCALPSE", "RESERVED_28_21", "DQS2DQ", "RDIMMINIT", "CTLDINIT", "VREF", "SRD", "WREYE", "RDEYE", "WRDSKW", "RDDSKW", "WLADJ", "QSGATE", "DRAMINIT", "DRAMRST", "PHYRST", "DCAL", "PLLINIT", "CA", "ZCAL", "INIT", "PLLCR0", "PLLCR1", "RESERVED_15_6", "PLLCR2", "PLLCR3", "PLLCR4", "PLLCR5", "PTR0", "tPLLPD", "tPLLGS", "tPHYRST", "PTR1", "tPLLLOCK", "tPLLRST", "PTR2", "tWLDLYS", "tCALH", "tCALS", "tCALON", "PTR3", "tDINIT0", "PTR4", "RESERVED_31_13", "tDINIT1", "PTR5", "RESERVED_31_19", "tDINIT2", "PTR6", "tDINIT4", "tDINIT3", "RANKIDR", "RANKRID", "RESERVED_15_4", "RANKWID", "RDIMMCR0", "RC7", "RC6", "RC5", "RC4", "RC3", "RC2", "RC1", "RC0", "RDIMMCR1", "RC15", "RC14", "RC13", "RC12", "RC11", "RC10", "RC9", "RC8", "RDIMMCR2", "RC4X", "RC3X", "RC2X", "RC1X", "RDIMMCR3", "RC8X", "RC7X", "RC6X", "RC5X", "RDIMMCR4", "RCXX", "RCBX", "RCAX", "RC9X", "RDIMMGCR0", "QCSEN", "RESERVED_29_28", "RDIMMIOM", "RESERVED_26_24", "ERROUTOE", "ERROUTIOM", "ERROUTPDR", "ERROUTODT", "LRDIMM", "PARINIOM", "RESERVED_16_8", "RNKMRREN_RSVD", "RNKMRREN", "SOPERR", "ERRNOREG", "RDIMM", "RDIMMGCR1", "A17BID", "tBCMRD_L2", "tBCMRD_L", "tBCMRD", "tBCSTAB", "RDIMMGCR2", "CRINIT", "UDRID", "PHYMJR", "PHYMDR", "PHYMNR", "PUBMJR", "PUBMDR", "PUBMNR", "RIOCR0", "RIOCR1", "RIOCR2", "COEMODE_RSVD", "COEMODE", "CSOEMODE_RSVD", "CSOEMODE", "RIOCR3", "RIOCR4", "CKEOEMODE_RSVD", "CKEOEMODE", "RIOCR5", "ODTOEMODE_RSVD", "ODTOEMODE", "SCHCR0", "SCHDQV", "SP_CMD", "SCHTRIG", "SCHCR1", "SCRNK", "SCADDR", "SCBG", "SCBK", "ALLRANK", "VTCR0", "tVREF", "DVEN", "PDAEN", "RESERVED_26", "VWCR", "DVSS", "DVMAX", "DVMIN", "DVINIT", "VTCR1", "HVSS", "HVMAX", "HVMIN", "SHRNK", "SHREN", "tVREFIO", "EOFF", "ENUM", "HVEN", "HVIO", "VTDR", "HVREFMX", "HVREFMN", "DVREFMX", "DVREFMN", "ZQ0DR0", "ZDATA_PU_DRV_RESULT", "ZDATA_PD_DRV_RESULT", "ZQ0DR1", "ZDATA_PU_ODT_RESULT", "ZDATA_PD_ODT_RESULT", "ZQ0OR0", "ZDATA_PU_DRV_OVRD", "ZDATA_PD_DRV_OVRD", "ZQ0OR1", "ZDATA_PU_ODT_OVRD", "ZDATA_PD_ODT_OVRD", "ZQ0PR0", "PD_DRV_ZDEN", "PU_DRV_ZDEN", "PD_ODT_ZDEN", "PU_ODT_ZDEN", "ZSEGBYP", "ZLE_MODE", "ODT_ADJUST", "PD_DRV_ADJUST", "PU_DRV_ADJUST", "ZPROG_DRAM_ODT", "ZPROG_HOST_ODT", "ZPROG_ASYM_DRV_PD", "ZPROG_ASYM_DRV_PU", "ZQ0PR1", "RESERVED_31_15", "PU_REFSEL", "PD_REFSEL", "ZQ0SR", "PD_ODT_SAT", "PU_ODT_SAT", "PD_DRV_SAT", "PU_DRV_SAT", "ZDONE", "ZERR", "OPU", "OPD", "ZPU", "ZPD", "ZQ1DR0", "ZQ1DR1", "ZQ1OR0", "ZQ1OR1", "ZQ1PR0", "ZQ1PR1", "ZQ1SR", "ZQ2DR0", "ZQ2DR1", "ZQ2OR0", "ZQ2OR1", "ZQ2PR0", "ZQ2PR1", "ZQ2SR", "ZQ3DR0", "ZQ3DR1", "ZQ3OR0", "ZQ3OR1", "ZQ3PR0", "ZQ3PR1", "ZQ3SR", "ZQCR", "ZQREFISELRANGE", "PGWAIT_FRQB", "PGWAIT_FRQA", "ZQREFPEN", "ZQREFIEN", "ODT_MODE", "FORCE_ZCAL_VT_UPDATE", "IODLMT", "AVGEN", "AVGMAX", "ZCALT", "ZQPD", "DDR_QOS_CTRL", "DDRC_EXT_REFRESH", "DDRC_MRR_DATA0", "DDRC_MRR_DATA1", "DDRC_MRR_DATA10", "DDRC_MRR_DATA11", "ECC", "DDRC_MRR_DATA2", "DDRC_MRR_DATA3", "DDRC_MRR_DATA4", "DDRC_MRR_DATA5", "DDRC_MRR_DATA6", "DDRC_MRR_DATA7", "DDRC_MRR_DATA8", "DDRC_MRR_DATA9", "DDRC_MRR_STATUS", "VALID_CNT", "VALID", "DDRC_QVN_CTRL", "PREALLOC_P2", "PREALLOC_P1", "EN_P2", "EN_P1", "DDRC_RD_RAM", "DDRC_RETRY_RAM", "DDRC_URGENT", "ARURGENT_5", "AWURGENT_5", "ARURGENT_4", "AWURGENT_4", "ARURGENT_3", "AWURGENT_3", "ARURGENTR_2", "ARURGENTB_2", "AWURGENT_2", "ARURGENTR_1", "ARURGENTB_1", "AWURGENT_1", "ARURGENT_0", "AWURGENT_0", "DDRC_WR_RAM", "DDRPHY_CTRL", "BYP_MODE", "DDRPHY_SMODE", "lp_trigger", "ac_rst", "vt_trigger", "dll_max", "dll_min", "DDR_CLK_CTRL", "DDR_DCD_CTRL", "DDR_QOS_ECO", "val", "PC_COPY_PERIOD", "COPY_PERIOD", "PC_CTRL", "PC_ENABLE", "PC_RDCMD_CNT_PORT_0", "PC_RDCMD_CNT_PORT_1", "PC_RDCMD_CNT_PORT_2", "PC_RDCMD_CNT_PORT_3", "PC_RDCMD_CNT_PORT_4", "PC_RDCMD_CNT_PORT_5", "PC_RDCMD_STL_CNT_PORT_0", "PC_RDCMD_STL_CNT_PORT_1", "PC_RDCMD_STL_CNT_PORT_2", "PC_RDCMD_STL_CNT_PORT_3", "PC_RDCMD_STL_CNT_PORT_4", "PC_RDCMD_STL_CNT_PORT_5", "PC_RDDATA_CNT_PORT_0", "PC_RDDATA_CNT_PORT_1", "PC_RDDATA_CNT_PORT_2", "PC_RDDATA_CNT_PORT_3", "PC_RDDATA_CNT_PORT_4", "PC_RDDATA_CNT_PORT_5", "PC_RDDATA_STL_CNT_PORT_0", "PC_RDDATA_STL_CNT_PORT_1", "PC_RDDATA_STL_CNT_PORT_2", "PC_RDDATA_STL_CNT_PORT_3", "PC_RDDATA_STL_CNT_PORT_4", "PC_RDDATA_STL_CNT_PORT_5", "PC_TOTAL_CYL_CNT", "TOTAL_CYL_CNT", "PC_WRCMD_CNT_PORT_0", "PC_WRCMD_CNT_PORT_1", "PC_WRCMD_CNT_PORT_2", "PC_WRCMD_CNT_PORT_3", "PC_WRCMD_CNT_PORT_4", "PC_WRCMD_CNT_PORT_5", "PC_WRCMD_STL_CNT_PORT_0", "PC_WRCMD_STL_CNT_PORT_1", "PC_WRCMD_STL_CNT_PORT_2", "PC_WRCMD_STL_CNT_PORT_3", "PC_WRCMD_STL_CNT_PORT_4", "PC_WRCMD_STL_CNT_PORT_5", "PC_WRDATA_CNT_PORT_0", "PC_WRDATA_CNT_PORT_1", "PC_WRDATA_CNT_PORT_2", "PC_WRDATA_CNT_PORT_3", "PC_WRDATA_CNT_PORT_4", "PC_WRDATA_CNT_PORT_5", "PC_WRDATA_STL_CNT_PORT_0", "PC_WRDATA_STL_CNT_PORT_1", "PC_WRDATA_STL_CNT_PORT_2", "PC_WRDATA_STL_CNT_PORT_3", "PC_WRDATA_STL_CNT_PORT_4", "PC_WRDATA_STL_CNT_PORT_5", "PORT_TYPE", "PORT5_TYPE", "PORT4_TYPE", "PORT3_TYPE", "PORT2B_TYPE", "PORT2R_TYPE", "PORT1B_TYPE", "PORT1R_TYPE", "PORT0_TYPE", "QOS_CTRL", "PORT5_WR_CTRL", "PORT5_HPR_CTRL", "PORT5_LPR_CTRL", "PORT4_WR_CTRL", "PORT4_HPR_CTRL", "PORT4_LPR_CTRL", "PORT3_WR_CTRL", "PORT3_HPR_CTRL", "PORT3_LPR_CTRL", "PORT2_WR_CTRL", "PORT2B_HPR_CTRL", "PORT2B_LPR_CTRL", "PORT2R_HPR_CTRL", "PORT2R_LPR_CTRL", "PORT1_WR_CTRL", "PORT1B_HPR_CTRL", "PORT1B_LPR_CTRL", "PORT1R_HPR_CTRL", "PORT1R_LPR_CTRL", "PORT0_WR_CTRL", "PORT0_HPR_CTRL", "PORT0_LPR_CTRL", "QOS_IRQ_DISABLE", "DDRC_WR_POISON", "DDRC_RD_POISON", "MRR_DATA_VALID", "PC_COPY_DONE", "DFI_ALT_ERR", "DFI_ALT_ERR_MAX", "DFI_ALT_ERR_FTL", "DFI_INIT_COMP", "DDRECC_UNCRERR", "DDRECC_CORERR", "QOS_IRQ_ENABLE", "QOS_IRQ_MASK", "QOS_IRQ_STATUS", "QOS_IRQ_TRIGGER", "RD_HPR_THRSLD", "RD_LPR_THRSLD", "WR_THRSLD", "XPD0_CTRL0", "XPD0_CTRL1", "XPD0_CTRL2", "XPD0_CTRL3", "XPD0_REG0", "XPD0_REG1", "XPD0_SOFT_RST", "XPD0_STAT", "XPD1_CTRL0", "XPD1_CTRL1", "XPD1_CTRL2", "XPD1_CTRL3", "XPD1_REG0", "XPD1_REG1", "XPD1_SOFT_RST", "XPD1_STAT", "ZQCS_CTRL0", "ZQCS_CTRL1", "VSYNC_CNT", "ZQCS_STATUS", "DDR_XMPU0_CFG", "CTRL", "AlignCfg", "PoisonCfg", "DefWrAllowed", "DefRdAllowed", "ERR_STATUS1", "AXI_ADDR", "ERR_STATUS2", "AXI_ID", "SecurityVIO", "WrPermVIO", "RdPermVIO", "RegWrDis", "POISON", "ATTRIB", "BASE", "R00_CONFIG", "NSCheckType", "RegionNS", "WrAllowed", "RdAllowed", "R00_END", "R00_MASTER", "R00_START", "R01_CONFIG", "R01_END", "R01_MASTER", "R01_START", "R02_CONFIG", "R02_END", "R02_MASTER", "R02_START", "R03_CONFIG", "R03_END", "R03_MASTER", "R03_START", "R04_CONFIG", "R04_END", "R04_MASTER", "R04_START", "R05_CONFIG", "R05_END", "R05_MASTER", "R05_START", "R06_CONFIG", "R06_END", "R06_MASTER", "R06_START", "R07_CONFIG", "R07_END", "R07_MASTER", "R07_START", "R08_CONFIG", "R08_END", "R08_MASTER", "R08_START", "R09_CONFIG", "R09_END", "R09_MASTER", "R09_START", "R10_CONFIG", "R10_END", "R10_MASTER", "R10_START", "R11_CONFIG", "R11_END", "R11_MASTER", "R11_START", "R12_CONFIG", "R12_END", "R12_MASTER", "R12_START", "R13_CONFIG", "R13_END", "R13_MASTER", "R13_START", "R14_CONFIG", "R14_END", "R14_MASTER", "R14_START", "R15_CONFIG", "R15_END", "R15_MASTER", "R15_START", "DDR_XMPU1_CFG", "DDR_XMPU2_CFG", "DDR_XMPU3_CFG", "DDR_XMPU4_CFG", "DDR_XMPU5_CFG", "AUDIO_MIXER_META_DATA", "AUD_META_DATA_SEL", "AUDIO_MIXER_VOLUME_CONTROL", "VOL_CTRL_CH1", "VOL_CTRL_CH0", "AUDIO_SOFT_RESET", "EXTRA_BS_CONTROL", "LINE_RESET_DISABLE", "AUDIO_SRST", "AUD_CH_A_DATA_REG0", "USER_DATA0", "AUD_CH_A_DATA_REG1", "USER_DATA1", "AUD_CH_A_DATA_REG2", "USER_DATA2", "AUD_CH_A_DATA_REG3", "USER_DATA3", "AUD_CH_A_DATA_REG4", "USER_DATA4", "AUD_CH_A_DATA_REG5", "USER_DATA5", "AUD_CH_B_DATA_REG0", "AUD_CH_B_DATA_REG1", "AUD_CH_B_DATA_REG2", "AUD_CH_B_DATA_REG3", "AUD_CH_B_DATA_REG4", "AUD_CH_B_DATA_REG5", "AUD_CH_STATUS_REG0", "STATUS0", "AUD_CH_STATUS_REG1", "STATUS1", "AUD_CH_STATUS_REG2", "STATUS2", "AUD_CH_STATUS_REG3", "STATUS3", "AUD_CH_STATUS_REG4", "STATUS4", "AUD_CH_STATUS_REG5", "STATUS5", "AUD_PATTERN_SELECT1", "PATTERN", "AUD_PATTERN_SELECT2", "AV_BUF_AUDIO_CH_CONFIG", "AUD_CH_ID", "AV_BUF_AUDIO_RDY_INTERVAL", "CH1_INT", "CH0_INT", "AV_BUF_AUD_VID_CLK_SOURCE", "VID_TIMING_SRC", "AUD_CLK_SRC", "VID_CLK_SRC", "AV_BUF_DITHER_CONFIG", "TAP_MSB", "DW_SEL", "LD", "TRUNC_PT", "AV_BUF_FORMAT", "NL_GRAPHX_FORMAT", "NL_VID_FORMAT", "AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR", "GRAPHICS_SCALE_FACTOR0", "AV_BUF_GRAPHICS_COMP1_SCALE_FACTOR", "GRAPHICS_SCALE_FACTOR1", "AV_BUF_GRAPHICS_COMP2_SCALE_FACTOR", "GRAPHICS_SCALE_FACTOR2", "AV_BUF_HCOUNT_VCOUNT_INT0", "HCOUNT", "VCOUNT", "AV_BUF_HCOUNT_VCOUNT_INT1", "AV_BUF_LIVE_GFX_COMP0_SF", "LIV_VID_SCA_FACT0", "AV_BUF_LIVE_GFX_COMP1_SF", "LIV_VID_SCA_FACT1", "AV_BUF_LIVE_GFX_COMP2_SF", "LIV_VID_SCA_FACT2", "AV_BUF_LIVE_GFX_CONFIG", "CB_FIRST", "BPC", "AV_BUF_LIVE_VIDEO_COMP0_SF", "AV_BUF_LIVE_VIDEO_COMP1_SF", "AV_BUF_LIVE_VIDEO_COMP2_SF", "AV_BUF_LIVE_VID_CONFIG", "AV_BUF_NON_LIVE_LATENCY", "NL_LATENCY", "AV_BUF_OUTPUT_AUDIO_VIDEO_SELECT", "AUD_STREAM2_SEL", "AUD_STREAM1_SEL", "VID_STREAM2_SEL", "VID_STREAM1_SEL", "AV_BUF_SRST_REG", "VID_RST", "AV_BUF_STC_ADJ", "SIGN", "AV_BUF_STC_CONTROL", "AV_BUF_STC_CUSTOM_EVENT2_TS_REG0", "CUST_EVENT2_TS0", "AV_BUF_STC_CUSTOM_EVENT2_TS_REG1", "CUST_EVENT2_TS1", "AV_BUF_STC_CUSTOM_EVENT_TS_REG0", "CUST_EVENT_TS0", "AV_BUF_STC_CUSTOM_EVENT_TS_REG1", "CUST_EVENT_TS1", "AV_BUF_STC_EXT_VSYNC_TS_REG0", "EXT_VSYNC_TS0", "AV_BUF_STC_EXT_VSYNC_TS_REG1", "EXT_VSYNC_TS1", "AV_BUF_STC_INIT_VALUE0", "INIT_VALUE0", "AV_BUF_STC_INIT_VALUE1", "INIT_VALUE1", "AV_BUF_STC_SNAPSHOT0", "STC0", "AV_BUF_STC_SNAPSHOT1", "STC1", "AV_BUF_STC_VIDEO_VSYNC_TS_REG0", "VSYNC_TS0", "AV_BUF_STC_VIDEO_VSYNC_TS_REG1", "VSYNC_TS1", "AV_BUF_VIDEO_COMP0_SCALE_FACTOR", "VID_SCA_FACT0", "AV_BUF_VIDEO_COMP1_SCALE_FACTOR", "VID_SCA_FACT1", "AV_BUF_VIDEO_COMP2_SCALE_FACTOR", "VID_SCA_FACT2", "AV_CHBUF0", "BURST_LEN", "FLUSH", "AV_CHBUF1", "AV_CHBUF2", "AV_CHBUF3", "AV_CHBUF4", "AV_CHBUF5", "DITHER_CONFIG_MAX", "COLR_MAX", "DITHER_CONFIG_MIN", "COLR_MIN", "DITHER_CONFIG_SEED0", "COLR0", "DITHER_CONFIG_SEED1", "COLR1", "DITHER_CONFIG_SEED2", "COLR2", "DP_AUX_ADDRESS", "AUX_ADDRESS", "DP_AUX_CLOCK_DIVIDER", "AUX_SIGNAL_WIDTH_FILTER", "CLK_DIV", "DP_AUX_COMMAND_REGISTER", "ADDR_TRANSFER_EN", "AUD_CH_COMMAND", "NUM_OF_BYTES", "DP_AUX_REPLY_CODE", "CODE1", "CODE0", "DP_AUX_REPLY_COUNT", "AUX_REPLY_COUNT", "DP_AUX_REPLY_DATA", "AUX_REPLY_DATA", "DP_AUX_WRITE_FIFO", "AUX_WRITE_FIFO", "DP_COMP_PATTERN_80BIT_1", "BITS_31_0", "DP_COMP_PATTERN_80BIT_2", "BITS_63_32", "DP_COMP_PATTERN_80BIT_3", "BITS_79_64", "DP_CORE_ID", "DP_DOWNSPREAD_CTRL", "DWNSPRD_CTL", "DP_ENHANCED_FRAME_EN", "ENH_FRAMING_EN", "DP_FORCE_SCRAMBLER_RESET", "FORCE_SCR_RESET", "DP_FRAC_BYTES_PER_TU", "FRACT_BYTES_PER_TU", "DP_HPD_DURATION", "HPD_DURATION", "DP_INIT_WAIT", "INIT_WAIT", "DP_INTERRUPT_SIGNAL_STATE", "REPLY_TIMEOUT", "REPLY_STATE", "REQUEST_STATE", "HPD_STATE", "DP_INT_DS", "VSYNC_TS", "EXT_VSYNC_TS", "CUST_TS", "CUST_TS_2", "CHBUF0_OVERFLW", "CHBUF1_OVERFLW", "CHBUF2_OVERFLW", "CHBUF3_OVERFLW", "CHBUF4_OVERFLW", "CHBUF5_OVERFLW", "CHBUF0_UNDERFLW", "CHBUF1_UNDERFLW", "CHBUF2_UNDERFLW", "CHBUF3_UNDERFLW", "CHBUF4_UNDERFLW", "CHBUF5_UNDERFLW", "PIXEL0_MATCH", "PIXEL1_MATCH", "VBLNK_START", "LIV_AUDBUF_UNDRFLW", "EXT_PKT_TXD", "HPD_PULSE_DET", "REPLY_RECEIVED", "HPD_EVENT", "HPD_IRQ", "DP_INT_EN", "DP_INT_MASK", "DP_INT_STATUS", "LIV_ABUF_UNDRFLW", "DP_LANE_COUNT_SET", "LANE_CNT", "DP_LINK_BW_SET", "BW", "DP_LINK_QUAL_PATTERN_SET", "EXT", "LNK_QUAL_PAT_SET", "DP_MAIN_STREAM_ENABLE", "MS_ENABLE", "DP_MAIN_STREAM_HRES", "HRES", "DP_MAIN_STREAM_HSTART", "HSTART", "DP_MAIN_STREAM_HSWIDTH", "HSWIDTH", "DP_MAIN_STREAM_HTOTAL", "HTOTAL", "DP_MAIN_STREAM_MISC0", "YCBCR_COLR", "DYNC_RANGE", "COMP_FORMAT", "SYNC_CLOCK", "DP_MAIN_STREAM_MISC1", "Y_ONLY_EN", "STEREO_VID_ATTR", "DP_MAIN_STREAM_M_VID", "M_VID", "DP_MAIN_STREAM_N_VID", "N_VID", "DP_MAIN_STREAM_POLARITY", "VSYNC_POLARITY", "HSYNC_POLARITY", "DP_MAIN_STREAM_VRES", "VRES", "DP_MAIN_STREAM_VSTART", "VSTART", "DP_MAIN_STREAM_VSWIDTH", "VSWIDTH", "DP_MAIN_STREAM_VTOTAL", "VTOTAL", "DP_MIN_BYTES_PER_TU", "MIN_BYTES_PER_TU", "DP_MSA_TRANSFER_UNIT_SIZE", "TU_SIZE", "DP_PHY_CLOCK_SELECT", "DP_PHY_POSTCURSOR_LANE_0", "POSTCURSOR0", "DP_PHY_POSTCURSOR_LANE_1", "POSTCURSOR1", "DP_PHY_PRECURSOR_LANE_0", "PRECURSOR0", "DP_PHY_PRECURSOR_LANE_1", "PRECURSOR1", "DP_PHY_RESET", "EN_8B_10B", "GT_RESET", "PLL_RESET", "DP_PHY_STATUS", "POWER_CHANGE_DONE_0_1", "PLL_LOCKED", "RATE_CHANGE_DONE_0_1", "RESET_LANES_0_1", "DP_PHY_VOLTAGE_DIFF_LANE_0", "VDIFF0", "DP_PHY_VOLTAGE_DIFF_LANE_1", "VDIFF1", "DP_REPLY_DATA_COUNT", "REPLY_DATA_COUNT", "DP_REPLY_STATUS", "AUX_REPLY_STATE", "REPLY_ERROR", "REQUEST_IN_PROGRESS", "REPLY_IN_PROGRESS", "DP_SCRAMBLING_DISABLE", "SCR_DIS", "DP_SOFTWARE_RESET", "SOFT_RST", "DP_TRAINING_PATTERN_SET", "TP_SET", "DP_TRANSMITTER_ENABLE", "TX_EN", "DP_TRANSMIT_PRBS7", "TX_PRBS7", "DP_TX_AUDIO_CHANNELS", "TX_AUD_CH", "DP_TX_AUDIO_CONTROL", "TX_AUD_CTRL", "DP_TX_AUDIO_EXT_DATA0", "DP_TX_AUDIO_EXT_DATA1", "DP_TX_AUDIO_EXT_DATA2", "DP_TX_AUDIO_EXT_DATA3", "DP_TX_AUDIO_EXT_DATA4", "DP_TX_AUDIO_EXT_DATA5", "DP_TX_AUDIO_EXT_DATA6", "DP_TX_AUDIO_EXT_DATA7", "DP_TX_AUDIO_EXT_DATA8", "DP_TX_AUDIO_INFO_DATA0", "INFO_DATA", "DP_TX_AUDIO_INFO_DATA1", "DP_TX_AUDIO_INFO_DATA2", "DP_TX_AUDIO_INFO_DATA3", "DP_TX_AUDIO_INFO_DATA4", "DP_TX_AUDIO_INFO_DATA5", "DP_TX_AUDIO_INFO_DATA6", "DP_TX_AUDIO_INFO_DATA7", "DP_TX_M_AUD", "MAUD", "DP_TX_N_AUD", "NAUD", "DP_TX_PHY_POWER_DOWN", "POWER_DWN", "DP_TX_USER_FIFO_OVERFLOW", "DP_USER_DATA_COUNT_PER_LANE", "DATA_CNT_PER_LANE", "DP_USER_PIX_WIDTH", "PIX_WIDTH", "DP_VERSION_REGISTER", "VER", "PATGEN_CRC_B", "CRC_B", "PATGEN_CRC_G", "CRC_G", "PATGEN_CRC_R", "CRC_R", "PATTERN_GEN_SELECT", "OFFSET_EQ", "AUD_RATE_SEL", "V_BLEND_BG_CLR_0", "CLR0", "V_BLEND_BG_CLR_1", "CLR1", "V_BLEND_BG_CLR_2", "CLR2", "V_BLEND_CB_IN1CSC_OFFSET", "POST_OFFSET", "PRE_OFFSET", "V_BLEND_CB_IN2CSC_OFFSET", "V_BLEND_CB_OUTCSC_OFFSET", "V_BLEND_CHROMA_KEY_COMP1", "MAX", "MIN", "V_BLEND_CHROMA_KEY_COMP2", "V_BLEND_CHROMA_KEY_COMP3", "V_BLEND_CHROMA_KEY_ENABLE", "M_SEL", "V_BLEND_CR_IN1CSC_OFFSET", "V_BLEND_CR_IN2CSC_OFFSET", "V_BLEND_CR_OUTCSC_OFFSET", "V_BLEND_IN1CSC_COEFF0", "Y2R_C0", "V_BLEND_IN1CSC_COEFF1", "Y2R_C1", "V_BLEND_IN1CSC_COEFF2", "Y2R_C2", "V_BLEND_IN1CSC_COEFF3", "Y2R_C3", "V_BLEND_IN1CSC_COEFF4", "Y2R_C4", "V_BLEND_IN1CSC_COEFF5", "Y2R_C5", "V_BLEND_IN1CSC_COEFF6", "Y2R_C6", "V_BLEND_IN1CSC_COEFF7", "Y2R_C7", "V_BLEND_IN1CSC_COEFF8", "Y2R_C8", "V_BLEND_IN2CSC_COEFF0", "V_BLEND_IN2CSC_COEFF1", "V_BLEND_IN2CSC_COEFF2", "V_BLEND_IN2CSC_COEFF3", "V_BLEND_IN2CSC_COEFF4", "V_BLEND_IN2CSC_COEFF5", "V_BLEND_IN2CSC_COEFF6", "V_BLEND_IN2CSC_COEFF7", "V_BLEND_IN2CSC_COEFF8", "V_BLEND_LAYER0_CONTROL", "RGB_MODE", "EN_US", "V_BLEND_LAYER1_CONTROL", "V_BLEND_LUMA_IN1CSC_OFFSET", "V_BLEND_LUMA_IN2CSC_OFFSET", "V_BLEND_LUMA_OUTCSC_OFFSET", "V_BLEND_OUTPUT_VID_FORMAT", "EN_DOWNSAMPLE", "VID_FORMAT", "V_BLEND_RGB2YCBCR_COEFF0", "RGB2Y_C0", "V_BLEND_RGB2YCBCR_COEFF1", "RGB2Y_C1", "V_BLEND_RGB2YCBCR_COEFF2", "RGB2Y_C2", "V_BLEND_RGB2YCBCR_COEFF3", "RGB2Y_C3", "V_BLEND_RGB2YCBCR_COEFF4", "RGB2Y_C4", "V_BLEND_RGB2YCBCR_COEFF5", "RGB2Y_C5", "V_BLEND_RGB2YCBCR_COEFF6", "RGB2Y_C6", "V_BLEND_RGB2YCBCR_COEFF7", "RGB2Y_C7", "V_BLEND_RGB2YCBCR_COEFF8", "RGB2Y_C8", "V_BLEND_SET_GLOBAL_ALPHA_REG", "DPDMA", "DPDMA_ALC0_ACC", "latency", "DPDMA_ALC0_ACC_TRAN", "DPDMA_ALC0_CNTL", "MON_ID", "DPDMA_ALC0_MAX", "DPDMA_ALC0_MIN", "DPDMA_ALC0_STATUS", "OFLOW", "DPDMA_ALC1_ACC", "DPDMA_ALC1_ACC_TRAN", "DPDMA_ALC1_CNTL", "DPDMA_ALC1_MAX", "DPDMA_ALC1_MIN", "DPDMA_ALC1_STATUS", "DPDMA_CH0_CNTL", "DSCR_DLY_CNT", "DSCR_AXCACHE", "DSCR_AXPROT", "QOS_DATA_RD", "QOS_DSCR_RD", "QOS_DSCR_WR", "DPDMA_CH0_DSCR_ID", "DPDMA_CH0_DSCR_NEXT_ADDR", "DPDMA_CH0_DSCR_NEXT_ADDRE", "DPDMA_CH0_DSCR_STRT_ADDR", "DPDMA_CH0_DSCR_STRT_ADDRE", "DPDMA_CH0_PYLD_CUR_ADDR", "DPDMA_CH0_PYLD_CUR_ADDRE", "DPDMA_CH0_PYLD_SZ", "BYTE", "DPDMA_CH0_STATUS", "OTRAN_CNT", "PREAMBLE", "EN_DSCR_INTR", "EN_DSCR_UP", "DSCR_DONE", "IGNR_DONE", "LDSCR_FRAME", "LAST_DSCR", "EN_CRC", "BURST_TYPE", "DPDMA_CH0_VDO", "Line_Length", "Stride", "DPDMA_CH1_CNTL", "DPDMA_CH1_DSCR_ID", "DPDMA_CH1_DSCR_NEXT_ADDR", "DPDMA_CH1_DSCR_NEXT_ADDRE", "DPDMA_CH1_DSCR_STRT_ADDR", "DPDMA_CH1_DSCR_STRT_ADDRE", "DPDMA_CH1_PYLD_CUR_ADDR", "DPDMA_CH1_PYLD_CUR_ADDRE", "DPDMA_CH1_PYLD_SZ", "DPDMA_CH1_STATUS", "DPDMA_CH1_VDO", "DPDMA_CH2_CNTL", "DPDMA_CH2_DSCR_ID", "DPDMA_CH2_DSCR_NEXT_ADDR", "DPDMA_CH2_DSCR_NEXT_ADDRE", "DPDMA_CH2_DSCR_STRT_ADDR", "DPDMA_CH2_DSCR_STRT_ADDRE", "DPDMA_CH2_PYLD_CUR_ADDR", "DPDMA_CH2_PYLD_CUR_ADDRE", "DPDMA_CH2_PYLD_SZ", "DPDMA_CH2_STATUS", "DPDMA_CH2_VDO", "DPDMA_CH3_CNTL", "DPDMA_CH3_DSCR_ID", "DPDMA_CH3_DSCR_NEXT_ADDR", "DPDMA_CH3_DSCR_NEXT_ADDRE", "DPDMA_CH3_DSCR_STRT_ADDR", "DPDMA_CH3_DSCR_STRT_ADDRE", "DPDMA_CH3_PYLD_CUR_ADDR", "DPDMA_CH3_PYLD_CUR_ADDRE", "DPDMA_CH3_PYLD_SZ", "DPDMA_CH3_STATUS", "DPDMA_CH3_VDO", "DPDMA_CH4_CNTL", "DPDMA_CH4_DSCR_ID", "DPDMA_CH4_DSCR_NEXT_ADDR", "DPDMA_CH4_DSCR_NEXT_ADDRE", "DPDMA_CH4_DSCR_STRT_ADDR", "DPDMA_CH4_DSCR_STRT_ADDRE", "DPDMA_CH4_PYLD_CUR_ADDR", "DPDMA_CH4_PYLD_CUR_ADDRE", "DPDMA_CH4_PYLD_SZ", "DPDMA_CH4_STATUS", "DPDMA_CH4_VDO", "DPDMA_CH5_CNTL", "DPDMA_CH5_DSCR_ID", "DPDMA_CH5_DSCR_NEXT_ADDR", "DPDMA_CH5_DSCR_NEXT_ADDRE", "DPDMA_CH5_DSCR_STRT_ADDR", "DPDMA_CH5_DSCR_STRT_ADDRE", "DPDMA_CH5_PYLD_CUR_ADDR", "DPDMA_CH5_PYLD_CUR_ADDRE", "DPDMA_CH5_PYLD_SZ", "DPDMA_CH5_STATUS", "DPDMA_CH5_VDO", "DPDMA_CNTL", "DPDMA_ECO", "DPDMA_EIDS", "RD_CMD_FIFO_FULL", "DSCR_DONE_ERR5", "DSCR_DONE_ERR4", "DSCR_DONE_ERR3", "DSCR_DONE_ERR2", "DSCR_DONE_ERR1", "DSCR_DONE_ERR0", "DSCR_WR_AXI_ERR5", "DSCR_WR_AXI_ERR4", "DSCR_WR_AXI_ERR3", "DSCR_WR_AXI_ERR2", "DSCR_WR_AXI_ERR1", "DSCR_WR_AXI_ERR0", "DSCR_CRC_ERR5", "DSCR_CRC_ERR4", "DSCR_CRC_ERR3", "DSCR_CRC_ERR2", "DSCR_CRC_ERR1", "DSCR_CRC_ERR0", "DSCR_PRE_ERR5", "DSCR_PRE_ERR4", "DSCR_PRE_ERR3", "DSCR_PRE_ERR2", "DSCR_PRE_ERR1", "DSCR_PRE_ERR0", "DSCR_RD_AXI_ERR5", "DSCR_RD_AXI_ERR4", "DSCR_RD_AXI_ERR3", "DSCR_RD_AXI_ERR2", "DSCR_RD_AXI_ERR1", "DSCR_RD_AXI_ERR0", "DPDMA_EIEN", "DPDMA_EIMR", "DPDMA_EISR", "DPDMA_ERR_CTRL", "DPDMA_GBL", "RTRG_CH5", "RTRG_CH4", "RTRG_CH3", "RTRG_CH2", "RTRG_CH1", "RTRG_CH0", "TRG_CH5", "TRG_CH4", "TRG_CH3", "TRG_CH2", "TRG_CH1", "TRG_CH0", "DPDMA_IDS", "vsync_int", "axi_rd_4k_cross", "wr_data_fifo_full", "wr_cmd_fifo_full", "dscr_err5", "dscr_err4", "dscr_err3", "dscr_err2", "dscr_err1", "dscr_err0", "data_axi_err5", "data_axi_err4", "data_axi_err3", "data_axi_err2", "data_axi_err1", "data_axi_err0", "no_ostand_tran5", "no_ostand_tran4", "no_ostand_tran3", "no_ostand_tran2", "no_ostand_tran1", "no_ostand_tran0", "dscr_done5", "dscr_done4", "dscr_done3", "dscr_done2", "dscr_done1", "dscr_done0", "DPDMA_IEN", "DPDMA_IMR", "DPDMA_ISR", "EFUSE", "AMS_TRIM", "TRIM", "BISR_0", "BISR", "BISR_1", "BISR_2", "BISR_3", "BISR_4", "BISR_5", "BISR_6", "BISR_7", "DNA_0", "DNA", "DNA_1", "DNA_2", "EFUSE_AES_CRC", "AES_CRC_VALUE", "EFUSE_CACHE_LOAD", "load", "EFUSE_PGM_LOCK", "SPK_ID_LOCK", "EFUSE_RD_ADDR", "ROW", "EFUSE_RD_DATA", "EFUSE_UNUSED2", "UNUSED", "IPDISABLE", "UNUSED3116", "EXPORT", "A53_CRYPT_DIS", "UNUSED13", "UNUSED12", "UNUSED11", "UNUSED10", "UNUSED9", "VCU_DIS", "RPU1_DIS", "RPU0_DIS", "GPU_DIS", "CAN_DIS", "APU3_DIS", "APU2_DIS", "APU1_DIS", "APU0_DIS", "MDM_DISABLE", "MDM_DIS", "MDM_EN", "MISC_USER_CTRL", "FPD_SC_EN_2", "FPD_SC_EN_1", "FPD_SC_EN_0", "LPD_SC_EN_2", "LPD_SC_EN_1", "LPD_SC_EN_0", "LBIST_EN", "BISR_EN", "PMU_SC_EN", "USR_WRLK_7", "USR_WRLK_6", "USR_WRLK_5", "USR_WRLK_4", "USR_WRLK_3", "USR_WRLK_2", "USR_WRLK_1", "USR_WRLK_0", "PPK0_0", "PPK0", "PPK0_1", "PPK0_10", "PPK0_11", "PPK0_2", "PPK0_3", "PPK0_4", "PPK0_5", "PPK0_6", "PPK0_7", "PPK0_8", "PPK0_9", "PPK1_0", "PPK1", "PPK1_1", "PPK1_10", "PPK1_11", "PPK1_2", "PPK1_3", "PPK1_4", "PPK1_5", "PPK1_6", "PPK1_7", "PPK1_8", "PPK1_9", "PUF_CHASH", "CHASH", "PUF_MISC", "REGISTER_DIS", "SYN_WRLK", "SYN_INVLD", "TEST2_DIS", "AUX", "RDNDT_TRIM", "ROM_RSVD", "UNUSED_3117", "CBR_PCIE", "UNUSED_1505", "PBR_PB_ERR_MASK", "PBR_PLL_LOCK", "PBR_BOOT_ERROR", "SEC_CTRL", "PPK1_INVLD", "PPK1_WRLK", "PPK0_INVLD", "PPK0_WRLK", "RSA_EN", "SEC_LOCK", "PROG_GATE_2", "PROG_GATE_1", "PROG_GATE_0", "DFT_DIS", "JTAG_DIS", "ERROR_DIS", "BBRAM_DIS", "ENC_ONLY", "AES_WRLK", "AES_RDLK", "SPK_ID", "AES_CRC_PASS", "AES_CRC_DONE", "CACHE_DONE", "CACHE_LOAD", "efuse_3_tbit", "efuse_2_tbit", "efuse_0_tbit", "SYSOSC_CTRL", "TBIT_SYSOSC_3", "TBIT_SYSOSC_2", "TBIT_SYSOSC_1", "TBIG_SYSOSC_0", "SYSOSC_EN", "TEST_IPDISABLE", "RPU_DIS", "APU_DIS", "TEST_SEC_CTRL", "PROG_GATE", "TEST_TRIM", "TEST_XILINX_CTRL", "SVD", "USER_0", "USER", "USER_1", "USER_2", "USER_3", "USER_4", "USER_5", "USER_6", "USER_7", "XILINX_CTRL", "TBIT_0_3", "TBIT_0_2", "TBIT_0_1", "TBIT_0_0", "QNG_TRIM", "UNUSED4", "UNUSED3", "SVD_2", "SVD_1", "SVD_0", "cfg", "margin_rd", "pgm_en", "efuse_clk_sel", "efuse_eco", "TEST_REG_EN", "GF_STAGES", "efuse_idr", "CACHE_ERROR", "RD_ERROR", "RD_DONE", "PGM_ERROR", "PGM_DONE", "efuse_ier", "efuse_imr", "efuse_isr", "APB_SLVERR", "efuse_pgm_addr", "efuse", "row", "column", "test_fuse_ctrl", "bisr_pgm_mode", "xilinx_bit_prot", "trcs", "at", "test_parity_0a", "test_parity_0b", "test_parity_2a", "test_parity_2b", "test_parity_3a", "test_parity_3b", "tpgm", "trd", "tsu_h_cs", "tsu_h_ps", "tsu_h_ps_cs", "wr_lock", "FPD_GPV", "afifm0M_intfpd_ar_b", "ar_b", "afifm0M_intfpd_ar_p", "ar_p", "afifm0M_intfpd_ar_r", "ar_r", "afifm0M_intfpd_aw_b", "aw_b", "afifm0M_intfpd_aw_p", "aw_p", "afifm0M_intfpd_aw_r", "aw_r", "afifm0M_intfpd_fn_mod", "fn_mod", "afifm0M_intfpd_max_comb_ot", "awar_max_oti", "awar_max_otf", "afifm0M_intfpd_max_ot", "ar_max_oti", "ar_max_otf", "aw_max_oti", "aw_max_otf", "afifm0M_intfpd_qos_cntl", "en_awar_ot", "en_ar_ot", "en_aw_ot", "en_awar_rate", "en_ar_rate", "en_aw_rate", "afifm1M_intfpd_ar_b", "afifm1M_intfpd_ar_p", "afifm1M_intfpd_ar_r", "afifm1M_intfpd_aw_b", "afifm1M_intfpd_aw_p", "afifm1M_intfpd_aw_r", "afifm1M_intfpd_fn_mod", "afifm1M_intfpd_max_comb_ot", "afifm1M_intfpd_max_ot", "afifm1M_intfpd_qos_cntl", "afifm2M_intfpd_ar_b", "afifm2M_intfpd_ar_p", "afifm2M_intfpd_ar_r", "afifm2M_intfpd_aw_b", "afifm2M_intfpd_aw_p", "afifm2M_intfpd_aw_r", "afifm2M_intfpd_fn_mod", "afifm2M_intfpd_max_comb_ot", "afifm2M_intfpd_max_ot", "afifm2M_intfpd_qos_cntl", "afifm3M_intfpd_ar_b", "afifm3M_intfpd_ar_p", "afifm3M_intfpd_ar_r", "afifm3M_intfpd_aw_b", "afifm3M_intfpd_aw_p", "afifm3M_intfpd_aw_r", "afifm3M_intfpd_fn_mod", "afifm3M_intfpd_max_comb_ot", "afifm3M_intfpd_max_ot", "afifm3M_intfpd_qos_cntl", "afifm4M_intfpd_ar_b", "afifm4M_intfpd_ar_p", "afifm4M_intfpd_ar_r", "afifm4M_intfpd_aw_b", "afifm4M_intfpd_aw_p", "afifm4M_intfpd_aw_r", "afifm4M_intfpd_fn_mod", "afifm4M_intfpd_max_comb_ot", "afifm4M_intfpd_max_ot", "afifm4M_intfpd_qos_cntl", "afifm5M_intfpd_ar_b", "afifm5M_intfpd_ar_p", "afifm5M_intfpd_ar_r", "afifm5M_intfpd_aw_b", "afifm5M_intfpd_aw_p", "afifm5M_intfpd_aw_r", "afifm5M_intfpd_fn_mod", "afifm5M_intfpd_max_comb_ot", "afifm5M_intfpd_max_ot", "afifm5M_intfpd_qos_cntl", "comp_id_0", "comp_id_1", "comp_id_2", "comp_id_3", "coresightM_intfpd_ib_ar_b", "coresightM_intfpd_ib_ar_p", "coresightM_intfpd_ib_ar_r", "coresightM_intfpd_ib_aw_b", "coresightM_intfpd_ib_aw_p", "coresightM_intfpd_ib_aw_r", "coresightM_intfpd_ib_fn_mod", "coresightM_intfpd_ib_fn_mod2", "bypass_merge", "coresightM_intfpd_ib_max_comb_ot", "coresightM_intfpd_ib_max_ot", "coresightM_intfpd_ib_qos_cntl", "coresightM_intfpd_ib_read_qos", "ar_qos", "coresightM_intfpd_ib_write_qos", "aw_qos", "dp_intfpd_ib_ar_b", "dp_intfpd_ib_ar_p", "dp_intfpd_ib_ar_r", "dp_intfpd_ib_aw_b", "dp_intfpd_ib_aw_p", "dp_intfpd_ib_aw_r", "dp_intfpd_ib_fn_mod", "dp_intfpd_ib_max_comb_ot", "dp_intfpd_ib_max_ot", "dp_intfpd_ib_qos_cntl", "gdma_intfpd_ib_ar_b", "gdma_intfpd_ib_ar_p", "gdma_intfpd_ib_ar_r", "gdma_intfpd_ib_aw_b", "gdma_intfpd_ib_aw_p", "gdma_intfpd_ib_aw_r", "gdma_intfpd_ib_fn_mod", "gdma_intfpd_ib_fn_mod2", "gdma_intfpd_ib_max_comb_ot", "gdma_intfpd_ib_max_ot", "gdma_intfpd_ib_qos_cntl", "gpu_intfpd_ib_ar_b", "gpu_intfpd_ib_ar_p", "gpu_intfpd_ib_ar_r", "gpu_intfpd_ib_aw_b", "gpu_intfpd_ib_aw_p", "gpu_intfpd_ib_aw_r", "gpu_intfpd_ib_fn_mod", "gpu_intfpd_ib_max_comb_ot", "gpu_intfpd_ib_max_ot", "gpu_intfpd_ib_qos_cntl", "gpu_intfpd_ib_read_qos", "gpu_intfpd_ib_write_qos", "ib2_ar_b", "ib2_ar_p", "ib2_ar_r", "ib2_aw_b", "ib2_aw_p", "ib2_aw_r", "ib2_fn_mod", "ib2_fn_mod_iss_bm", "fn_mod_iss_bm", "ib2_max_comb_ot", "ib2_max_ot", "ib2_qos_cntl", "ib6_ar_b", "ib6_ar_p", "ib6_ar_r", "ib6_aw_b", "ib6_aw_p", "ib6_aw_r", "ib6_fn_mod", "ib6_fn_mod2", "ib6_fn_mod_iss_bm", "ib6_max_comb_ot", "ib6_max_ot", "ib6_qos_cntl", "intfpd_intlpd_ib_fn_mod", "intfpd_intlpd_ib_fn_mod2", "intfpd_intlpd_ib_fn_mod_iss_bm", "intfpdcci_intfpdmain_ib_ar_b", "intfpdcci_intfpdmain_ib_ar_p", "intfpdcci_intfpdmain_ib_ar_r", "intfpdcci_intfpdmain_ib_aw_b", "intfpdcci_intfpdmain_ib_aw_p", "intfpdcci_intfpdmain_ib_aw_r", "intfpdcci_intfpdmain_ib_fn_mod", "intfpdcci_intfpdmain_ib_max_comb_ot", "intfpdcci_intfpdmain_ib_max_ot", "intfpdcci_intfpdmain_ib_qos_cntl", "intfpdsmmutbu3_intfpdmain_ar_b", "intfpdsmmutbu3_intfpdmain_ar_p", "intfpdsmmutbu3_intfpdmain_ar_r", "intfpdsmmutbu3_intfpdmain_aw_b", "intfpdsmmutbu3_intfpdmain_aw_p", "intfpdsmmutbu3_intfpdmain_aw_r", "intfpdsmmutbu3_intfpdmain_fn_mod", "intfpdsmmutbu3_intfpdmain_max_comb_ot", "intfpdsmmutbu3_intfpdmain_max_ot", "intfpdsmmutbu3_intfpdmain_qos_cntl", "intfpdsmmutbu4_intfpdmain_ar_b", "intfpdsmmutbu4_intfpdmain_ar_p", "intfpdsmmutbu4_intfpdmain_ar_r", "intfpdsmmutbu4_intfpdmain_aw_b", "intfpdsmmutbu4_intfpdmain_aw_p", "intfpdsmmutbu4_intfpdmain_aw_r", "intfpdsmmutbu4_intfpdmain_fn_mod", "intfpdsmmutbu4_intfpdmain_max_comb_ot", "intfpdsmmutbu4_intfpdmain_max_ot", "intfpdsmmutbu4_intfpdmain_qos_cntl", "intfpdsmmutbu5_intfpdmain_ar_b", "intfpdsmmutbu5_intfpdmain_ar_p", "intfpdsmmutbu5_intfpdmain_ar_r", "intfpdsmmutbu5_intfpdmain_aw_b", "intfpdsmmutbu5_intfpdmain_aw_p", "intfpdsmmutbu5_intfpdmain_aw_r", "intfpdsmmutbu5_intfpdmain_fn_mod", "intfpdsmmutbu5_intfpdmain_max_comb_ot", "intfpdsmmutbu5_intfpdmain_max_ot", "intfpdsmmutbu5_intfpdmain_qos_cntl", "pcieM_intfpd_ib_ar_b", "pcieM_intfpd_ib_ar_p", "pcieM_intfpd_ib_ar_r", "pcieM_intfpd_ib_aw_b", "pcieM_intfpd_ib_aw_p", "pcieM_intfpd_ib_aw_r", "pcieM_intfpd_ib_fn_mod", "pcieM_intfpd_ib_fn_mod2", "pcieM_intfpd_ib_max_comb_ot", "pcieM_intfpd_ib_max_ot", "pcieM_intfpd_ib_qos_cntl", "pcieM_intfpd_ib_read_qos", "pcieM_intfpd_ib_write_qos", "periph_id_0", "periph_id_1", "periph_id_3", "sataM_intfpd_ib_ar_b", "sataM_intfpd_ib_ar_p", "sataM_intfpd_ib_ar_r", "sataM_intfpd_ib_aw_b", "sataM_intfpd_ib_aw_p", "sataM_intfpd_ib_aw_r", "sataM_intfpd_ib_fn_mod", "sataM_intfpd_ib_fn_mod2", "sataM_intfpd_ib_max_comb_ot", "sataM_intfpd_ib_max_ot", "sataM_intfpd_ib_qos_cntl", "sataM_intfpd_ib_read_qos", "sataM_intfpd_ib_write_qos", "FPD_SLCR", "ATB_CMD_STORE_EN", "afifs1", "afifs0", "fpds", "ATB_PRESCALE", "ATB_RESP_EN", "ATB_RESP_TYPE", "ERR_ATB_IDR", "ERR_ATB_IER", "ERR_ATB_IMR", "ERR_ATB_ISR", "GDMA_RAM", "RAM1_EMAB", "RAM1_EMASA", "RAM1_EMAA", "RAM0_EMAB", "RAM0_EMASA", "RAM0_EMAA", "INT_FPD", "gfm_sel", "WDT_CLK_SEL", "afi_fs", "dw_ss1_sel", "dw_ss0_sel", "field", "gdma_cfg", "BUS_WIDTH", "NUM_CH", "gpu", "arcache", "awcache", "pp1_idle", "pp0_idle", "idle", "gpu_reg0", "emasa_dprfhs_pp0", "stov_dprfhs_pp0", "stov_sprfhd_pp0", "emab_dprfhs_pp0", "emaa_dprfhs_pp0", "emas_spsramhde_pp0", "emaw_spsramhde_pp0", "ema_spsramhde_pp0", "gpu_reg1", "emasa_dprfhs_pp1", "stov_dprfhs_pp1", "stov_sprfhd_pp1", "emab_dprfhs_pp1", "emaa_dprfhs_pp1", "emas_spsramhde_pp1", "emaw_spsramhde_pp1", "ema_spsramhde_pp1", "gpu_reg2", "emasa_dprfhs_l2", "stov_dprfhs_l2", "stov_spsramhde_l2", "emab_dprfhs_gp", "emaa_dprfhs_gp", "emas_spsramhde_gp", "emaw_spsramhde_gp", "ema_spsramhde_gp", "emab_dprfhs_l2", "emaa_dprfhs_l2", "emas_spsramhde_l2", "emaw_spsramhde_l2", "ema_spsramhde_l2", "gpu_reg3", "emasa_dprfhs_gp", "stov_dprfhs_gp", "stov_sprfhd_gp", "stov_spsramhde_gp", "emas_sprfhd_gp", "emaw_sprfhd_gp", "ema_sprfhd_gp", "emas_sprfhd_pp1", "emaw_sprfhd_pp1", "ema_sprfhd_pp1", "emas_sprfhd_pp0", "emaw_sprfhd_pp0", "ema_sprfhd_pp0", "idr", "ier", "imr", "isr", "itr", "wprot0", "active", "FPD_SLCR_SECURE", "slcr_dpdma", "tz", "slcr_gdma", "slcr_gic", "cfg_disable", "slcr_pcie", "tz_dma_3", "tz_dma_2", "tz_dma_1", "tz_dma_0", "tz_at_ingr_7", "tz_at_ingr_6", "tz_at_ingr_5", "tz_at_ingr_4", "tz_at_ingr_3", "tz_at_ingr_2", "tz_at_ingr_1", "tz_at_ingr_0", "tz_at_egr_7", "tz_at_egr_6", "tz_at_egr_5", "tz_at_egr_4", "tz_at_egr_3", "tz_at_egr_2", "tz_at_egr_1", "tz_at_egr_0", "tz_dma_regs", "tz_msix_pba", "tz_msix_table", "tz_ecam", "tz_bridge_regs", "slcr_sata", "tz_aximdma1", "tz_aximdma0", "tz_axis", "tz_en", "FPD_XMPU_CFG", "FPD_XMPU_SINK", "err_ctrl", "res", "pslverr", "err_status", "rdwr", "addr", "GDMA_CH0", "GDMA_CH1", "GDMA_CH2", "GDMA_CH3", "GDMA_CH4", "GDMA_CH5", "GDMA_CH6", "GDMA_CH7", "GEM0", "alignment_errors", "reserved_31_10", "auto_flushed_pkts", "reserved_31_16", "axi_max_pipeline", "aw2w_max_pipeline", "ar2r_max_pipeline", "broadcast_rxed", "broadcast_txed", "cbs_control", "reserved_31_2", "cbs_enable_queue_b", "cbs_enable_queue_a", "cbs_idleslope_q_a", "idleslope_a", "cbs_idleslope_q_b", "idleslope_b", "crs_errors", "deferred_frames", "reserved_31_18", "designcfg_debug1", "axi_cache_value", "dma_bus_width", "reserved_24", "irq_read_clear", "no_snapshot", "no_stats", "no_scan_pins", "user_in_width", "user_out_width", "user_io", "apb_rev2", "apb_rev1", "ext_fifo_interface", "no_int_loopback", "int_loopback", "TDC_50", "RDC_50", "serdes", "no_pcs", "designcfg_debug10", "emac_bus_width", "tx_pbuf_data", "rx_pbuf_data", "axi_access_pipeline_bits", "axi_tx_descr_rd_buff_bits", "axi_rx_descr_rd_buff_bits", "axi_tx_descr_wr_buff_bits", "axi_rx_descr_wr_buff_bits", "designcfg_debug2", "spram", "axi", "tx_pbuf_addr", "rx_pbuf_addr", "tx_pkt_buffer", "rx_pkt_buffer", "hprot_value", "jumbo_max_length", "designcfg_debug3", "reserved_30", "num_spec_add_filters", "reserved_0", "designcfg_debug4", "reserved_31_0", "designcfg_debug5", "axi_prot_value", "tsu_clk", "rx_buffer_length_def", "tx_pbuf_size_def", "rx_pbuf_size_def", "endian_swap_def", "mdc_clock_div", "dma_bus_width_def", "phy_ident", "tsu", "tx_fifo_cnt_width", "rx_fifo_cnt_width", "designcfg_debug6", "reserved_31_26", "pbuf_cutthru", "pfc_multi_quantum", "dma_addr_width_is_64b", "host_if_soft_select", "tx_add_fifo_if", "ext_tsu_timer", "tx_pbuf_queue_segment_size", "dma_priority_queue15", "dma_priority_queue14", "dma_priority_queue13", "dma_priority_queue12", "dma_priority_queue11", "dma_priority_queue10", "dma_priority_queue9", "dma_priority_queue8", "dma_priority_queue7", "dma_priority_queue6", "dma_priority_queue5", "dma_priority_queue4", "dma_priority_queue3", "dma_priority_queue2", "dma_priority_queue1", "reserved_9", "designcfg_debug7", "tx_pbuf_num_segments_q7", "tx_pbuf_num_segments_q6", "tx_pbuf_num_segments_q5", "tx_pbuf_num_segments_q4", "tx_pbuf_num_segments_q3", "tx_pbuf_num_segments_q2", "tx_pbuf_num_segments_q1", "tx_pbuf_num_segments_q0", "designcfg_debug8", "num_type1_screeners", "num_type2_screeners", "num_scr2_ethtype_regs", "num_scr2_compare_regs", "designcfg_debug9", "tx_pbuf_num_segments_q15", "tx_pbuf_num_segments_q14", "tx_pbuf_num_segments_q13", "tx_pbuf_num_segments_q12", "tx_pbuf_num_segments_q11", "tx_pbuf_num_segments_q10", "tx_pbuf_num_segments_q9", "tx_pbuf_num_segments_q8", "dma_addr_or_mask", "mask_value", "reserved_27_4", "mask_enable", "dma_config", "reserved_31", "dma_addr_bus_width_1", "tx_bd_extended_mode_en", "rx_bd_extended_mode_en", "reserved_27", "force_max_amba_burst_tx", "force_max_amba_burst_rx", "force_discard_on_err", "rx_buf_size", "reserved_15_12", "tx_pbuf_tcp_en", "tx_pbuf_size", "rx_pbuf_size", "endian_swap_packet", "endian_swap_management", "amba_burst_length", "dma_rxbuf_size_q1", "reserved_31_8", "dma_rx_q_buf_size", "dpram_fill_dbg", "dma_tx_rx_fill_level", "reserved_15_8", "dma_tx_q_fill_level_select", "reserved_3_1", "dma_tx_rx_fill_level_select", "excessive_collisions", "excessive_rx_length", "external_fifo_interface", "reserved_31_1", "fcs_errors", "frames_rxed_1024", "frames_rxed_128", "frames_rxed_1519", "frames_rxed_256", "frames_rxed_512", "frames_rxed_64", "frames_rxed_65", "frames_rxed_ok", "frames_txed_1024", "frames_txed_128", "frames_txed_1519", "frames_txed_256", "frames_txed_512", "frames_txed_64", "frames_txed_65", "frames_txed_ok", "hash_bottom", "address", "hash_top", "int_disable", "reserved_31_31", "reserved_30_30", "disable_tsu_timer_comparison_interrupt", "disable_wol_event_received_interrupt", "disable_rx_lpi_indication_interrupt", "disable_tsu_seconds_register_increment", "disable_ptp_pdelay_resp_frame_transmitted", "disable_ptp_pdelay_req_frame_transmitted", "disable_ptp_pdelay_resp_frame_received", "disable_ptp_pdelay_req_frame_received", "disable_ptp_sync_frame_transmitted", "disable_ptp_delay_req_frame_transmitted", "disable_ptp_sync_frame_received", "disable_ptp_delay_req_frame_received", "disable_pcs_link_partner_page_received", "disable_pcs_auto_negotiation_complete_interrupt", "disable_external_interrupt", "disable_pause_frame_transmitted_interrupt", "disable_pause_time_zero_interrupt", "disable_pause_frame_with_non_zero_pause_quantum_interrupt", "disable_resp_not_ok_interrupt", "disable_receive_overrun_interrupt", "disable_link_change_interrupt", "not_used", "disable_transmit_complete_interrupt", "disable_transmit_frame_corruption_due_to_amba_error_interrupt", "disable_retry_limit_exceeded_or_late_collision_interrupt", "disable_transmit_buffer_under_run_interrupt", "disable_transmit_used_bit_read_interrupt", "disable_receive_used_bit_read_interrupt", "disable_receive_complete_interrupt", "disable_management_done_interrupt", "int_enable", "enable_tsu_timer_comparison_interrupt", "enable_wol_event_received_interrupt", "enable_rx_lpi_indication_interrupt", "enable_tsu_seconds_register_increment", "enable_ptp_pdelay_resp_frame_transmitted", "enable_ptp_pdelay_req_frame_transmitted", "enable_ptp_pdelay_resp_frame_received", "enable_ptp_pdelay_req_frame_received", "enable_ptp_sync_frame_transmitted", "enable_ptp_delay_req_frame_transmitted", "enable_ptp_sync_frame_received", "enable_ptp_delay_req_frame_received", "enable_pcs_link_partner_page_received", "enable_pcs_auto_negotiation_complete_interrupt", "enable_external_interrupt", "enable_pause_frame_transmitted_interrupt", "enable_pause_time_zero_interrupt", "enable_pause_frame_with_non_zero_pause_quantum_interrupt", "enable_resp_not_ok_interrupt", "enable_receive_overrun_interrupt", "enable_link_change_interrupt", "enable_transmit_complete_interrupt", "enable_transmit_frame_corruption_due_to_amba_error_interrupt", "enable_retry_limit_exceeded_or_late_collision_interrupt", "enable_transmit_buffer_under_run_interrupt", "enable_transmit_used_bit_read_interrupt", "enable_receive_used_bit_read_interrupt", "enable_receive_complete_interrupt", "enable_management_done_interrupt", "int_mask", "tsu_timer_comparison_mask", "wol_event_received_mask", "rx_lpi_indication_mask", "tsu_seconds_register_increment_mask", "ptp_pdelay_resp_frame_transmitted_mask", "ptp_pdelay_req_frame_transmitted_mask", "ptp_pdelay_resp_frame_received_mask", "ptp_pdelay_req_frame_received_mask", "ptp_sync_frame_transmitted_mask", "ptp_delay_req_frame_transmitted_mask", "ptp_sync_frame_received_mask", "ptp_delay_req_frame_received_mask", "pcs_link_partner_page_mask", "pcs_auto_negotiation_complete_interrupt_mask", "external_interrupt_mask", "pause_frame_transmitted_interrupt_mask", "pause_time_zero_interrupt_mask", "pause_frame_with_non_zero_pause_quantum_interrupt_mask", "resp_not_ok_interrupt_mask", "receive_overrun_interrupt_mask", "link_change_interrupt_mask", "transmit_complete_interrupt_mask", "amba_error_interrupt_mask", "retry_limit_exceeded_or_late_collision", "transmit_buffer_under_run_interrupt_mask", "transmit_used_bit_read_interrupt_mask", "receive_used_bit_read_interrupt_mask", "receive_complete_interrupt_mask", "management_done_interrupt_mask", "int_q1_disable", "reserved_31_12", "reserved_9_8", "reserved_4_3", "disable_rx_used_bit_read_interrupt", "int_q1_enable", "enable_rx_used_bit_read_interrupt", "int_q1_mask", "retry_limit_exceeded_or_late_collision_interrupt_mask", "rx_used_interrupt_mask", "int_q1_status", "resp_not_ok", "receive_overrun", "transmit_complete", "amba_error", "rx_used_bit_read", "receive_complete", "int_status", "tsu_timer_comparison_interrupt", "wol_interrupt", "receive_lpi_indication_status_bit_change", "tsu_seconds_register_increment", "ptp_pdelay_resp_frame_transmitted", "ptp_pdelay_req_frame_transmitted", "ptp_pdelay_resp_frame_received", "ptp_pdelay_req_frame_received", "ptp_sync_frame_transmitted", "ptp_delay_req_frame_transmitted", "ptp_sync_frame_received", "ptp_delay_req_frame_received", "pcs_link_partner_page_received", "pcs_auto_negotiation_complete", "external_interrupt", "pause_frame_transmitted", "pause_time_elapsed", "pause_frame_with_non_zero_pause_quantum_received", "link_change", "transmit_under_run", "tx_used_bit_read", "management_frame_sent", "late_collisions", "mask_add1_bottom", "address_mask", "mask_add1_top", "multicast_rxed", "multicast_txed", "multiple_collisions", "network_config", "uni_direction_enable", "ignore_ipg_rx_er", "nsp_change", "ipg_stretch_enable", "sgmii_mode_enable", "ignore_rx_fcs", "en_half_duplex_rx", "receive_checksum_offload_enable", "disable_copy_of_pause_frames", "mdc_clock_division", "fcs_remove", "length_field_error_frame_discard", "receive_buffer_offset", "pause_enable", "retry_test", "pcs_select", "gigabit_mode_enable", "external_address_match_enable", "receive_1536_byte_frames", "unicast_hash_enable", "multicast_hash_enable", "no_broadcast", "copy_all_frames", "jumbo_frames", "discard_non_vlan_frames", "full_duplex", "speed", "network_control", "reserved_25", "one_step_sync_mode", "ext_tsu_port_enable", "store_udp_offset", "alt_sgmii_mode", "ptp_unicast_ena", "tx_lpi_en", "flush_rx_pkt_pclk", "transmit_pfc_priority_based_pause_frame", "pfc_enable", "store_rx_ts", "reserved_14_13", "tx_pause_frame_zero", "tx_pause_frame_req", "tx_halt_pclk", "tx_start_pclk", "back_pressure", "stats_write_en", "inc_all_stats_regs", "clear_all_stats_regs", "man_port_en", "enable_transmit", "enable_receive", "loopback_local", "loopback", "network_status", "lpi_indicate_pclk", "pfc_negotiate_pclk", "mac_pause_tx_en", "mac_pause_rx_en", "mac_full_duplex", "man_done", "mdio_in", "pcs_link_state", "octets_rxed_bottom", "octets_rxed_top", "octets_txed_bottom", "octets_txed_top", "pause_frames_rxed", "pause_frames_txed", "pause_time", "quantum", "pbuf_rxcutthru", "dma_rx_cutthru", "dma_rx_cutthru_threshold", "pbuf_txcutthru", "dma_tx_cutthru", "dma_tx_cutthru_threshold", "pcs_an_adv", "next_page", "remote_fault", "pause", "half_duplex", "pcs_an_exp", "next_page_capability", "page_received", "pcs_an_ext_status", "full_duplex_1000base_x", "half_duplex_1000base_x", "full_duplex_1000base_t", "half_duplex_1000base_t", "pcs_an_lp_base", "link_partner_next_page_status", "link_partner_acknowledge", "link_partner_remote_fault_duplex_mode", "speed_reserved", "link_partner_half_duplex", "link_partner_full_duplex", "reserved_4_0", "pcs_an_lp_np", "next_page_to_receive", "acknowledge", "message_page_indicator", "acknowledge_2", "toggle", "message", "pcs_an_np_tx", "next_page_to_transmit", "pcs_control", "pcs_software_reset", "loopback_mode", "speed_select_bit_1", "enable_auto_neg", "restart_auto_neg", "mac_duplex_state", "collision_test", "speed_select_bit_0", "reserved_10", "pcs_phy_bot_id", "id_code", "pcs_phy_top_id", "pcs_status", "base_100_t4", "base_100_x_full_duplex", "base_100_x_half_duplex", "mbps_10_full_duplex", "mbps_10_half_duplex", "base_100_t2_full_duplex", "base_100_t2_half_duplex", "extended_status", "auto_neg_complete", "auto_neg_ability", "link_status", "reserved_14", "extended_capabilities", "phy_management", "write0", "write1", "operation", "phy_address", "register_address", "write10", "phy_write_read_data", "receive_q1_ptr", "dma_rx_q_ptr", "reserved_1_0", "receive_q_ptr", "receive_status", "reserved_31_4", "frame_received", "buffer_not_available", "revision_reg", "fix_number", "module_identification_number", "module_revision", "rx_bd_control", "reserved_31_6", "rx_bd_ts_mode", "reserved_3_0", "rx_ip_ck_errors", "rx_jabbers", "rx_length_errors", "rx_lpi", "rx_lpi_time", "lpi_time", "rx_overruns", "rx_ptp_unicast", "rx_resource_errors", "rx_symbol_errors", "rx_tcp_ck_errors", "rx_udp_ck_errors", "screening_type_1_register_0", "udp_port_match_enable", "dstc_enable", "udp_port_match", "dstc_match", "queue_number", "screening_type_1_register_1", "screening_type_1_register_2", "screening_type_1_register_3", "screening_type_2_ethertype_reg_0", "compare_value", "screening_type_2_ethertype_reg_1", "screening_type_2_ethertype_reg_2", "screening_type_2_ethertype_reg_3", "screening_type_2_register_0", "compare_c_enable", "compare_c", "compare_b_enable", "compare_b", "compare_a_enable", "compare_a", "ethertype_enable", "index", "vlan_enable", "vlan_priority", "screening_type_2_register_1", "screening_type_2_register_2", "screening_type_2_register_3", "single_collisions", "spec_add1_bottom", "spec_add1_top", "reserved_31_24", "filter_type", "spec_add2_bottom", "spec_add2_top", "reserved_31_30", "filter_byte_mask", "reserved_23_17", "spec_add3_bottom", "spec_add3_top", "spec_add4_bottom", "spec_add4_top", "spec_type1", "enable_copy", "reserved_30_16", "match", "spec_type2", "spec_type3", "spec_type4", "stacked_vlan", "enable_processing", "stretch_ratio", "ipg_stretch", "transmit_q1_ptr", "dma_tx_q_ptr", "transmit_q_ptr", "transmit_status", "reserved_31_9", "late_collision_occurred", "transmit_go", "retry_limit_exceeded", "collision_occurred", "used_bit_read", "tsu_msb_sec_cmp", "comparison_value", "tsu_nsec_cmp", "tsu_peer_rx_msb_sec", "timer_seconds", "tsu_peer_rx_nsec", "timer", "tsu_peer_rx_sec", "tsu_peer_tx_msb_sec", "tsu_peer_tx_nsec", "tsu_peer_tx_sec", "tsu_ptp_rx_msb_sec", "tsu_ptp_rx_nsec", "tsu_ptp_rx_sec", "tsu_ptp_tx_msb_sec", "tsu_ptp_tx_nsec", "tsu_ptp_tx_sec", "tsu_sec_cmp", "tsu_strobe_msb_sec", "strobe", "tsu_strobe_nsec", "tsu_strobe_sec", "tsu_timer_adjust", "add_subtract", "increment_value", "tsu_timer_incr", "num_incs", "alt_ns_incr", "ns_increment", "tsu_timer_incr_sub_nsec", "sub_ns_incr_lsb", "sub_ns_incr", "tsu_timer_msb_sec", "tsu_timer_nsec", "tsu_timer_sec", "tx_bd_control", "tx_bd_ts_mode", "tx_lpi", "tx_lpi_time", "tx_pause_quantum", "tx_pfc_pause", "vector", "vector_enable", "tx_ptp_unicast", "tx_underruns", "reserved_22", "type2_compare_0_word_0", "type2_compare_0_word_1", "compare_offset", "offset_value", "type2_compare_1_word_0", "type2_compare_1_word_1", "type2_compare_2_word_0", "type2_compare_2_word_1", "type2_compare_3_word_0", "type2_compare_3_word_1", "undersize_frames", "upper_rx_q_base_addr", "upper_tx_q_base_addr", "wol_register", "wol_mask_3", "wol_mask_2", "wol_mask_1", "wol_mask_0", "GEM1", "GEM2", "GEM3", "GPIO", "BYPM_0", "BYPASS_MODE_0", "BYPM_1", "BYPASS_MODE_1", "BYPM_2", "BYPASS_MODE_2", "BYPM_3", "BYPASS_MODE_3", "BYPM_4", "BYPASS_MODE_4", "BYPM_5", "BYPASS_MODE_5", "DATA_0", "DATA_0_RO", "DATA_1", "DATA_1_RO", "DATA_2", "DATA_2_RO", "DATA_3", "DATA_3_RO", "DATA_4", "DATA_4_RO", "DATA_5", "DATA_5_RO", "DIRM_0", "DIRECTION_0", "DIRM_1", "DIRECTION_1", "DIRM_2", "DIRECTION_2", "DIRM_3", "DIRECTION_3", "DIRM_4", "DIRECTION_4", "DIRM_5", "DIRECTION_5", "INT_ANY_0", "INT_ON_ANY_0", "INT_ANY_1", "INT_ON_ANY_1", "INT_ANY_2", "INT_ON_ANY_2", "INT_ANY_3", "INT_ON_ANY_3", "INT_ANY_4", "INT_ON_ANY_4", "INT_ANY_5", "INT_ON_ANY_5", "INT_DIS_0", "INT_DISABLE_0", "INT_DIS_1", "INT_DISABLE_1", "INT_DIS_2", "INT_DISABLE_2", "INT_DIS_3", "INT_DISABLE_3", "INT_DIS_4", "INT_DISABLE_4", "INT_DIS_5", "INT_DISABLE_5", "INT_EN_0", "INT_ENABLE_0", "INT_EN_1", "INT_ENABLE_1", "INT_EN_2", "INT_ENABLE_2", "INT_EN_3", "INT_ENABLE_3", "INT_EN_4", "INT_ENABLE_4", "INT_EN_5", "INT_ENABLE_5", "INT_MASK_0", "INT_MASK_1", "INT_MASK_2", "INT_MASK_3", "INT_MASK_4", "INT_MASK_5", "INT_POLARITY_0", "INT_POL_0", "INT_POLARITY_1", "INT_POL_1", "INT_POLARITY_2", "INT_POL_2", "INT_POLARITY_3", "INT_POL_3", "INT_POLARITY_4", "INT_POL_4", "INT_POLARITY_5", "INT_POL_5", "INT_STAT_0", "INT_STATUS_0", "INT_STAT_1", "INT_STATUS_1", "INT_STAT_2", "INT_STATUS_2", "INT_STAT_3", "INT_STATUS_3", "INT_STAT_4", "INT_STATUS_4", "INT_STAT_5", "INT_STATUS_5", "INT_TYPE_0", "INT_TYPE_1", "INT_TYPE_2", "INT_TYPE_3", "INT_TYPE_4", "INT_TYPE_5", "MASK_DATA_0_LSW", "MASK_0_LSW", "DATA_0_LSW", "MASK_DATA_0_MSW", "MASK_0_MSW", "DATA_0_MSW", "MASK_DATA_1_LSW", "MASK_1_LSW", "DATA_1_LSW", "MASK_DATA_1_MSW", "MASK_1_MSW", "DATA_1_MSW", "MASK_DATA_2_LSW", "MASK_2_LSW", "DATA_2_LSW", "MASK_DATA_2_MSW", "MASK_2_MSW", "DATA_2_MSW", "MASK_DATA_3_LSW", "MASK_3_LSW", "DATA_3_LSW", "MASK_DATA_3_MSW", "MASK_3_MSW", "DATA_3_MSW", "MASK_DATA_4_LSW", "MASK_4_LSW", "DATA_4_LSW", "MASK_DATA_4_MSW", "MASK_4_MSW", "DATA_4_MSW", "MASK_DATA_5_LSW", "MASK_5_LSW", "DATA_5_LSW", "MASK_DATA_5_MSW", "MASK_5_MSW", "DATA_5_MSW", "OEN_0", "OP_ENABLE_0", "OEN_1", "OP_ENABLE_1", "OEN_2", "OP_ENABLE_2", "OEN_3", "OP_ENABLE_3", "OEN_4", "OP_ENABLE_4", "OEN_5", "OP_ENABLE_5", "GPU", "CLEAR_PAGE", "Clear_Page", "COMMAND", "Permit_cache_read_allocate", "Permit_cacheable_accesses", "GP_CONTR_REG_AXI_BUS_ERROR_STAT", "GP_READ_ERROR_ID", "GP_WRITE_ERROR_ID", "GP_READ_ERROR", "GP_WRITE_ERROR", "GP_CONTR_REG_CMD", "GP_CMD_CLK_OVERRIDE", "GP_CMD_SOFT_RESET", "GP_CMD_STOP_BUS", "GP_CMD_START_BUS", "GP_CMD_FORCE_HANG", "GP_CMD_FORCE_RESET", "GP_CMD_UPDATE_PLB_ALLOC", "GP_CMD_START_PLB", "GP_CMD_START_VS", "GP_CONTR_REG_INT_CLEAR", "GP_IRQ_PTR_OUT_OF_BOUNDS", "GP_IRQ_SEMAPHORE_OVERFLOW", "GP_IRQ_SEMAPHORE_UNDERFLOW", "GP_IRQ_RESET_COMPLETED", "GP_IRQ_PLB_INVALID_CMD", "GP_IRQ_VS_INVALID_CMD", "GP_IRQ_AXI_BUS_STOPPED", "GP_IRQ_AXI_BUS_ERROR", "GP_IRQ_WRITE_BOUND_ERR", "GP_IRQ_PERF_CNT_1_LIMIT", "GP_IRQ_PERF_CNT_0_LIMIT", "GP_IRQ_FORCED_HANG", "GP_IRQ_HANG", "GP_IRQ_PLB_SEM", "GP_IRQ_VS_SEM", "GP_IRQ_PLB_OUT_OF_MEM", "GP_IRQ_PLB_END_CMD_LIST", "GP_IRQ_VS_END_CMD_LIST", "GP_CONTR_REG_INT_MASK", "GP_CONTR_REG_INT_RAWSTAT", "GP_CONTR_REG_INT_STAT", "GP_CONTR_REG_PERF_CNT_0_ENABLE", "GP_CONTR_REG_PERF_CNT_0_LIMIT", "GP_CONTR_REG_PERF_CNT_0_SRC", "GP_CONTR_REG_PERF_CNT_0_VAL", "GP_CONTR_REG_PERF_CNT_1_ENABLE", "GP_CONTR_REG_PERF_CNT_1_LIMIT", "GP_CONTR_REG_PERF_CNT_1_SRC", "GP_CONTR_REG_PERF_CNT_1_VAL", "GP_CONTR_REG_PLBCL_END_ADDR", "GP_CONTR_REG_PLBCL_INITIAL_ADDR", "GP_CONTR_REG_PLBCL_START_ADDR", "GP_CONTR_REG_PLB_ALLOC_END_ADDR", "GP_CONTR_REG_PLB_ALLOC_START_ADDR", "GP_CONTR_REG_STATUS", "CLK_OVERRIDE", "GP_STATUS_WRITE_BOUND_ERR", "GP_STATUS_HANG", "GP_STATUS_BUS_ERROR", "GP_STATUS_PLB_STALLED", "GP_STATUS_PLB_ACTIVE", "GP_STATUS_BUS_STOPPED", "GP_STATUS_VS_ACTIVE", "GP_STATUS_IRQ", "GP_CONTR_REG_VERSION", "PRODUCT_ID", "VERSION_MAJOR", "VERSION_MINOR", "GP_CONTR_REG_VSCL_END_ADDR", "GP_CONTR_REG_VSCL_INITIAL_ADDR", "GP_CONTR_REG_VSCL_START_ADDR", "GP_CONTR_REG_WATCHDOG_DISABLE", "GP_CONTR_REG_WATCHDOG_TIMEOUT", "WDOG_TIMEOUT", "GP_CONTR_REG_WRITE_BOUNDARY_ERROR_ADDR", "GP_CONTR_REG_WRITE_BOUND_HIGH", "GP_CONTR_REG_WRITE_BOUND_LOW", "GP_MMU_COMMAND", "GP_MMU_DTE_ADDR", "MMU_DTE_ADDR", "GP_MMU_INT_CLEAR", "read_bus_error", "page_fault", "GP_MMU_INT_MASK", "GP_MMU_INT_RAWSTAT", "GP_MMU_INT_STATUS", "GP_MMU_PAGE_FAULT_ADDR", "MMU_PAGE_FAULT_ADDR", "GP_MMU_STATUS", "MMU_PAGE_FAULT_BUS_ID", "MMU_PAGE_FAULT_IS_WRITE", "MMU_REPLAY_BUFFER_EMPTY", "MMU_IDLE", "MMU_STALL_ACTIVE", "MMU_PAGE_FAULT_ACTIVE", "MMU_PAGING_ENABLED", "GP_MMU_ZAP_ONE_LINE", "MMU_ZAP_ONE_LINE", "MAX_READS", "Max_Reads", "PERFCNT_SRC0", "PERFCNT", "PERFCNT_SRC1", "PERFCNT_VAL0", "PERFCNT_VAL1", "PMU_INT_CLEAR", "interrupt_clear", "PMU_INT_MASK", "PMU_INT_RAWSTAT", "raw_interrupt_status", "PMU_INT_STAT", "masked_interrupt_status", "PMU_MASTER_PWR_UP", "master_power_on", "PMU_POWER_DOWN", "PP_3", "PP_2", "PP_1", "PP_0", "L2C", "GP", "PMU_POWER_UP", "PMU_STATUS", "PMU_SW_DELAY", "Switch_delay", "PP0_ABGR_CLEAR_VALUE_0", "ALPHA_CLEAR_VALUE", "BLUE_CLEAR_VALUE", "GREEN_CLEAR_VALUE", "RED_CLEAR_VALUE", "PP0_ABGR_CLEAR_VALUE_1", "PP0_ABGR_CLEAR_VALUE_2", "PP0_ABGR_CLEAR_VALUE_3", "PP0_BOUNDING_BOX_BOTTOM", "BOUNDING_BOX_BOTTOM", "PP0_BOUNDING_BOX_LEFT_RIGHT", "BOUNDING_BOX_LEFT", "BOUNDING_BOX_RIGHT", "PP0_BUS_ERROR_STATUS", "READ_ERROR_ID", "WRITE_ERROR_ID", "READ_ERROR", "WRITE_ERROR", "PP0_CTRL_MGMT", "SOFT_RESET", "START_RENDERING", "FORCE_RESET", "FORCE_HANG", "FLUSH_CACHES", "END_AFTER_TILE", "START_BUS", "STOP_BUS", "PP0_CURRENT_REND_LIST_ADDR", "CURRENT_REND_LIST_ADDR", "PP0_FEATURE_ENABLE", "SUMMATE_QUAD_COVER", "ORIGIN_LOWER_LEFT", "EARLYZ_DISABLE2", "EARLYZ_DISABLE1", "EARLYZ_ENABLE", "FP_TILEBUF_ENABLE", "PP0_FS_STACK_ADDR", "FS_STACK_ADDR", "PP0_FS_STACK_SIZE_AND_INIT_VAL", "FS_STACK_INIT_VAL", "FS_STACK_SIZE", "PP0_INT_CLEAR", "RESET_COMPLETED", "CALL_STACK_OVERFLOW", "CALL_STACK_UNDERFLOW", "INVALID_PLIST_COMMAND", "WRITE_BOUNDARY_ERROR", "CNT_1_LIMIT", "CNT_0_LIMIT", "BUS_STOP", "BUS_ERROR", "HANG", "END_OF_TILE", "END_OF_FRAME", "PP0_INT_MASK", "PP0_INT_RAWSTAT", "PP0_INT_STATUS", "PP0_LAST_TILE_POS_END", "TILEY_END", "TILEX_END", "PP0_LAST_TILE_POS_START", "TILEY_START", "TILEX_START", "PP0_MMU_COMMAND", "PP0_MMU_DTE_ADDR", "PP0_MMU_INT_CLEAR", "PP0_MMU_INT_MASK", "PP0_MMU_INT_RAWSTAT", "PP0_MMU_INT_STATUS", "PP0_MMU_PAGE_FAULT_ADDR", "PP0_MMU_STATUS", "PP0_MMU_ZAP_ONE_LINE", "PP0_ORIGIN_OFFSET_X", "ORIGIN_OFFSET_X", "PP0_ORIGIN_OFFSET_Y", "ORIGIN_OFFSET_Y", "PP0_PERFMON_BASE", "PP0_PERFMON_CONTR", "NUMBER_TILE_X_DIR", "PERFMON_ENABLE", "PP0_PERF_CNT_0_ENABLE", "PERF_CNT_0_LIM_EN", "PERF_CNT_0_ENABLE", "PP0_PERF_CNT_0_LIMIT", "PERF_CNT_0_LIMIT", "PP0_PERF_CNT_0_SRC", "PERF_CNT_0_SRC", "PP0_PERF_CNT_0_VALUE", "PERF_CNT_0_VALUE", "PP0_PERF_CNT_1_ENABLE", "PERF_CNT_1_LIM_EN", "PERF_CNT_1_ENABLE", "PP0_PERF_CNT_1_LIMIT", "PERF_CNT_1_LIMIT", "PP0_PERF_CNT_1_SRC", "PERF_CNT_1_SRC", "PP0_PERF_CNT_1_VALUE", "PERF_CNT_1_VALUE", "PP0_PLIST_CONFIG", "LIST_FORMAT", "SCALE_Y", "SCALE_X", "PP0_REND_LIST_ADDR", "REND_LIST_ADDR", "PP0_REND_RSW_BASE", "REND_RSW_BASE", "PP0_REND_VERTEX_BASE", "REND_VERTEX_BASE", "PP0_SCALING_CONFIG", "FLIP_DERIVATIVE_Y", "FLIP_FRAGCOORD", "FLIP_DITHERING_MATRIX", "FLIP_POINT_SPRITES", "DERIVATIVE_SCALE_ENABLE", "FRAGCOORD_SCALE_ENABLE", "DITHERING_SCALE_ENABLE", "POINT_AND_LINE_SCALE_ENABLE", "PP0_STATUS", "INTERRUPT_ASSERTED", "BUS_STOPPED", "TILE_STOPPED", "RENDERING_ACTIVE", "PP0_STENCIL_CLEAR_VALUE", "STENCIL_CLEAR_VALUE", "PP0_SUBPIXEL_SPECIFIER", "SUBPIXEL_SPECIFIER", "PP0_TIEBREAK_MODE", "TIEBREAK_MODE", "PP0_TILEBUFFER_BITS", "TILEBUFFER_A_BITS", "TILEBUFFER_B_BITS", "TILEBUFFER_G_BITS", "TILEBUFFER_R_BITS", "PP0_VERSION", "PP0_WATCHDOG_DISABLE", "PP0_WATCHDOG_TIMEOUT", "WATCHDOG_TIMEOUT", "PP0_WB0_GLOBAL_TEST_CMP_FUNC", "PP0_WB0_GLOBAL_TEST_ENABLE", "WB0_GLOBAL_TEST_ENABLE", "PP0_WB0_GLOBAL_TEST_REF_VALUE", "PP0_WB0_MRT_ENABLE", "WB0_MRT_ENABLE", "PP0_WB0_MRT_OFFSET", "WB0_MRT_OFFSET", "PP0_WB0_SOURCE_SELECT", "WB0_SOURCE_SELECT", "PP0_WB0_TARGET_AA_FORMAT", "WB0_TARGET_AA_Y", "WB0_TARGET_AA_X", "WB0_TARGET_AA_FORMAT", "PP0_WB0_TARGET_ADDR", "WB0_TARGET_ADDR", "PP0_WB0_TARGET_FLAGS", "WB0_BIG_ENDIAN", "WB0_DITHER_ENABLE", "WB0_INV_COMPONENT_ORDER_ENABLE", "WB0_SWAP_RED_BLUE_ENABLE", "WB0_BOUNDING_BOX_ENABLE", "WB0_DIRTY_BIT_ENABLE", "PP0_WB0_TARGET_LAYOUT", "WB0_TARGET_LAYOUT", "PP0_WB0_TARGET_PIXEL_FORMAT", "WB0_TARGET_PIXEL_FORMAT", "PP0_WB0_TARGET_SCANLINE_LENGTH", "WB0_TARGET_SCANLINE_LENGTH", "PP0_WB1_GLOBAL_TEST_CMP_FUNC", "PP0_WB1_GLOBAL_TEST_ENABLE", "WB1_GLOBAL_TEST_ENABLE", "PP0_WB1_GLOBAL_TEST_REF_VALUE", "PP0_WB1_MRT_ENABLE", "WB1_MRT_ENABLE", "PP0_WB1_MRT_OFFSET", "WB1_MRT_OFFSET", "PP0_WB1_SOURCE_SELECT", "WB1_SOURCE_SELECT", "PP0_WB1_TARGET_AA_FORMAT", "WB1_TARGET_AA_Y", "WB1_TARGET_AA_X", "WB1_TARGET_AA_FORMAT", "PP0_WB1_TARGET_ADDR", "WB1_TARGET_ADDR", "PP0_WB1_TARGET_FLAGS", "WB1_BIG_ENDIAN", "WB1_DITHER_ENABLE", "WB1_INV_COMPONENT_ORDER_ENABLE", "WB1_SWAP_RED_BLUE_ENABLE", "WB1_BOUNDING_BOX_ENABLE", "WB1_DIRTY_BIT_ENABLE", "PP0_WB1_TARGET_LAYOUT", "WB1_TARGET_LAYOUT", "PP0_WB1_TARGET_PIXEL_FORMAT", "WB1_TARGET_PIXEL_FORMAT", "PP0_WB1_TARGET_SCANLINE_LENGTH", "WB2_TARGET_SCANLINE_LENGTH", "PP0_WB2_GLOBAL_TEST_CMP_FUNC", "PP0_WB2_GLOBAL_TEST_ENABLE", "WB2_GLOBAL_TEST_ENABLE", "PP0_WB2_GLOBAL_TEST_REF_VALUE", "PP0_WB2_MRT_ENABLE", "WB2_MRT_ENABLE", "PP0_WB2_MRT_OFFSET", "WB2_MRT_OFFSET", "PP0_WB2_SOURCE_SELECT", "WB2_SOURCE_SELECT", "PP0_WB2_TARGET_AA_FORMAT", "WB2_TARGET_AA_Y", "WB2_TARGET_AA_X", "WB2_TARGET_AA_FORMAT", "PP0_WB2_TARGET_ADDR", "WB2_TARGET_ADDR", "PP0_WB2_TARGET_FLAGS", "WB2_BIG_ENDIAN", "WB2_DITHER_ENABLE", "WB2_INV_COMPONENT_ORDER_ENABLE", "WB2_SWAP_RED_BLUE_ENABLE", "WB2_BOUNDING_BOX_ENABLE", "WB2_DIRTY_BIT_ENABLE", "PP0_WB2_TARGET_LAYOUT", "WB2_TARGET_LAYOUT", "PP0_WB2_TARGET_PIXEL_FORMAT", "WB2_TARGET_PIXEL_FORMAT", "PP0_WB2_TARGET_SCANLINE_LENGTH", "PP0_WRITE_BOUNDARY_ADDRESS", "WRITE_BOUNDARY_ADDRESS", "PP0_WRITE_BOUNDARY_ENABLE", "PP0_WRITE_BOUNDARY_HIGH", "WRITE_BOUNDARY_HIGH", "PP0_WRITE_BOUNDARY_LOW", "WRITE_BOUNDARY_LOW", "PP0_Z_CLEAR_VALUE", "Z_CLEAR_VALUE", "PP1_ABGR_CLEAR_VALUE_0", "PP1_ABGR_CLEAR_VALUE_1", "PP1_ABGR_CLEAR_VALUE_2", "PP1_ABGR_CLEAR_VALUE_3", "PP1_BOUNDING_BOX_BOTTOM", "PP1_BOUNDING_BOX_LEFT_RIGHT", "PP1_BUS_ERROR_STATUS", "PP1_CTRL_MGMT", "PP1_CURRENT_REND_LIST_ADDR", "PP1_FEATURE_ENABLE", "PP1_FS_STACK_ADDR", "PP1_FS_STACK_SIZE_AND_INIT_VAL", "PP1_INT_CLEAR", "PP1_INT_MASK", "PP1_INT_RAWSTAT", "PP1_INT_STATUS", "PP1_LAST_TILE_POS_END", "PP1_LAST_TILE_POS_START", "PP1_MMU_COMMAND", "MMU_CMD", "PP1_MMU_DTE_ADDR", "PP1_MMU_INT_CLEAR", "PP1_MMU_INT_MASK", "PP1_MMU_INT_RAWSTAT", "PP1_MMU_INT_STATUS", "PP1_MMU_PAGE_FAULT_ADDR", "PP1_MMU_STATUS", "PP1_MMU_ZAP_ONE_LINE", "PP1_ORIGIN_OFFSET_X", "PP1_ORIGIN_OFFSET_Y", "PP1_PERFMON_BASE", "PP1_PERFMON_CONTR", "PP1_PERF_CNT_0_ENABLE", "PP1_PERF_CNT_0_LIMIT", "PP1_PERF_CNT_0_SRC", "PP1_PERF_CNT_0_VALUE", "PP1_PERF_CNT_1_ENABLE", "PP1_PERF_CNT_1_LIMIT", "PP1_PERF_CNT_1_SRC", "PP1_PERF_CNT_1_VALUE", "PP1_PLIST_CONFIG", "PP1_REND_LIST_ADDR", "PP1_REND_RSW_BASE", "PP1_REND_VERTEX_BASE", "PP1_SCALING_CONFIG", "PP1_STATUS", "PP1_STENCIL_CLEAR_VALUE", "PP1_SUBPIXEL_SPECIFIER", "PP1_TIEBREAK_MODE", "PP1_TILEBUFFER_BITS", "PP1_VERSION", "PP1_WATCHDOG_DISABLE", "PP1_WATCHDOG_TIMEOUT", "PP1_WB0_GLOBAL_TEST_CMP_FUNC", "PP1_WB0_GLOBAL_TEST_ENABLE", "PP1_WB0_GLOBAL_TEST_REF_VALUE", "PP1_WB0_MRT_ENABLE", "PP1_WB0_MRT_OFFSET", "PP1_WB0_SOURCE_SELECT", "PP1_WB0_TARGET_AA_FORMAT", "PP1_WB0_TARGET_ADDR", "PP1_WB0_TARGET_FLAGS", "PP1_WB0_TARGET_LAYOUT", "PP1_WB0_TARGET_PIXEL_FORMAT", "PP1_WB0_TARGET_SCANLINE_LENGTH", "PP1_WB1_GLOBAL_TEST_CMP_FUNC", "PP1_WB1_GLOBAL_TEST_ENABLE", "PP1_WB1_GLOBAL_TEST_REF_VALUE", "PP1_WB1_MRT_ENABLE", "PP1_WB1_MRT_OFFSET", "PP1_WB1_SOURCE_SELECT", "PP1_WB1_TARGET_AA_FORMAT", "PP1_WB1_TARGET_ADDR", "PP1_WB1_TARGET_FLAGS", "PP1_WB1_TARGET_LAYOUT", "PP1_WB1_TARGET_PIXEL_FORMAT", "PP1_WB1_TARGET_SCANLINE_LENGTH", "PP1_WB2_GLOBAL_TEST_CMP_FUNC", "PP1_WB2_GLOBAL_TEST_ENABLE", "PP1_WB2_GLOBAL_TEST_REF_VALUE", "PP1_WB2_MRT_ENABLE", "PP1_WB2_MRT_OFFSET", "PP1_WB2_SOURCE_SELECT", "PP1_WB2_TARGET_AA_FORMAT", "PP1_WB2_TARGET_ADDR", "PP1_WB2_TARGET_FLAGS", "PP1_WB2_TARGET_LAYOUT", "PP1_WB2_TARGET_PIXEL_FORMAT", "PP1_WB2_TARGET_SCANLINE_LENGTH", "PP1_WRITE_BOUNDARY_ADDRESS", "PP1_WRITE_BOUNDARY_ENABLE", "PP1_WRITE_BOUNDARY_HIGH", "PP1_WRITE_BOUNDARY_LOW", "PP1_Z_CLEAR_VALUE", "External_bus_width", "Cache_size", "Associativity", "Line_size", "Data_busy", "Command_busy", "VERSION", "I2C0", "Control_reg0", "divisor_a", "divisor_b", "CLR_FIFO", "SLVMON", "HOLD", "ACK_EN", "NEA", "MS", "Glitch_filter_reg", "GF", "I2C_address_reg0", "ADD", "I2C_data_reg0", "Interrupt_status_reg0", "ARB_LOST", "RX_UNF", "TX_OVF", "RX_OVF", "SLV_RDY", "TO", "NACK", "Intrpt_disable_reg0", "Intrpt_enable_reg0", "Intrpt_mask_reg0", "Slave_mon_pause_reg0", "Pause", "Status_reg0", "BA", "RXOVF", "TXDV", "RXDV", "RXRW", "Time_out_reg0", "Transfer_size_reg0", "Transfer_Size", "I2C1", "IOU_GPV", "apb_ns_0_ib_fn_mod_iss_bm", "apb_ns_1_ib_fn_mod_iss_bm", "gem0M_intiou_ar_b", "gem0M_intiou_ar_p", "gem0M_intiou_ar_r", "gem0M_intiou_aw_b", "gem0M_intiou_aw_p", "gem0M_intiou_aw_r", "gem0M_intiou_fn_mod", "gem0M_intiou_max_comb_ot", "gem0M_intiou_max_ot", "gem0M_intiou_qos_cntl", "gem0M_intiou_read_qos", "gem0M_intiou_write_qos", "gem1M_intiou_ar_b", "gem1M_intiou_ar_p", "gem1M_intiou_ar_r", "gem1M_intiou_aw_b", "gem1M_intiou_aw_p", "gem1M_intiou_aw_r", "gem1M_intiou_fn_mod", "gem1M_intiou_max_comb_ot", "gem1M_intiou_max_ot", "gem1M_intiou_qos_cntl", "gem1M_intiou_read_qos", "gem1M_intiou_write_qos", "gem2M_intiou_ar_b", "gem2M_intiou_ar_p", "gem2M_intiou_ar_r", "gem2M_intiou_aw_b", "gem2M_intiou_aw_p", "gem2M_intiou_aw_r", "gem2M_intiou_fn_mod", "gem2M_intiou_max_comb_ot", "gem2M_intiou_max_ot", "gem2M_intiou_qos_cntl", "gem2M_intiou_read_qos", "gem2M_intiou_write_qos", "gem3M_intiou_ar_b", "gem3M_intiou_ar_p", "gem3M_intiou_ar_r", "gem3M_intiou_aw_b", "gem3M_intiou_aw_p", "gem3M_intiou_aw_r", "gem3M_intiou_fn_mod", "gem3M_intiou_max_comb_ot", "gem3M_intiou_max_ot", "gem3M_intiou_qos_cntl", "gem3M_intiou_read_qos", "gem3M_intiou_write_qos", "intiou_intlpd_fn_mod_iss_bm", "intlpd_intiou_ar_b", "intlpd_intiou_ar_p", "intlpd_intiou_ar_r", "intlpd_intiou_aw_b", "intlpd_intiou_aw_p", "intlpd_intiou_aw_r", "intlpd_intiou_fn_mod", "intlpd_intiou_max_comb_ot", "intlpd_intiou_max_ot", "intlpd_intiou_qos_cntl", "nandM_intiou_ib_ar_b", "nandM_intiou_ib_ar_p", "nandM_intiou_ib_ar_r", "nandM_intiou_ib_aw_b", "nandM_intiou_ib_aw_p", "nandM_intiou_ib_aw_r", "nandM_intiou_ib_fn_mod", "nandM_intiou_ib_fn_mod2", "nandM_intiou_ib_max_comb_ot", "nandM_intiou_ib_max_ot", "nandM_intiou_ib_qos_cntl", "nandM_intiou_ib_read_qos", "nandM_intiou_ib_write_qos", "qspiM_intiou_ib_ar_b", "qspiM_intiou_ib_ar_p", "qspiM_intiou_ib_ar_r", "qspiM_intiou_ib_aw_b", "qspiM_intiou_ib_aw_p", "qspiM_intiou_ib_aw_r", "qspiM_intiou_ib_fn_mod", "qspiM_intiou_ib_fn_mod2", "qspiM_intiou_ib_max_comb_ot", "qspiM_intiou_ib_max_ot", "qspiM_intiou_ib_qos_cntl", "qspiM_intiou_ib_read_qos", "qspiM_intiou_ib_write_qos", "sd0M_intiou_ib_ar_b", "sd0M_intiou_ib_ar_p", "sd0M_intiou_ib_ar_r", "sd0M_intiou_ib_aw_b", "sd0M_intiou_ib_aw_p", "sd0M_intiou_ib_aw_r", "sd0M_intiou_ib_fn_mod", "sd0M_intiou_ib_fn_mod2", "sd0M_intiou_ib_max_comb_ot", "sd0M_intiou_ib_max_ot", "sd0M_intiou_ib_qos_cntl", "sd0M_intiou_ib_read_qos", "sd0M_intiou_ib_write_qos", "sd1M_intiou_ib_ar_b", "sd1M_intiou_ib_ar_p", "sd1M_intiou_ib_ar_r", "sd1M_intiou_ib_aw_b", "sd1M_intiou_ib_aw_p", "sd1M_intiou_ib_aw_r", "sd1M_intiou_ib_fn_mod", "sd1M_intiou_ib_fn_mod2", "sd1M_intiou_ib_max_comb_ot", "sd1M_intiou_ib_max_ot", "sd1M_intiou_ib_qos_cntl", "sd1M_intiou_ib_read_qos", "sd1M_intiou_ib_write_qos", "IOU_SCNTR", "current_counter_value_lower_register", "current_counter_value_upper_register", "IOU_SCNTRS", "base_frequency_ID_register", "counter_control_register", "HDBG", "counter_status_register", "DBGH", "IOU_SECURE_SLCR", "IOU_AXI_RPRTCN", "NAND_AXI_ARPROT", "SD1_AXI_ARPROT", "SD0_AXI_ARPROT", "GEM3_AXI_ARPROT", "GEM2_AXI_ARPROT", "GEM1_AXI_ARPROT", "GEM0_AXI_ARPROT", "IOU_AXI_WPRTCN", "QSPI_AXI_AWPROT", "NAND_AXI_AWPROT", "SD1_AXI_AWPROT", "SD0_AXI_AWPROT", "GEM3_AXI_AWPROT", "GEM2_AXI_AWPROT", "GEM1_AXI_AWPROT", "GEM0_AXI_AWPROT", "IOU_SLCR", "CAN_MIO_CTRL", "CAN1_RXIN_REG", "CAN1_REF_SEL", "CAN1_MUX", "CAN0_RXIN_REG", "CAN0_REF_SEL", "CAN0_MUX", "CTRL_REG_SD", "SD1_EMMC_SEL", "SD0_EMMC_SEL", "GEM_CLK_CTRL", "TSU_CLK_LB_SEL", "TSU_CLK_SEL", "GEM3_FIFO_CLK_SEL", "GEM3_SGMII_MODE", "GEM3_REF_SRC_SEL", "GEM3_RX_SRC_SEL", "GEM2_FIFO_CLK_SEL", "GEM2_SGMII_MODE", "GEM2_REF_SRC_SEL", "GEM2_RX_SRC_SEL", "GEM1_FIFO_CLK_SEL", "GEM1_SGMII_MODE", "GEM1_REF_SRC_SEL", "GEM1_RX_SRC_SEL", "GEM0_FIFO_CLK_SEL", "GEM0_SGMII_MODE", "GEM0_REF_SRC_SEL", "GEM0_RX_SRC_SEL", "GEM_CTRL", "GEM3_SGMII_SD", "GEM2_SGMII_SD", "GEM1_SGMII_SD", "GEM0_SGMII_SD", "IOU_COHERENT_CTRL", "QSPI_AXI_COH", "NAND_AXI_COH", "SD1_AXI_COH", "SD0_AXI_COH", "GEM3_AXI_COH", "GEM2_AXI_COH", "GEM1_AXI_COH", "GEM0_AXI_COH", "IOU_INTERCONNECT_ROUTE", "NAND", "QSPI", "SD1", "SD0", "IOU_RAM_CAN0", "EMASA2", "EMAB2", "EMAA2", "EMASA1", "EMAB1", "EMAA1", "EMASA0", "EMAB0", "EMAA0", "IOU_RAM_CAN1", "IOU_RAM_GEM0", "IOU_RAM_GEM1", "IOU_RAM_GEM2", "IOU_RAM_GEM3", "IOU_RAM_LQSPI", "IOU_RAM_NAND", "IOU_RAM_SD0", "IOU_RAM_SD1", "IOU_TAPDLY_BYPASS", "LQSPI_RX", "NAND_DQS_OUT", "NAND_DQS_IN", "IOU_TTC_APB_CLK", "TTC3_SEL", "TTC2_SEL", "TTC1_SEL", "TTC0_SEL", "MIO_LOOPBACK", "I2C0_LOOP_I2C1", "CAN0_LOOP_CAN1", "UA0_LOOP_UA1", "SPI0_LOOP_SPI1", "MIO_MST_TRI0", "PIN_31_TRI", "PIN_30_TRI", "PIN_29_TRI", "PIN_28_TRI", "PIN_27_TRI", "PIN_26_TRI", "PIN_25_TRI", "PIN_24_TRI", "PIN_23_TRI", "PIN_22_TRI", "PIN_21_TRI", "PIN_20_TRI", "PIN_19_TRI", "PIN_18_TRI", "PIN_17_TRI", "PIN_16_TRI", "PIN_15_TRI", "PIN_14_TRI", "PIN_13_TRI", "PIN_12_TRI", "PIN_11_TRI", "PIN_10_TRI", "PIN_09_TRI", "PIN_08_TRI", "PIN_07_TRI", "PIN_06_TRI", "PIN_05_TRI", "PIN_04_TRI", "PIN_03_TRI", "PIN_02_TRI", "PIN_01_TRI", "PIN_00_TRI", "MIO_MST_TRI1", "PIN_63_TRI", "PIN_62_TRI", "PIN_61_TRI", "PIN_60_TRI", "PIN_59_TRI", "PIN_58_TRI", "PIN_57_TRI", "PIN_56_TRI", "PIN_55_TRI", "PIN_54_TRI", "PIN_53_TRI", "PIN_52_TRI", "PIN_51_TRI", "PIN_50_TRI", "PIN_49_TRI", "PIN_48_TRI", "PIN_47_TRI", "PIN_46_TRI", "PIN_45_TRI", "PIN_44_TRI", "PIN_43_TRI", "PIN_42_TRI", "PIN_41_TRI", "PIN_40_TRI", "PIN_39_TRI", "PIN_38_TRI", "PIN_37_TRI", "PIN_36_TRI", "PIN_35_TRI", "PIN_34_TRI", "PIN_33_TRI", "PIN_32_TRI", "MIO_MST_TRI2", "PIN_77_TRI", "PIN_76_TRI", "PIN_75_TRI", "PIN_74_TRI", "PIN_73_TRI", "PIN_72_TRI", "PIN_71_TRI", "PIN_70_TRI", "PIN_69_TRI", "PIN_68_TRI", "PIN_67_TRI", "PIN_66_TRI", "PIN_65_TRI", "PIN_64_TRI", "MIO_PIN_0", "L3_SEL", "L2_SEL", "L1_SEL", "L0_SEL", "MIO_PIN_1", "MIO_PIN_10", "MIO_PIN_11", "MIO_PIN_12", "MIO_PIN_13", "MIO_PIN_14", "MIO_PIN_15", "MIO_PIN_16", "MIO_PIN_17", "MIO_PIN_18", "MIO_PIN_19", "MIO_PIN_2", "MIO_PIN_20", "MIO_PIN_21", "MIO_PIN_22", "MIO_PIN_23", "MIO_PIN_24", "MIO_PIN_25", "MIO_PIN_26", "MIO_PIN_27", "MIO_PIN_28", "MIO_PIN_29", "MIO_PIN_3", "MIO_PIN_30", "MIO_PIN_31", "MIO_PIN_32", "MIO_PIN_33", "MIO_PIN_34", "MIO_PIN_35", "MIO_PIN_36", "MIO_PIN_37", "MIO_PIN_38", "MIO_PIN_39", "MIO_PIN_4", "MIO_PIN_40", "MIO_PIN_41", "MIO_PIN_42", "MIO_PIN_43", "MIO_PIN_44", "MIO_PIN_45", "MIO_PIN_46", "MIO_PIN_47", "MIO_PIN_48", "MIO_PIN_49", "MIO_PIN_5", "MIO_PIN_50", "MIO_PIN_51", "MIO_PIN_52", "MIO_PIN_53", "MIO_PIN_54", "MIO_PIN_55", "MIO_PIN_56", "MIO_PIN_57", "MIO_PIN_58", "MIO_PIN_59", "MIO_PIN_6", "MIO_PIN_60", "MIO_PIN_61", "MIO_PIN_62", "MIO_PIN_63", "MIO_PIN_64", "MIO_PIN_65", "MIO_PIN_66", "MIO_PIN_67", "MIO_PIN_68", "MIO_PIN_69", "MIO_PIN_7", "MIO_PIN_70", "MIO_PIN_71", "MIO_PIN_72", "MIO_PIN_73", "MIO_PIN_74", "MIO_PIN_75", "MIO_PIN_76", "MIO_PIN_77", "MIO_PIN_8", "MIO_PIN_9", "SDIO_CLK_CTRL", "SDIO1_FBCLK_SEL", "SDIO1_RX_SRC_SEL", "SDIO0_FBCLK_SEL", "SDIO0_RX_SRC_SEL", "SD_CDn_CTRL", "SD1_CDn_CTRL", "SD0_CDn_CTRL", "SD_CONFIG_REG1", "SD1_BASECLK", "SD1_TUNIGCOUNT", "SD1_ASYNCWKPENA", "SD0_BASECLK", "SD0_TUNIGCOUNT", "SD0_ASYNCWKPENA", "SD_CONFIG_REG2", "SD1_SLOTTYPE", "SD1_ASYCINTR", "SD1_64BIT", "SD1_1P8V", "SD1_3P0V", "SD1_3P3V", "SD1_SUSPRES", "SD1_SDMA", "SD1_HIGHSPEED", "SD1_ADMA2", "SD1_8BIT", "SD1_MAXBLK", "SD0_SLOTTYPE", "SD0_ASYCINTR", "SD0_64BIT", "SD0_1P8V", "SD0_3P0V", "SD0_3P3V", "SD0_SUSPRES", "SD0_SDMA", "SD0_HIGHSPEED", "SD0_ADMA2", "SD0_8BIT", "SD0_MAXBLK", "SD_CONFIG_REG3", "SD1_TUNINGSDR50", "SD1_RETUNETMR", "SD1_DDRIVER", "SD1_CDRIVER", "SD1_ADRIVER", "SD1_DDR50", "SD1_SDR104", "SD1_SDR50", "SD0_TUNINGSDR50", "SD0_RETUNETMR", "SD0_DDRIVER", "SD0_CDRIVER", "SD0_ADRIVER", "SD0_DDR50", "SD0_SDR104", "SD0_SDR50", "SD_DDR50PRESET", "SD1_DDR50PRESET", "SD0_DDR50PRESET", "SD_DLL_CTRL", "SD1_DLL_RST_DIS", "SD1_DLL_RST", "SD1_DLL_TESTMODE", "SD1_DLL_LOCK", "SD0_DLL_RST_DIS", "SD0_DLL_RST", "SD0_DLL_TESTMODE", "SD0_DLL_LOCK", "SD_DSPPRESET", "SD1_DSPPRESET", "SD0_DSPPRESET", "SD_HSPDPRESET", "SD1_HSPDPRESET", "SD0_HSPDPRESET", "SD_INITPRESET", "SD1_INITPRESET", "SD0_INITPRESET", "SD_ITAPDLY", "SD1_ITAPCHGWIN", "SD1_ITAPDLYENA", "SD1_ITAPDLYSEL", "SD0_ITAPCHGWIN", "SD0_ITAPDLYENA", "SD0_ITAPDLYSEL", "SD_MAXCUR1P8", "SD1_MAXCUR1P8", "SD0_MAXCUR1P8", "SD_MAXCUR3P0", "SD1_MAXCUR3P0", "SD0_MAXCUR3P0", "SD_MAXCUR3P3", "SD1_MAXCUR3P3", "SD0_MAXCUR3P3", "SD_OTAPDLYSEL", "SD1_OTAPDLYENA", "SD1_OTAPDLYSEL", "SD0_OTAPDLYENA", "SD0_OTAPDLYSEL", "SD_SDR104PRST", "SD1_SDR104PRESET", "SD0_SDR104PRESET", "SD_SDR12PRESET", "SD1_SDR12PRESET", "SD0_SDR12PRESET", "SD_SDR25PRESET", "SD1_SDR25PRESET", "SD0_SDR25PRESET", "SD_SDR50PRSET", "SD1_SDR50PRESET", "SD0_SDR50PRESET", "VIDEO_PSS_CLK_SEL", "PSS_ALT_CLK", "VIDEO_CLK", "bank0_ctrl0", "bank0_ctrl1", "bank0_ctrl3", "bank0_ctrl4", "bank0_ctrl5", "bank0_ctrl6", "bank0_status", "voltage_mode", "bank1_ctrl0", "bank1_ctrl1", "bank1_ctrl3", "bank1_ctrl4", "bank1_ctrl5", "bank1_ctrl6", "bank1_status", "bank2_ctrl0", "bank2_ctrl1", "bank2_ctrl3", "bank2_ctrl4", "bank2_ctrl5", "bank2_ctrl6", "bank2_status", "IPI", "APU_IDR", "PL_3", "PL_2", "PL_1", "PL_0", "PMU_3", "PMU_2", "PMU_1", "PMU_0", "RPU_1", "RPU_0", "APU_IER", "APU_IMR", "APU_ISR", "APU_OBS", "APU_TRIG", "IPI_CTRL", "IPI_ECO", "IPI_IDR", "IPI_IER", "IPI_IMR", "IPI_ISR", "PL_0_IDR", "PL_0_IER", "PL_0_IMR", "PL_0_ISR", "PL_0_OBS", "PL_0_TRIG", "PL_1_IDR", "PL_1_IER", "PL_1_IMR", "PL_1_ISR", "PL_1_OBS", "PL_1_TRIG", "PL_2_IDR", "PL_2_IER", "PL_2_IMR", "PL_2_ISR", "PL_2_OBS", "PL_2_TRIG", "PL_3_IDR", "PL_3_IER", "PL_3_IMR", "PL_3_ISR", "PL_3_OBS", "PL_3_TRIG", "PMU_0_IDR", "PMU_0_IER", "PMU_0_IMR", "PMU_0_ISR", "PMU_0_OBS", "PMU_0_TRIG", "PMU_1_IDR", "PMU_1_IER", "PMU_1_IMR", "PMU_1_ISR", "PMU_1_OBS", "PMU_1_TRIG", "PMU_2_IDR", "PMU_2_IER", "PMU_2_IMR", "PMU_2_ISR", "PMU_2_OBS", "PMU_2_TRIG", "PMU_3_IDR", "PMU_3_IER", "PMU_3_IMR", "PMU_3_ISR", "PMU_3_OBS", "PMU_3_TRIG", "RPU_0_IDR", "RPU_0_IER", "RPU_0_IMR", "RPU_0_ISR", "RPU_0_OBS", "RPU_0_TRIG", "RPU_1_IDR", "RPU_1_IER", "RPU_1_IMR", "RPU_1_ISR", "RPU_1_OBS", "RPU_1_TRIG", "LPD_GPV", "admaM_intlpd_ib_ar_b", "admaM_intlpd_ib_ar_p", "admaM_intlpd_ib_ar_r", "admaM_intlpd_ib_aw_b", "admaM_intlpd_ib_aw_p", "admaM_intlpd_ib_aw_r", "admaM_intlpd_ib_fn_mod", "admaM_intlpd_ib_fn_mod2", "admaM_intlpd_ib_max_comb_ot", "admaM_intlpd_ib_max_ot", "admaM_intlpd_ib_qos_cntl", "afifm6M_intlpd_ib_ar_b", "afifm6M_intlpd_ib_ar_p", "afifm6M_intlpd_ib_ar_r", "afifm6M_intlpd_ib_aw_b", "afifm6M_intlpd_ib_aw_p", "afifm6M_intlpd_ib_aw_r", "afifm6M_intlpd_ib_fn_mod", "afifm6M_intlpd_ib_max_comb_ot", "afifm6M_intlpd_ib_max_ot", "afifm6M_intlpd_ib_qos_cntl", "dap_intlpd_ib_ar_b", "dap_intlpd_ib_ar_p", "dap_intlpd_ib_ar_r", "dap_intlpd_ib_aw_b", "dap_intlpd_ib_aw_p", "dap_intlpd_ib_aw_r", "dap_intlpd_ib_fn_mod", "dap_intlpd_ib_fn_mod2", "dap_intlpd_ib_max_comb_ot", "dap_intlpd_ib_max_ot", "dap_intlpd_ib_qos_cntl", "dap_intlpd_ib_read_qos", "dap_intlpd_ib_write_qos", "ib0_ar_b", "ib0_ar_p", "ib0_ar_r", "ib0_aw_b", "ib0_aw_p", "ib0_aw_r", "ib0_fn_mod", "ib0_fn_mod2", "ib0_fn_mod_iss_bm", "ib0_max_comb_ot", "ib0_max_ot", "ib0_qos_cntl", "ib11_ar_b", "ib11_ar_p", "ib11_ar_r", "ib11_aw_b", "ib11_aw_p", "ib11_aw_r", "ib11_fn_mod", "ib11_fn_mod2", "ib11_fn_mod_iss_bm", "ib11_max_comb_ot", "ib11_max_ot", "ib11_qos_cntl", "ib12_ar_b", "ib12_ar_p", "ib12_ar_r", "ib12_aw_b", "ib12_aw_p", "ib12_aw_r", "ib12_fn_mod", "ib12_fn_mod2", "ib12_fn_mod_iss_bm", "ib12_max_comb_ot", "ib12_max_ot", "ib12_qos_cntl", "ib5_ar_b", "ib5_ar_p", "ib5_ar_r", "ib5_aw_b", "ib5_aw_p", "ib5_aw_r", "ib5_fn_mod", "ib5_fn_mod2", "ib5_fn_mod_iss_bm", "ib5_max_comb_ot", "ib5_max_ot", "ib5_qos_cntl", "ib8_ar_b", "ib8_ar_p", "ib8_ar_r", "ib8_aw_b", "ib8_aw_p", "ib8_aw_r", "ib8_fn_mod", "ib8_fn_mod2", "ib8_fn_mod_iss_bm", "ib8_max_comb_ot", "ib8_max_ot", "ib8_qos_cntl", "ib9_fn_mod", "ib9_fn_mod_iss_bm", "intcsupmu_intlpd_ib_ar_b", "intcsupmu_intlpd_ib_ar_p", "intcsupmu_intlpd_ib_ar_r", "intcsupmu_intlpd_ib_aw_b", "intcsupmu_intlpd_ib_aw_p", "intcsupmu_intlpd_ib_aw_r", "intcsupmu_intlpd_ib_fn_mod", "intcsupmu_intlpd_ib_max_comb_ot", "intcsupmu_intlpd_ib_max_ot", "intcsupmu_intlpd_ib_qos_cntl", "intfpd_intlpdocm_ar_b", "intfpd_intlpdocm_ar_p", "intfpd_intlpdocm_ar_r", "intfpd_intlpdocm_aw_b", "intfpd_intlpdocm_aw_p", "intfpd_intlpdocm_aw_r", "intfpd_intlpdocm_fn_mod", "intfpd_intlpdocm_max_comb_ot", "intfpd_intlpdocm_max_ot", "intfpd_intlpdocm_qos_cntl", "intiou_intlpd_ib_ar_b", "intiou_intlpd_ib_ar_p", "intiou_intlpd_ib_ar_r", "intiou_intlpd_ib_aw_b", "intiou_intlpd_ib_aw_p", "intiou_intlpd_ib_aw_r", "intiou_intlpd_ib_fn_mod", "intiou_intlpd_ib_max_comb_ot", "intiou_intlpd_ib_max_ot", "intiou_intlpd_ib_qos_cntl", "intlpd_afifs2_fn_mod_iss_bm", "intlpd_intiou_ib_fn_mod", "intlpd_intiou_ib_fn_mod_iss_bm", "intlpd_ocm_fn_mod_iss_bm", "intlpd_rpuS0_fn_mod_iss_bm", "intlpd_rpuS1_fn_mod_iss_bm", "intlpd_usb0S_fn_mod_iss_bm", "intlpd_usb1S_fn_mod_iss_bm", "intlpdinbound_intlpdmain_ar_b", "intlpdinbound_intlpdmain_ar_p", "intlpdinbound_intlpdmain_ar_r", "intlpdinbound_intlpdmain_aw_b", "intlpdinbound_intlpdmain_aw_p", "intlpdinbound_intlpdmain_aw_r", "intlpdinbound_intlpdmain_fn_mod", "intlpdinbound_intlpdmain_max_comb_ot", "intlpdinbound_intlpdmain_max_ot", "intlpdinbound_intlpdmain_qos_cntl", "rpuM0_intlpd_ar_b", "rpuM0_intlpd_ar_p", "rpuM0_intlpd_ar_r", "rpuM0_intlpd_aw_b", "rpuM0_intlpd_aw_p", "rpuM0_intlpd_aw_r", "rpuM0_intlpd_fn_mod", "rpuM0_intlpd_max_comb_ot", "rpuM0_intlpd_max_ot", "rpuM0_intlpd_qos_cntl", "rpuM0_intlpd_read_qos", "rpuM0_intlpd_write_qos", "rpuM1_intlpd_ar_b", "rpuM1_intlpd_ar_p", "rpuM1_intlpd_ar_r", "rpuM1_intlpd_aw_b", "rpuM1_intlpd_aw_p", "rpuM1_intlpd_aw_r", "rpuM1_intlpd_fn_mod", "rpuM1_intlpd_max_comb_ot", "rpuM1_intlpd_max_ot", "rpuM1_intlpd_qos_cntl", "rpuM1_intlpd_read_qos", "rpuM1_intlpd_write_qos", "slave_11_ib_fn_mod_iss_bm", "usb0M_intlpd_ib_ar_b", "usb0M_intlpd_ib_ar_p", "usb0M_intlpd_ib_ar_r", "usb0M_intlpd_ib_aw_b", "usb0M_intlpd_ib_aw_p", "usb0M_intlpd_ib_aw_r", "usb0M_intlpd_ib_fn_mod", "usb0M_intlpd_ib_max_comb_ot", "usb0M_intlpd_ib_max_ot", "usb0M_intlpd_ib_qos_cntl", "usb0M_intlpd_ib_read_qos", "usb0M_intlpd_ib_write_qos", "usb1M_intlpd_ib_ar_b", "usb1M_intlpd_ib_ar_p", "usb1M_intlpd_ib_ar_r", "usb1M_intlpd_ib_aw_b", "usb1M_intlpd_ib_aw_p", "usb1M_intlpd_ib_aw_r", "usb1M_intlpd_ib_fn_mod", "usb1M_intlpd_ib_max_comb_ot", "usb1M_intlpd_ib_max_ot", "usb1M_intlpd_ib_qos_cntl", "usb1M_intlpd_ib_read_qos", "usb1M_intlpd_ib_write_qos", "LPD_SLCR", "ADMA_RAM", "afifs2", "lpdm", "ATB_ERR_INJECT", "CSUPMU_WDT_CLK_SEL", "ERR_AIBAPB_IDR", "ERR_AIBAPB_IER", "ERR_AIBAPB_IMR", "ERR_AIBAPB_ISR", "ERR_AIBAXI_IDR", "reserved.17", "reserved.16", "reserved.15", "lpd_ddr", "ocms", "reserved.14", "fpd_main", "usb1s", "usb0s", "reserved.13", "reserved.12", "rpus1", "rpus0", "rpum1", "rpum0", "reserved.11", "reserved.10", "reserved.9", "reserved.8", "reserved.7", "reserved.6", "fpd_ocm", "fpd_lpdibs", "ERR_AIBAXI_IER", "ERR_AIBAXI_IMR", "ERR_AIBAXI_ISR", "GICP0_IRQ_DISABLE", "src31", "src30", "src29", "src28", "src27", "src26", "src25", "src24", "src23", "src22", "src21", "src20", "src19", "src18", "src17", "src16", "src15", "src14", "src13", "src12", "src11", "src10", "src9", "src8", "src7", "src6", "src5", "src4", "src3", "src2", "src1", "src0", "GICP0_IRQ_ENABLE", "GICP0_IRQ_MASK", "GICP0_IRQ_STATUS", "GICP0_IRQ_TRIGGER", "GICP1_IRQ_DISABLE", "GICP1_IRQ_ENABLE", "GICP1_IRQ_MASK", "GICP1_IRQ_STATUS", "GICP1_IRQ_TRIGGER", "GICP2_IRQ_DISABLE", "GICP2_IRQ_ENABLE", "GICP2_IRQ_MASK", "GICP2_IRQ_STATUS", "GICP2_IRQ_TRIGGER", "GICP3_IRQ_DISABLE", "GICP3_IRQ_ENABLE", "GICP3_IRQ_MASK", "GICP3_IRQ_STATUS", "GICP3_IRQ_TRIGGER", "GICP4_IRQ_DISABLE", "GICP4_IRQ_ENABLE", "GICP4_IRQ_MASK", "GICP4_IRQ_STATUS", "GICP4_IRQ_TRIGGER", "GICP5_IRQ_DISABLE", "GICP5_IRQ_ENABLE", "GICP5_IRQ_MASK", "GICP5_IRQ_STATUS", "GICP5_IRQ_TRIGGER", "GICP6_IRQ_DISABLE", "GICP6_IRQ_ENABLE", "GICP6_IRQ_MASK", "GICP6_IRQ_STATUS", "GICP6_IRQ_TRIGGER", "GICP7_IRQ_DISABLE", "GICP7_IRQ_ENABLE", "GICP7_IRQ_MASK", "GICP7_IRQ_STATUS", "GICP7_IRQ_TRIGGER", "GICP_PMU_IRQ_DISABLE", "GICP_PMU_IRQ_ENABLE", "GICP_PMU_IRQ_MASK", "GICP_PMU_IRQ_STATUS", "GICP_PMU_IRQ_TRIGGER", "ISO_AIBAPB_ACK", "ISO_AIBAPB_REQ", "ISO_AIBAPB_TYPE", "ISO_AIBAXI_ACK", "ISO_AIBAXI_REQ", "ISO_AIBAXI_TYPE", "Mutex0", "id", "Mutex1", "Mutex2", "Mutex3", "SAFETY_CHK0", "SAFETY_CHK1", "SAFETY_CHK2", "SAFETY_CHK3", "adma_cfg", "dw_ss2_sel", "lpd_apu", "brdc_barrier", "brdc_cmnt", "brdc_inner", "brdc_outer", "lpd_cci", "qvnvnets4", "qvnvnets3", "qvnvnets2", "qvnvnets1", "qvnvnets0", "qosoverride", "qvnenable_m2", "qvnenable_m1", "striping_granule", "acchannelen4", "acchannelen3", "acchannelen0", "ecorevnum", "asa2", "asa1", "asa0", "owo2", "owo1", "owo0", "lpd_cci_addrmap", "15", "14", "13", "12", "11", "10", "9", "8", "7", "6", "5", "4", "3", "2", "1", "0", "lpd_cci_qvnprealloc", "wm2", "wm1", "rm2", "rm1", "lpd_smmu", "integ_sec_override", "cttw", "sysbardisable_tbu5", "sysbardisable_tbu4", "sysbardisable_tbu3", "sysbardisable_tbu2", "sysbardisable_tbu1", "sysbardisable_tbu0", "persistent0", "persistent1", "persistent2", "persistent3", "persistent4", "persistent5", "persistent6", "persistent7", "LPD_SLCR_SECURE", "slcr_adma", "slcr_rpu", "tz_r5_1", "tz_r5_0", "slcr_usb", "tz_usb3_1", "tz_usb3_0", "LPD_XPPU", "APERPERM_000", "PARITY", "TRUSTZONE", "PERMISSION", "APERPERM_001", "APERPERM_002", "APERPERM_003", "APERPERM_004", "APERPERM_005", "APERPERM_006", "APERPERM_007", "APERPERM_008", "APERPERM_009", "APERPERM_010", "APERPERM_011", "APERPERM_012", "APERPERM_013", "APERPERM_014", "APERPERM_015", "APERPERM_016", "APERPERM_017", "APERPERM_018", "APERPERM_019", "APERPERM_020", "APERPERM_021", "APERPERM_022", "APERPERM_023", "APERPERM_024", "APERPERM_025", "APERPERM_026", "APERPERM_027", "APERPERM_028", "APERPERM_029", "APERPERM_030", "APERPERM_031", "APERPERM_032", "APERPERM_033", "APERPERM_034", "APERPERM_035", "APERPERM_036", "APERPERM_037", "APERPERM_038", "APERPERM_039", "APERPERM_040", "APERPERM_041", "APERPERM_042", "APERPERM_043", "APERPERM_044", "APERPERM_045", "APERPERM_046", "APERPERM_047", "APERPERM_048", "APERPERM_049", "APERPERM_050", "APERPERM_051", "APERPERM_052", "APERPERM_053", "APERPERM_054", "APERPERM_055", "APERPERM_056", "APERPERM_057", "APERPERM_058", "APERPERM_059", "APERPERM_060", "APERPERM_061", "APERPERM_062", "APERPERM_063", "APERPERM_064", "APERPERM_065", "APERPERM_066", "APERPERM_067", "APERPERM_068", "APERPERM_069", "APERPERM_070", "APERPERM_071", "APERPERM_072", "APERPERM_073", "APERPERM_074", "APERPERM_075", "APERPERM_076", "APERPERM_077", "APERPERM_078", "APERPERM_079", "APERPERM_080", "APERPERM_081", "APERPERM_082", "APERPERM_083", "APERPERM_084", "APERPERM_085", "APERPERM_086", "APERPERM_087", "APERPERM_088", "APERPERM_089", "APERPERM_090", "APERPERM_091", "APERPERM_092", "APERPERM_093", "APERPERM_094", "APERPERM_095", "APERPERM_096", "APERPERM_097", "APERPERM_098", "APERPERM_099", "APERPERM_100", "APERPERM_101", "APERPERM_102", "APERPERM_103", "APERPERM_104", "APERPERM_105", "APERPERM_106", "APERPERM_107", "APERPERM_108", "APERPERM_109", "APERPERM_110", "APERPERM_111", "APERPERM_112", "APERPERM_113", "APERPERM_114", "APERPERM_115", "APERPERM_116", "APERPERM_117", "APERPERM_118", "APERPERM_119", "APERPERM_120", "APERPERM_121", "APERPERM_122", "APERPERM_123", "APERPERM_124", "APERPERM_125", "APERPERM_126", "APERPERM_127", "APERPERM_128", "APERPERM_129", "APERPERM_130", "APERPERM_131", "APERPERM_132", "APERPERM_133", "APERPERM_134", "APERPERM_135", "APERPERM_136", "APERPERM_137", "APERPERM_138", "APERPERM_139", "APERPERM_140", "APERPERM_141", "APERPERM_142", "APERPERM_143", "APERPERM_144", "APERPERM_145", "APERPERM_146", "APERPERM_147", "APERPERM_148", "APERPERM_149", "APERPERM_150", "APERPERM_151", "APERPERM_152", "APERPERM_153", "APERPERM_154", "APERPERM_155", "APERPERM_156", "APERPERM_157", "APERPERM_158", "APERPERM_159", "APERPERM_160", "APERPERM_161", "APERPERM_162", "APERPERM_163", "APERPERM_164", "APERPERM_165", "APERPERM_166", "APERPERM_167", "APERPERM_168", "APERPERM_169", "APERPERM_170", "APERPERM_171", "APERPERM_172", "APERPERM_173", "APERPERM_174", "APERPERM_175", "APERPERM_176", "APERPERM_177", "APERPERM_178", "APERPERM_179", "APERPERM_180", "APERPERM_181", "APERPERM_182", "APERPERM_183", "APERPERM_184", "APERPERM_185", "APERPERM_186", "APERPERM_187", "APERPERM_188", "APERPERM_189", "APERPERM_190", "APERPERM_191", "APERPERM_192", "APERPERM_193", "APERPERM_194", "APERPERM_195", "APERPERM_196", "APERPERM_197", "APERPERM_198", "APERPERM_199", "APERPERM_200", "APERPERM_201", "APERPERM_202", "APERPERM_203", "APERPERM_204", "APERPERM_205", "APERPERM_206", "APERPERM_207", "APERPERM_208", "APERPERM_209", "APERPERM_210", "APERPERM_211", "APERPERM_212", "APERPERM_213", "APERPERM_214", "APERPERM_215", "APERPERM_216", "APERPERM_217", "APERPERM_218", "APERPERM_219", "APERPERM_220", "APERPERM_221", "APERPERM_222", "APERPERM_223", "APERPERM_224", "APERPERM_225", "APERPERM_226", "APERPERM_227", "APERPERM_228", "APERPERM_229", "APERPERM_230", "APERPERM_231", "APERPERM_232", "APERPERM_233", "APERPERM_234", "APERPERM_235", "APERPERM_236", "APERPERM_237", "APERPERM_238", "APERPERM_239", "APERPERM_240", "APERPERM_241", "APERPERM_242", "APERPERM_243", "APERPERM_244", "APERPERM_245", "APERPERM_246", "APERPERM_247", "APERPERM_248", "APERPERM_249", "APERPERM_250", "APERPERM_251", "APERPERM_252", "APERPERM_253", "APERPERM_254", "APERPERM_255", "APERPERM_256", "APERPERM_257", "APERPERM_258", "APERPERM_259", "APERPERM_260", "APERPERM_261", "APERPERM_262", "APERPERM_263", "APERPERM_264", "APERPERM_265", "APERPERM_266", "APERPERM_267", "APERPERM_268", "APERPERM_269", "APERPERM_270", "APERPERM_271", "APERPERM_272", "APERPERM_273", "APERPERM_274", "APERPERM_275", "APERPERM_276", "APERPERM_277", "APERPERM_278", "APERPERM_279", "APERPERM_280", "APERPERM_281", "APERPERM_282", "APERPERM_283", "APERPERM_284", "APERPERM_285", "APERPERM_286", "APERPERM_287", "APERPERM_288", "APERPERM_289", "APERPERM_290", "APERPERM_291", "APERPERM_292", "APERPERM_293", "APERPERM_294", "APERPERM_295", "APERPERM_296", "APERPERM_297", "APERPERM_298", "APERPERM_299", "APERPERM_300", "APERPERM_301", "APERPERM_302", "APERPERM_303", "APERPERM_304", "APERPERM_305", "APERPERM_306", "APERPERM_307", "APERPERM_308", "APERPERM_309", "APERPERM_310", "APERPERM_311", "APERPERM_312", "APERPERM_313", "APERPERM_314", "APERPERM_315", "APERPERM_316", "APERPERM_317", "APERPERM_318", "APERPERM_319", "APERPERM_320", "APERPERM_321", "APERPERM_322", "APERPERM_323", "APERPERM_324", "APERPERM_325", "APERPERM_326", "APERPERM_327", "APERPERM_328", "APERPERM_329", "APERPERM_330", "APERPERM_331", "APERPERM_332", "APERPERM_333", "APERPERM_334", "APERPERM_335", "APERPERM_336", "APERPERM_337", "APERPERM_338", "APERPERM_339", "APERPERM_340", "APERPERM_341", "APERPERM_342", "APERPERM_343", "APERPERM_344", "APERPERM_345", "APERPERM_346", "APERPERM_347", "APERPERM_348", "APERPERM_349", "APERPERM_350", "APERPERM_351", "APERPERM_352", "APERPERM_353", "APERPERM_354", "APERPERM_355", "APERPERM_356", "APERPERM_357", "APERPERM_358", "APERPERM_359", "APERPERM_360", "APERPERM_361", "APERPERM_362", "APERPERM_363", "APERPERM_364", "APERPERM_365", "APERPERM_366", "APERPERM_367", "APERPERM_368", "APERPERM_369", "APERPERM_370", "APERPERM_371", "APERPERM_372", "APERPERM_373", "APERPERM_374", "APERPERM_375", "APERPERM_376", "APERPERM_377", "APERPERM_378", "APERPERM_379", "APERPERM_380", "APERPERM_381", "APERPERM_382", "APERPERM_383", "APERPERM_384", "APERPERM_385", "APERPERM_386", "APERPERM_387", "APERPERM_388", "APERPERM_389", "APERPERM_390", "APERPERM_391", "APERPERM_392", "APERPERM_393", "APERPERM_394", "APERPERM_395", "APERPERM_396", "APERPERM_397", "APERPERM_398", "APERPERM_399", "APERPERM_400", "BASE_1MB", "BASE_32B", "BASE_512MB", "BASE_64KB", "APER_PARITY_EN", "MID_PARITY_EN", "APER_PARITY", "APER_TZ", "APER_PERM", "MID_PARITY", "MID_RO", "MID_MISS", "MASTER_ID00", "MIDP", "MIDM", "MID", "MASTER_ID01", "MASTER_ID02", "MASTER_ID03", "MASTER_ID04", "MASTER_ID05", "MASTER_ID06", "MASTER_ID07", "MASTER_ID08", "MASTER_ID09", "MASTER_ID10", "MASTER_ID11", "MASTER_ID12", "MASTER_ID13", "MASTER_ID14", "MASTER_ID15", "MASTER_ID16", "MASTER_ID17", "MASTER_ID18", "MASTER_ID19", "M_APERTURE_1MB", "NO", "M_APERTURE_32B", "M_APERTURE_512MB", "M_APERTURE_64KB", "M_MASTER_IDS", "Message_EMAS", "Message_EMAW", "Message_EMA", "Permission_EMAS", "Permission_EMAW", "Permission_EMA", "LPD_XPPU_SINK", "MBISTJTAG", "MBISTJTAG_BFIFO1", "REG", "MBISTJTAG_BFIFO2", "MBISTJTAG_BFIFO3", "MBISTJTAG_BFIFO4", "MBISTJTAG_CTRL_STS", "SERACTV", "WFIFOCNT", "RFIFOCNT", "PORTCONNECTED", "SRSTCONNECTED", "TRST_OUT", "SRST_OUT", "MBISTJTAG_IDR", "JEDEC_BANK", "JEDEC_CODE", "MEM_AP", "IDENTITY_VALUE", "MBISTJTAG_PORTSEL", "MBISTJTAG_PORT_STS", "Buffer_Data_Port_Register", "Data_Port_Register", "CPU_Release_Register", "Release_Reset_to_CPU", "Command_Register", "ECC_ON_OFF", "Number_of_Address_cycels", "DMA_Enable", "page_size", "command2", "command1", "DMA_buffer_boundary_register", "dma_bound_int_en", "DMA_system_address0_register", "DMA_system_address1_register", "Data_interface_register", "data_intf", "NVDDR2", "NVDDR", "ECC_Error_Count_Register", "Page_bound_Err_count", "Packet_bound_Err_count", "ECC_Register", "Slc_Mlc", "ECC_size", "ECC_addr", "ECC_Spare_Command_Register", "Number_of_ECC_and_Spare_Address_cycles", "ECC_Spare_cmd", "Error_count_1bit_register", "Error_count_1bit", "Error_count_2bit_register", "Error_count_2bit", "Error_count_3bit_register", "Error_count_3bit", "Error_count_4bit_register", "Error_count_4bit", "Error_count_5bit_register", "Error_count_5bit", "Error_count_6bit_register", "Error_count_6bit", "Error_count_7bit_register", "Error_count_7bit", "Error_count_8bit_register", "Error_count_8bit", "Flash_Status_Register", "Flash_Status", "Interrupt_Signal_Enable_Register", "error_ahb_sig_en", "dma_int_sig_en", "ecc_err_intrpt_sig_en", "err_intrpt_sig_en", "mul_bit_err_sig_en", "trans_comp_sig_en", "buff_rd_rdy_sig_en", "buff_wr_rdy_sig_en", "Interrupt_Status_Enable_Register", "error_ahb_sts_en", "dma_int_sts_en", "ecc_err_intrpt_sts_en", "err_intrpt_sts_en", "mul_bit_err_sts_en", "trans_comp_sts_en", "buff_rd_rdy_sts_en", "buff_wr_rdy_sts_en", "Interrupt_Status_Register", "error_ahb_reg", "dma_int_reg", "ecc_err_intrpt_reg", "err_intrpt_reg", "mul_bit_err_reg", "trans_comp_reg", "buff_rd_rdy_reg", "buff_wr_rdy_reg", "Memory_Address_Register1", "Memory_Address", "Memory_Address_Register2", "Chip_Select", "Mode", "nfc_bch_mode", "bus_width", "Packet_Register", "Packet_count", "packet_size", "Program_Register", "ODT_configure", "Volume_select", "pgm_pg_reg_clr", "reset_lun", "change_row_addr_end", "change_row_addr", "Small_data_move", "Read_Cache_End", "Read_Cache_Random", "Read_Cache_Sequential", "Read_Cache_Start", "Copy_Back_Interleaved", "Change_Read_column_Enhanced", "Read_Interleaved", "Read_Status_Enhanced", "Read_Unique_ID", "Set_Features", "Get_features", "Read_Parameter_Page", "Read_ID", "Multi_die_rd", "Page_Program", "Read_Status", "Block_Erase", "Multi_die", "Read", "Ready_Busy", "rb_n1_status", "rb_n0_status", "Timing_Register", "dqs_buff_sel_out", "tadl_time", "dqs_buff_sel_in", "slow_fast_tcad", "tccs_time", "OCM", "OCM_CE_CNT", "OCM_CE_FFA", "OCM_CE_FFD0", "OCM_CE_FFD1", "OCM_CE_FFD2", "OCM_CE_FFD3", "OCM_CE_FFE", "SYNDROME", "OCM_CLR_EXE", "MON_7", "MON_6", "MON_5", "MON_4", "MON_3", "MON_2", "MON_1", "MON_0", "OCM_DBG_SYN_FROMEM", "OCM_DBG_SYN_TOMEM", "OCM_ECC_CNTL", "FI_MODE", "DET_ONLY", "OCM_ECO", "OCM_EMA", "bank3", "bank2", "bank1", "bank0", "OCM_EMAS", "OCM_EMAW", "OCM_ERR_CTRL", "UE_RES", "PWR_ERR_RES", "PZ_ERR_RES", "OCM_FI_CNTR", "OCM_FI_D0", "OCM_FI_D1", "OCM_FI_D2", "OCM_FI_D3", "OCM_FI_SY", "OCM_IDS", "UE_RMW", "FIX_BURST_WR", "FIX_BURST_RD", "ECC_UE", "ECC_CE", "LOCK_ERR_WR", "LOCK_ERR_RD", "INV_OCM_WR", "INV_OCM_RD", "PWR_DWN", "OCM_IEN", "OCM_IMP", "size", "OCM_IMR", "OCM_ISR", "OCM_PRDY_DBG", "OCM_RMW_UE_FFA", "OCM_SAFETY_CHK", "OCM_UE_FFA", "OCM_UE_FFD0", "OCM_UE_FFD1", "OCM_UE_FFD2", "OCM_UE_FFD3", "OCM_UE_FFE", "OCM_XMPU_CFG", "PCIE_ATTRIB", "ATTR_0", "attr_aer_cap_ecrc_gen_capable", "attr_aer_cap_ecrc_check_capable", "ATTR_1", "attr_aer_cap_id", "ATTR_10", "attr_bar1", "ATTR_100", "attr_dnstream_link_num", "attr_exit_loopback_on_ei", "attr_upstream_facing", "attr_upconfig_capable", "attr_pl_fast_train", "attr_pl_auto_config", "attr_allow_x8_gen2", "ATTR_101", "attr_enable_msg_route", "attr_disable_rx_poisoned_resp", "attr_disable_rx_tc_filter", "attr_disable_id_check", "attr_disable_bar_filtering", "attr_disable_aspm_l1_timer", "ATTR_102", "attr_tl_tx_ram_rdata_latency", "attr_tl_tx_ram_raddr_latency", "attr_pm_mf", "attr_disable_err_msg", "attr_use_rid_pins", "attr_disable_locked_filter", "attr_disable_ppm_filter", "attr_tl_rbypass", "attr_tl_tx_checks_disable", "attr_tl_tfc_disable", "attr_tl_rx_ram_write_latency", "attr_tl_rx_ram_rdata_latency", "attr_tl_rx_ram_raddr_latency", "attr_enable_rx_td_ecrc_trim", "ATTR_103", "attr_vc0_cpl_infinite", "attr_vc_cap_version", "attr_tl_tx_ram_write_latency", "ATTR_104", "attr_vc0_rx_ram_limit", "ATTR_105", "attr_vc0_total_credits_cd", "ATTR_106", "attr_vc0_total_credits_nph", "attr_vc0_total_credits_ch", "ATTR_107", "attr_vc0_total_credits_npd", "ATTR_108", "attr_vc0_total_credits_pd", "ATTR_109", "attr_tecrc_ep_inv", "attr_recrc_chk_trim", "attr_recrc_chk", "attr_vc0_tx_lastpacket", "attr_vc0_total_credits_ph", "ATTR_11", "attr_bar2", "ATTR_110", "attr_rp_auto_spd_loopcnt", "attr_rp_auto_spd", "attr_user_clk2_div2", "attr_trn_np_fc", "attr_trn_dw", "attr_ur_cfg1", "attr_ur_atomic", "attr_ur_prs_response", "attr_ur_inv_req", "attr_cfg_ecrc_err_cplstat", "ATTR_111", "attr_spare_bit8", "attr_spare_bit7", "attr_spare_bit6", "attr_spare_bit5", "attr_spare_bit4", "attr_spare_bit3", "attr_spare_bit2", "attr_spare_bit1", "attr_spare_bit0", "attr_test_mode_pin_char", "ATTR_112", "attr_spare_byte1", "attr_spare_byte0", "ATTR_113", "attr_spare_byte3", "attr_spare_byte2", "ATTR_114", "attr_spare_word0", "ATTR_115", "ATTR_116", "attr_spare_word1", "ATTR_117", "ATTR_118", "attr_spare_word2", "ATTR_119", "ATTR_12", "ATTR_120", "attr_spare_word3", "ATTR_121", "ATTR_13", "attr_bar3", "ATTR_14", "ATTR_15", "attr_bar4", "ATTR_16", "ATTR_17", "attr_bar5", "ATTR_18", "ATTR_19", "attr_expansion_rom", "ATTR_2", "attr_aer_cap_version", "attr_aer_cap_permit_rooterr_update", "ATTR_20", "ATTR_21", "attr_capabilities_ptr", "ATTR_22", "attr_cardbus_cis_pointer", "ATTR_23", "ATTR_24", "attr_class_code", "ATTR_25", "attr_dev_cap2_atomicop_routing_supported", "attr_dev_cap2_ari_forwarding_supported", "attr_cpl_timeout_ranges_supported", "attr_cpl_timeout_disable_supported", "attr_cmd_intx_implemented", "ATTR_26", "attr_dev_cap_enable_slot_pwr_limit_value", "attr_dev_cap_enable_slot_pwr_limit_scale", "attr_endend_tlp_prefix_forwarding_supported", "attr_dev_cap2_max_endend_tlp_prefixes", "attr_dev_cap2_endend_tlp_prefix_supported", "attr_dev_cap2_extended_fmt_field_supported", "attr_dev_cap2_tph_completer_supported", "attr_dev_cap2_ltr_mechanism_supported", "attr_dev_cap2_no_ro_enabled_prpr_passing", "attr_dev_cap2_cas128_completer_supported", "attr_dev_cap2_atomicop64_completer_supported", "attr_dev_cap2_atomicop32_completer_supported", "ATTR_27", "attr_dev_cap_role_based_error", "attr_dev_cap_phantom_functions_support", "attr_dev_cap_max_payload_supported", "attr_dev_cap_function_level_reset_capable", "attr_dev_cap_ext_tag_supported", "attr_dev_cap_endpoint_l1_latency", "attr_dev_cap_endpoint_l0s_latency", "ATTR_28", "attr_dev_control_ext_tag_default", "attr_dev_control_aux_power_supported", "attr_dev_cap_rsvd_31_29", "attr_dev_cap_rsvd_17_16", "attr_dev_cap_rsvd_14_12", "ATTR_29", "attr_dsn_base_ptr", "ATTR_3", "attr_aer_base_ptr", "ATTR_30", "attr_dsn_cap_id", "ATTR_31", "attr_dsn_cap_on", "attr_dsn_cap_nextptr", "ATTR_32", "attr_ext_cfg_cap_ptr", "attr_dsn_cap_version", "ATTR_33", "attr_ext_cfg_xp_cap_ptr", "ATTR_34", "attr_interrupt_pin", "attr_header_type", "ATTR_35", "attr_link_cap_dll_link_active_reporting_cap", "attr_link_cap_clock_power_management", "attr_link_cap_aspm_support", "attr_last_config_dword", "attr_is_switch", "attr_interrupt_stat_auto", "ATTR_36", "attr_link_cap_l1_exit_latency_comclk_gen1", "attr_link_cap_l0s_exit_latency_gen2", "attr_link_cap_l0s_exit_latency_gen1", "attr_link_cap_l0s_exit_latency_comclk_gen2", "attr_link_cap_l0s_exit_latency_comclk_gen1", "ATTR_37", "attr_link_cap_rsvd_23", "attr_link_cap_aspm_optionality", "attr_link_cap_max_link_speed", "attr_link_cap_link_bandwidth_notification_cap", "attr_link_cap_l1_exit_latency_gen2", "attr_link_cap_l1_exit_latency_gen1", "attr_link_cap_l1_exit_latency_comclk_gen2", "ATTR_38", "attr_mps_force", "attr_link_status_slot_clock_config", "attr_link_ctrl2_target_link_speed", "attr_link_ctrl2_hw_autonomous_speed_disable", "attr_link_ctrl2_deemphasis", "attr_link_control_rcb", "attr_link_cap_surprise_down_error_capable", "ATTR_39", "attr_msi_cap_64_bit_addr_capable", "attr_msi_base_ptr", "ATTR_4", "attr_aer_cap_on", "attr_aer_cap_nextptr", "ATTR_40", "attr_msi_cap_multimsgcap", "attr_msi_cap_multimsg_extension", "attr_msi_cap_id", "ATTR_41", "attr_msi_cap_per_vector_masking_capable", "attr_msi_cap_on", "attr_msi_cap_nextptr", "ATTR_42", "attr_msix_cap_id", "attr_msix_base_ptr", "ATTR_43", "attr_msix_cap_pba_bir", "attr_msix_cap_on", "attr_msix_cap_nextptr", "ATTR_44", "attr_msix_cap_pba_offset", "ATTR_45", "attr_msix_cap_table_bir", "ATTR_46", "attr_msix_cap_table_offset", "ATTR_47", "ATTR_48", "attr_msix_cap_table_size", "ATTR_49", "attr_pcie_cap_capability_id", "attr_pcie_base_ptr", "ATTR_5", "attr_aer_cap_optional_err_support", "ATTR_50", "attr_pcie_cap_nextptr", "attr_pcie_cap_device_port_type", "attr_pcie_cap_capability_version", "ATTR_51", "attr_pm_base_ptr", "attr_pcie_revision", "attr_pcie_cap_slot_implemented", "attr_pcie_cap_rsvd_15_14", "attr_pcie_cap_on", "ATTR_52", "attr_pm_cap_id", "attr_pm_cap_dsi", "attr_pm_cap_d2support", "attr_pm_cap_d1support", "attr_pm_cap_auxcurrent", "ATTR_53", "attr_pm_cap_rsvd_04", "attr_pm_cap_pmesupport", "attr_pm_cap_pme_clock", "attr_pm_cap_on", "attr_pm_cap_nextptr", "ATTR_54", "attr_pm_data_scale4", "attr_pm_data_scale3", "attr_pm_data_scale2", "attr_pm_data_scale1", "attr_pm_data_scale0", "attr_pm_csr_nosoftrst", "attr_pm_csr_bpccen", "attr_pm_csr_b2b3", "attr_pm_cap_version", "ATTR_55", "attr_pm_data0", "attr_pm_data_scale7", "attr_pm_data_scale6", "attr_pm_data_scale5", "ATTR_56", "attr_pm_data2", "attr_pm_data1", "ATTR_57", "attr_pm_data4", "attr_pm_data3", "ATTR_58", "attr_pm_data6", "attr_pm_data5", "ATTR_59", "attr_pm_data7", "ATTR_6", "attr_aer_cap_multiheader", "ATTR_60", "attr_rbar_base_ptr", "ATTR_61", "attr_rbar_cap_on", "attr_rbar_cap_nextptr", "ATTR_62", "attr_rbar_cap_id", "ATTR_63", "attr_rbar_num", "attr_rbar_cap_version", "ATTR_64", "attr_rbar_cap_sup0", "ATTR_65", "ATTR_66", "attr_rbar_cap_sup1", "ATTR_67", "ATTR_68", "attr_rbar_cap_sup2", "ATTR_69", "ATTR_7", "attr_bar0", "ATTR_70", "attr_rbar_cap_sup3", "ATTR_71", "ATTR_72", "attr_rbar_cap_sup4", "ATTR_73", "ATTR_74", "attr_rbar_cap_sup5", "ATTR_75", "ATTR_76", "attr_rbar_cap_index4", "attr_rbar_cap_index3", "attr_rbar_cap_index2", "attr_rbar_cap_index1", "attr_rbar_cap_index0", "ATTR_77", "attr_rbar_cap_control_encodedbar1", "attr_rbar_cap_control_encodedbar0", "attr_rbar_cap_index5", "ATTR_78", "attr_rbar_cap_control_encodedbar4", "attr_rbar_cap_control_encodedbar3", "attr_rbar_cap_control_encodedbar2", "ATTR_79", "attr_slot_cap_no_cmd_completed_support", "attr_slot_cap_mrl_sensor_present", "attr_slot_cap_hotplug_surprise", "attr_slot_cap_hotplug_capable", "attr_slot_cap_elec_interlock_present", "attr_slot_cap_att_indicator_present", "attr_slot_cap_att_button_present", "attr_select_dll_if", "attr_root_cap_crs_sw_visibility", "attr_rbar_cap_control_encodedbar5", "ATTR_8", "ATTR_80", "attr_slot_cap_power_indicator_present", "attr_slot_cap_power_controller_present", "attr_slot_cap_physical_slot_num", "ATTR_81", "attr_ssl_message_auto", "attr_slot_cap_slot_power_limit_value", "attr_slot_cap_slot_power_limit_scale", "ATTR_82", "attr_vc_base_ptr", "ATTR_83", "attr_vc_cap_on", "attr_vc_cap_nextptr", "ATTR_84", "attr_vc_cap_id", "ATTR_85", "attr_vsec_base_ptr", "attr_vc_cap_reject_snoop_transactions", "ATTR_86", "attr_vsec_cap_hdr_id", "ATTR_87", "attr_vsec_cap_hdr_revision", "attr_vsec_cap_hdr_length", "ATTR_88", "attr_vsec_cap_id", "ATTR_89", "attr_vsec_cap_on", "attr_vsec_cap_nextptr", "attr_vsec_cap_is_link_visible", "ATTR_9", "ATTR_90", "attr_crm_module_rsts", "attr_user_clk_freq", "attr_vsec_cap_version", "ATTR_91", "attr_ll_ack_timeout_en", "attr_ll_ack_timeout", "ATTR_92", "attr_ll_ack_timeout_func", "ATTR_93", "attr_ll_replay_timeout_en", "attr_ll_replay_timeout", "ATTR_94", "attr_ll_replay_timeout_func", "ATTR_95", "attr_pm_aspml0s_timeout_en", "attr_pm_aspml0s_timeout", "ATTR_96", "attr_infer_ei", "attr_enter_rvry_ei_l0", "attr_disable_scrambling", "attr_disable_lane_reversal", "attr_pm_aspm_fastexit", "attr_pm_aspml0s_timeout_func", "ATTR_97", "attr_ltssm_max_link_width", "attr_link_cap_max_link_width", "ATTR_98", "attr_n_fts_comclk_gen2", "attr_n_fts_comclk_gen1", "ATTR_99", "attr_n_fts_gen2", "attr_n_fts_gen1", "CB", "cb1", "cb0", "DBG_CTRL", "pl_dbg_mode", "dbg_sub_mode", "dbg_mode", "DIR_LTSSM", "pl_dir_ltssm_stall", "pl_dir_ltssm_new_vld", "pl_dir_ltssm_new", "DSN_0", "cfg_dsn_dw0", "DSN_1", "cfg_dsn_dw1", "EP_CTRL", "pl_upstream_deemph_source", "pl_received_hot_rst", "cfg_vend_id", "cfg_dev_id", "pcie_reset", "MGMT_CTRL", "cfg_mgmt_wr_readonly", "cfg_mgmt_wr_rw1c_as_rw", "PCIE_STATUS", "phy_rdy", "pcie_link_up", "PL_LINK_CTRL_STATUS", "dir_link_change_done", "dir_link_change", "dir_link_auton", "dir_link_speed", "dir_link_width", "link_up", "lane_reversal", "ltssm_state", "link_width", "link_rate", "PM_CTRL", "cfg_trn_pending", "cfg_pm_send_pme_to", "cfg_pm_turnoff_ok", "cfg_pm_wake", "REV_ID", "cfg_rev_id", "RP_CTRL", "pl_downstream_deemph_source", "pl_transmit_hot_rst", "RST_CTRL", "pl_rst_n", "func_lvl_rst_n", "dl_rst_n", "tl_rst_n", "cm_sticky_rst_n", "cm_rst_n", "SUBSYS_ID", "cfg_subsys_vend_id", "cfg_subsys_id", "PMU_GLOBAL", "ADDR_ERROR_INT_DIS", "Disable", "ADDR_ERROR_INT_EN", "ADDR_ERROR_INT_MASK", "ADDR_ERROR_STATUS", "AIB_CNTRL", "FPD_AFI_FS", "FPD_AFI_FM", "LPD_AFI_FS", "LPD_AFI_FM", "AIB_STATUS", "APU_PWR_STATUS_INIT", "ACPU3", "ACPU2", "ACPU1", "ACPU0", "AUX_PWR_STATE", "ACPU3_Emulation", "ACPU2_Emulation", "ACPU1_Emulation", "ACPU0_Emulation", "RPU_Emulation", "OCM_Bank3", "OCM_Bank2", "OCM_Bank1", "OCM_Bank0", "TCM1B", "TCM1A", "TCM0B", "TCM0A", "L2_Bank0", "CSU_BR_ERROR", "BR_ERROR", "ERR_TYPE", "DDR_CNTRL", "RET", "Reg", "ECO_2", "PCAP_PR_Gate_Status", "Sysmon_den_Gate_Status", "Init_b_gate_Status", "Sysmon_den_Enable", "Sysmon_den_Gate", "ERROR_EN_1", "Aux3", "Aux2", "Aux1", "Aux0", "DFT", "CLK_MON", "XMPU", "PWR_SUPPLY", "FPD_SWDT", "LPD_SWDT", "RPU_CCF", "RPU_LS", "FPD_TEMP", "RPU1", "RPU0", "OCM_ECC", "DDR_ECC", "ERROR_EN_2", "CSU_ROM", "PMU_PB", "PMU_SERVICE", "PMU_FW", "PMU_UC", "PLL_LOCK", "PL", "ERROR_INT_DIS_1", "ERROR_INT_DIS_2", "ERROR_INT_EN_1", "ERROR_INT_EN_2", "ERROR_INT_MASK_1", "ERROR_INT_MASK_2", "ERROR_POR_DIS_1", "ERROR_POR_DIS_2", "ERROR_POR_EN_1", "ERROR_POR_EN_2", "ERROR_POR_MASK_1", "ERROR_POR_MASK_2", "ERROR_SIG_DIS_1", "ERROR_SIG_DIS_2", "ERROR_SIG_EN_1", "ERROR_SIG_EN_2", "ERROR_SIG_MASK_1", "ERROR_SIG_MASK_2", "ERROR_SRST_DIS_1", "ERROR_SRST_DIS_2", "ERROR_SRST_EN_1", "ERROR_SRST_EN_2", "ERROR_SRST_MASK_1", "ERROR_SRST_MASK_2", "ERROR_STATUS_1", "ERROR_STATUS_2", "GLOBAL_CNTRL", "MB_Sleep", "Write_QOS", "Read_QOS", "FW_Is_Present", "Coherent", "SLVERR_Enable", "Dont_Sleep", "GLOBAL_GEN_STORAGE0", "GLOBAL_GEN_STORAGE1", "GLOBAL_GEN_STORAGE2", "GLOBAL_GEN_STORAGE3", "GLOBAL_GEN_STORAGE4", "GLOBAL_GEN_STORAGE5", "GLOBAL_GEN_STORAGE6", "GLOBAL_GEN_STORAGE7", "GLOBAL_RESET", "PS_ONLY_RST", "FPD_RST", "RPU_LS_RST", "LOGCLR_STATUS", "LP", "USB1", "USB0", "RPU", "PP1", "PP0", "MBIST_DONE", "PCIE", "SIOU", "M400_1", "M400_0", "DDR", "ACPU_3", "ACPU_2", "ACPU_1", "ACPU_0", "AFI_5", "AFI_4", "AFI_3", "AFI_2", "AFI_1", "AFI_0", "FPD", "PSS_CORE_TOP", "AFI_LPD", "RPU_TIEOFF_WRAPPER", "IOU", "GEGM3", "MBIST_GOOD", "MBIST_PG_EN", "MBIST_RST", "MBIST_SETUP", "MB_FAULT_STATUS", "R_FFail", "R_Sleep_Rst", "R_LSFail", "N_FFail", "N_Sleep_Rst", "N_LSFail", "MEM_CNTRL", "ROM1_KEN", "ROM1_EMA", "ROM0_KEN", "ROM0_EMA", "ECC_RAM_EMAS", "ECC_RAM_EMAW", "ECC_RAM_EMA", "Data_RAM_EMAS", "Data_RAM_EMAW", "Data_RAM_EMA", "PERS_GLOB_GEN_STORAGE0", "PERS_GLOB_GEN_STORAGE1", "PERS_GLOB_GEN_STORAGE2", "PERS_GLOB_GEN_STORAGE3", "PERS_GLOB_GEN_STORAGE4", "PERS_GLOB_GEN_STORAGE5", "PERS_GLOB_GEN_STORAGE6", "PERS_GLOB_GEN_STORAGE7", "PS_CNTRL", "Prog_Gate_Status", "Prog_Enable", "Prog_Gate", "PWR_STATE", "R5_1", "R5_0", "PWR_SUPPLY_STATUS", "VCC_PSAUX", "VCC_INT", "VCC_PSINTFP", "RAM_RET_CNTRL", "REQ_AUX_INT_DIS", "Serv_Req_10", "Serv_Req_9", "Serv_Req_8", "Serv_Req_7", "Serv_Req_6", "Serv_Req_5", "Serv_Req_4", "Serv_Req_3", "Serv_Req_2", "Serv_Req_1", "Serv_Req_0", "REQ_AUX_INT_EN", "REQ_AUX_INT_MASK", "REQ_AUX_STATUS", "REQ_AUX_TRIG", "REQ_ISO_INT_DIS", "FP_Locked", "PL_NonPCAP", "REQ_ISO_INT_EN", "REQ_ISO_INT_MASK", "REQ_ISO_STATUS", "REQ_ISO_TRIG", "REQ_PWRDWN_INT_DIS", "REQ_PWRDWN_INT_EN", "REQ_PWRDWN_INT_MASK", "REQ_PWRDWN_STATUS", "REQ_PWRDWN_TRIG", "REQ_PWRUP_INT_DIS", "REQ_PWRUP_INT_EN", "REQ_PWRUP_INT_MASK", "REQ_PWRUP_STATUS", "REQ_PWRUP_TRIG", "REQ_SWRST_INT_DIS", "PS_ONLY", "LS_R5", "Display_Port", "SATA", "PCIe", "REQ_SWRST_INT_EN", "REQ_SWRST_INT_MASK", "REQ_SWRST_STATUS", "REQ_SWRST_TRIG", "ROM_VALIDATION_DIGEST_0", "Word", "ROM_VALIDATION_DIGEST_1", "ROM_VALIDATION_DIGEST_10", "ROM_VALIDATION_DIGEST_11", "ROM_VALIDATION_DIGEST_2", "ROM_VALIDATION_DIGEST_3", "ROM_VALIDATION_DIGEST_4", "ROM_VALIDATION_DIGEST_5", "ROM_VALIDATION_DIGEST_6", "ROM_VALIDATION_DIGEST_7", "ROM_VALIDATION_DIGEST_8", "ROM_VALIDATION_DIGEST_9", "ROM_VALIDATION_STATUS", "Pass", "Done", "SAFETY_GATE", "PMU_LOGCLR_Enable", "LBIST_Enable", "Scan_Enable", "PMU_IOMODULE", "GPI0", "APB_AIB_ERROR", "AXI_AIB_ERROR", "ERROR_2", "ERROR_1", "ACPU_3_DBG_PWRUP", "ACPU_2_DBG_PWRUP", "ACPU_1_DBG_PWRUP", "ACPU_0_DBG_PWRUP", "FPD_WAKE_GIC_PROXY", "MIO_WAKE_5", "MIO_WAKE_4", "MIO_WAKE_3", "MIO_WAKE_2", "MIO_WAKE_1", "MIO_WAKE_0", "DAP_RPU_WAKE", "DAP_FPD_WAKE", "USB_1_WAKE", "USB_0_WAKE", "R5_1_WAKE", "R5_0_WAKE", "ACPU_3_WAKE", "ACPU_2_WAKE", "ACPU_1_WAKE", "ACPU_0_WAKE", "GPI2", "VCC_INT_FP_DISCONNECT", "VCC_INT_DISCONNECT", "VCC_AUX_DISCONNECT", "DBG_ACPU3_RST_REQ", "DBG_ACPU2_RST_REQ", "DBG_ACPU1_RST_REQ", "DBG_ACPU0_RST_REQ", "CP_ACPU3_RST_REQ", "CP_ACPU2_RST_REQ", "CP_ACPU1_RST_REQ", "CP_ACPU0_RST_REQ", "DBG_RCPU1_RST_REQ", "DBG_RCPU0_RST_REQ", "R5_1_SLEEP", "R5_0_SLEEP", "ACPU_3_SLEEP", "ACPU_2_SLEEP", "ACPU_1_SLEEP", "ACPU_0_SLEEP", "GPI3", "PL_GPI_31", "PL_GPI_30", "PL_GPI_29", "PL_GPI_28", "PL_GPI_27", "PL_GPI_26", "PL_GPI_25", "PL_GPI_24", "PL_GPI_23", "PL_GPI_22", "PL_GPI_21", "PL_GPI_20", "PL_GPI_19", "PL_GPI_18", "PL_GPI_17", "PL_GPI_16", "PL_GPI_15", "PL_GPI_14", "PL_GPI_13", "PL_GPI_12", "PL_GPI_11", "PL_GPI_10", "PL_GPI_9", "PL_GPI_8", "PL_GPI_7", "PL_GPI_6", "PL_GPI_5", "PL_GPI_4", "PL_GPI_3", "PL_GPI_2", "PL_GPI_1", "PL_GPI_0", "GPO0", "PIT3_PRESCALE", "PIT2_PRESCALE", "PIT0_PRESCALE", "MIO_5", "MIO_4", "MIO_3", "MIO_2", "MIO_1", "MIO_0", "DAP_RPU_WAKE_ACK", "DAP_FP_WAKE_ACK", "PS_STATUS", "PCAP_EN", "PL_GPO_31", "PL_GPO_30", "PL_GPO_29", "PL_GPO_28", "PL_GPO_27", "PL_GPO_26", "PL_GPO_25", "PL_GPO_24", "PL_GPO_23", "PL_GPO_22", "PL_GPO_21", "PL_GPO_20", "PL_GPO_19", "PL_GPO_18", "PL_GPO_17", "PL_GPO_16", "PL_GPO_15", "PL_GPO_14", "PL_GPO_13", "PL_GPO_12", "PL_GPO_11", "PL_GPO_10", "PL_GPO_9", "PL_GPO_8", "PL_GPO_7", "PL_GPO_6", "PL_GPO_5", "PL_GPO_4", "PL_GPO_3", "PL_GPO_2", "PL_GPO_1", "PL_GPO_0", "INSTRUCTION_INJECT", "INSTRUCTION_INJECT_ADDR", "CSU_PMU_SEC_LOCK", "INV_ADDR", "PWR_DN_REQ", "PWR_UP_REQ", "SW_RST_REQ", "HW_RST_REQ", "ISO_REQ", "FW_REQ", "IPI3", "IPI2", "IPI1", "IPI0", "RTC_ALARM", "RTC_EVERY_SECOND", "CORRECTABLE_ECC", "PIT3", "PIT0", "IRQ_MODE", "PIT0_CONTROL", "PIT0_COUNTER", "PIT0_PRELOAD", "PIT3_CONTROL", "PIT3_COUNTER", "PIT3_PRELOAD", "PMU_LMB_BRAM", "CE_CNT", "ce_cnt", "CE_FFA", "ce_ffa", "CE_FFD", "ce_ffd", "CE_FFE", "ce_ffe", "ECC_EN_IRQ", "ce_en_irq", "ue_en_irq", "ECC_ONOFF", "ecc_onoff", "ECC_STATUS", "ce_status", "ue_status", "FI_D", "fi_d", "FI_ECC", "fi_ecc", "UE_FFA", "ue_ffa", "UE_FFD", "ue_ffd", "UE_FFE", "ue_ffe", "PMU_LOCAL", "ACPU0_PWR_CNTRL", "Isolation", "Pwr_Gates", "ACPU0_PWR_STATUS", "ACPU1_PWR_CNTRL", "ACPU1_PWR_STATUS", "ACPU2_PWR_CNTRL", "ACPU2_PWR_STATUS", "ACPU3_PWR_CNTRL", "ACPU3_PWR_STATUS", "En", "APU_WFI_STATUS", "L2_WFI", "ACPU3_WFI", "ACPU2_WFI", "ACPU1_WFI", "ACPU0_WFI", "DOMAIN_ISO_CNTRL", "LP_FP_Locked", "FP_PL", "LP_PL_PCAP", "LP_PL_Non_PCAP", "LP_FP_2", "LP_FP_1", "PMU", "GPI1_ENABLE", "APB_AIB_Error", "AXI_AIB_Error", "Error_Reg2_Int", "Error_Reg1_Int", "Dbg_ACPU3_Pwrup_Req", "Dbg_ACPU2_Pwrup_Req", "Dbg_ACPU1_Pwrup_Req", "Dbg_ACPU0_Pwrup_Req", "FPD_Wake_GIC_Prox", "MIO_Wake", "DAP_RPU_Wake", "DAP_FP_Wake", "USB1_Wake", "USB0_Wake", "R5_1_Wake", "R5_0_Wake", "ACPU3_Wake", "ACPU2_Wake", "ACPU1_Wake", "ACPU0_Wake", "GPI2_ENABLE", "VCC_PSINTFP_Alarm", "VCC_PSINT_Alarm", "VCC_PSAUX_Alarm", "Dbg_ACPU3_Rst_Req", "Dbg_ACPU2_Rst_Req", "Dbg_ACPU1_Rst_Req", "Dbg_ACPU0_Rst_Req", "CP_ACPU3_Rst_Req", "CP_ACPU2_Rst_Req", "CP_ACPU1_Rst_Req", "CP_ACPU0_Rst_Req", "Dbg_RPU1_Rst_Req", "Dbg_RPU0_Rst_Req", "FP_LP_Pwrdwn_Ack", "R5_1_Pwrdwn_Req", "R5_0_Pwrdwn_Req", "ACPU3_Pwrdwn_Req", "ACPU2_Pwrdwn_Req", "ACPU1_Pwrdwn_Req", "ACPU0_Pwrdwn_Req", "GPI3_ENABLE", "PL_GPI", "GPO1_READ", "MIO_GPO", "GPO2_READ", "DAP_RPU_Wake_Ack", "DAP_FP_Wake_Ack", "PCAP_Enable", "GPO3_READ", "PL_GPO", "L2_CE_CNTRL", "Bank0", "L2_PWR_CNTRL", "L2_PWR_STATUS", "L2_RET_CNTRL", "LOCAL_CNTRL", "ROM_Valid_Ovrd", "BUS_CLK_DIS", "LOCAL_GEN_STORAGE0", "LOCAL_GEN_STORAGE1", "LOCAL_GEN_STORAGE2", "LOCAL_GEN_STORAGE3", "LOCAL_RESET", "CSU_RST", "LOC_AUX_PWR_STATE", "ACPU3_Emul", "ACPU2_Emul", "ACPU1_Emul", "ACPU0_Emul", "RPU_Emul", "L2", "LOC_PWR_STATE", "GPU_PP1", "GPU_PP0", "LOGCLR_ACK", "LOGCLR_TRIG", "MBISR_CNTRL", "FPD_Group", "MBISR_STATUS", "OCM_CE_CNTRL", "Bank3", "Bank2", "Bank1", "OCM_PWR_CNTRL", "OCM_PWR_STATUS", "OCM_RET_CNTRL", "PERS_LOC_GEN_STORAGE0", "PERS_LOC_GEN_STORAGE1", "PERS_LOC_GEN_STORAGE2", "PERS_LOC_GEN_STORAGE3", "PMU_PB_ERR", "PBERR_Flag", "PBERR_Data", "PMU_SERV_ERR", "FWERR", "SERVERR_FLAG", "SERVERR_Data", "PP0_PWR_CNTRL", "PP0_PWR_STATUS", "PP1_PWR_CNTRL", "PP1_PWR_STATUS", "PWR_ACK_ERR_FPD", "Ack_Error", "PWR_ACK_ERR_LPD", "RPU_PWR_CNTRL", "RPU_PWR_STATUS", "SERV_LOGCLR_ERR", "LOGCLR_Error", "TCM_CE_CNTRL", "TCMB1", "TCMA1", "TCMB0", "TCMA0", "TCM_PWR_CNTRL", "TCM_PWR_STATUS", "TCM_RET_CNTRL", "USB0_PWR_CNTRL", "USB0_PWR_STATUS", "USB1_PWR_CNTRL", "USB1_PWR_STATUS", "PUF", "TM_LL", "TM_RAW", "RAW", "TM_STATUS", "TM_TR", "TM_UL", "cfg0", "cfg1", "command", "TE", "dbg0", "dbg1", "dbg2", "DBG2", "shut", "SOSET", "SOPEN", "status", "IC", "OV", "KR", "ZZ", "WR", "syn_dat", "SYN", "CMND_REG", "RXFIFO_DRAIN", "RXFIFO_DRAIN_STATUS", "PARTIAL_BYTE_LEN", "EXT_ADD", "RX_DISCARD_REG", "DUMMY_CYCLES", "DMA_EN", "PUSH_WAIT", "Config_reg", "leg_flsh", "endian", "Holdb_dr", "Man_start_com", "Man_start_en", "Manual_CS", "PCS", "REF_CLK", "FIFO_WIDTH", "BAUD_RATE_DIV", "CLK_PH", "CLK_POL", "MODE_SEL", "DUMMY_CYCLE_EN", "Delay_REG", "d_nss", "d_btwn", "d_after", "d_int", "En_REG", "SPI_EN", "WP_N", "GQSPI_CFG", "MODE_EN", "GEN_FIFO_START_MODE", "START_GEN_FIFO", "ENDIAN", "EN_POLL_TIMEOUT", "WP_HOLD", "GQSPI_En_REG", "GQSPI_EN", "GQSPI_FIFO_CTRL", "RST_RX_FIFO", "RST_TX_FIFO", "RST_GEN_FIFO", "GQSPI_GEN_FIFO", "GEN_DATA", "GQSPI_GF_SNAPSHOT", "SNAP_SHOT", "GQSPI_GF_THRESH", "Level_GF_FIFO", "GQSPI_GPIO", "GQSPI_IDR", "RX_FIFO_EMPTY", "Gen_FIFO_full", "Gen_FIFO_not_full", "TX_FIFO_EMPTY", "Gen_FIFO_Empty", "RX_FIFO_full", "RX_FIFO_not_empty", "TX_FIFO_full", "TX_FIFO_not_full", "Poll_Time_Expire", "GQSPI_IER", "GQSPI_IMASK", "GQSPI_ISR", "RX_FIFO_Empty", "TX_FIFO_Empty", "GQSPI_LPBK_DLY_ADJ", "USE_LPBK", "DLY1", "DLY0", "GQSPI_MOD_ID", "MOD_ID", "GQSPI_POLL_CFG", "EN_MASK_UPPER", "EN_MASK_LOWER", "MASK_EN", "DATA_VALUE", "GQSPI_P_TIMEOUT", "GQSPI_RXD", "RX_DATA", "GQSPI_RX_COPY", "UPPER_RX_DATA", "LOWER_RX_DATA", "GQSPI_RX_THRESH", "Level_RX_FIFO", "GQSPI_SEL", "generic_qspi_sel", "GQSPI_TXD", "TX_DATA", "GQSPI_TX_THRESH", "Level_TX_FIFO", "GQSPI_XFER_STS", "PEND_BYTES", "Intr_status_REG", "TXFIFO_EMPTY", "TX_FIFO_underflow", "RX_OVERFLOW", "Intrpt_dis_REG", "Intrpt_en_REG", "LPBK_DLY_ADJ", "LQSPI_CFG", "LQ_MODE", "TWO_MEM", "SEP_BUS", "U_PAGE", "ADDR_32BIT", "MODE_ON", "MODE_BITS", "DUMMY_BYTE", "INST_CODE", "LQSPI_STS", "D_FSM_ERR", "WR_RECVD", "QSPIDMA_DST_ADDR", "QSPIDMA_DST_ADDR_MSB", "QSPIDMA_DST_CTRL", "FIFO_LVL_HIT_THRESH", "QSPIDMA_DST_CTRL2", "QSPIDMA_DST_I_DIS", "QSPIDMA_DST_I_EN", "QSPIDMA_DST_I_MASK", "QSPIDMA_DST_I_STS", "QSPIDMA_DST_SIZE", "QSPIDMA_DST_STS", "QSPIDMA_FUTURE_ECO", "QSPI_DATA_DLY_ADJ", "USE_DATA_DLY", "DATA_DLY_ADJ", "QSPI_Intrpt_mask_REG", "RX_thres_REG", "Threshold_of_RX_FIFO", "Rx_data_REG", "RX_FIFO_data", "Slave_Idle_count_REG", "Slave_Idle_count", "TRANSFER_SIZE", "TXD0", "TXD", "TXD1", "TXD2", "TXD3", "TX_thres_REG", "Threshold_of_TX_FIFO", "RCPU_GIC", "control_n_alias_nsbp_c_n", "control_n_bp_c_n", "control_n_component_id_0", "component_id_0", "control_n_component_id_1", "component_id_1", "control_n_component_id_2", "component_id_2", "control_n_component_id_3", "component_id_3", "control_n_control_n", "control_n_cpu_if_ident", "part_num", "arch_num", "rev_num", "implementor", "control_n_enable_c_n", "enable_c", "control_n_eoi_n", "control_n_hi_pend_n", "control_n_int_ack_n", "control_n_integ_en_c_n", "integ_en", "control_n_interrupt_out_n", "set_nfiq_c", "set_nirq_c", "control_n_match_c_n", "match_c", "control_n_periph_id_0", "part_number_0", "control_n_periph_id_1", "jep106_id_3_0", "part_number_1", "control_n_periph_id_2", "revision", "jedec_used", "jep106_id_6_4", "control_n_periph_id_3", "mod_number", "control_n_periph_id_4", "FourKB_count", "jep106_c_code", "control_n_periph_id_5", "ppi_number_0", "sgi_number", "control_n_periph_id_6", "spi_number_0", "ppi_number_1", "control_n_periph_id_7", "priority", "spi_number_1", "control_n_periph_id_8", "identifier", "if_type", "cpu_if", "fiq_legacy", "irq_legacy", "control_n_pri_msk_c_n", "control_n_run_priority_n", "enable_component_id_0", "enable_component_id_1", "enable_component_id_2", "enable_component_id_3", "enable_dist_ident", "impl_ver", "enable_enable", "enable_enable_d_n", "enable_d", "enable_ic_type", "LSPI", "TZ", "CPU_number", "IT_lines_number", "enable_legacy_int_n", "cfgsdisable", "legacy_nfiq_if_n", "legacy_nirq_if_n", "enable_match_d_n", "match_d", "enable_periph_id_0", "enable_periph_id_1", "enable_periph_id_2", "enable_periph_id_3", "enable_periph_id_4", "enable_periph_id_5", "enable_periph_id_6", "enable_periph_id_7", "enable_periph_id_8", "enable_ppi_active_if_n", "enable_ppi_enable_clr_if_n", "enable_ppi_enable_set_if_n", "enable_ppi_if_n", "ppi_status", "enable_ppi_pending_clr_if_n", "enable_ppi_pending_set_if_n", "enable_ppi_security_if_n", "enable_priority_ppi_INTID_if_n0", "enable_priority_ppi_INTID_if_n1", "enable_priority_ppi_INTID_if_n10", "enable_priority_ppi_INTID_if_n11", "enable_priority_ppi_INTID_if_n12", "enable_priority_ppi_INTID_if_n13", "enable_priority_ppi_INTID_if_n14", "enable_priority_ppi_INTID_if_n15", "enable_priority_ppi_INTID_if_n2", "enable_priority_ppi_INTID_if_n3", "enable_priority_ppi_INTID_if_n4", "enable_priority_ppi_INTID_if_n5", "enable_priority_ppi_INTID_if_n6", "enable_priority_ppi_INTID_if_n7", "enable_priority_ppi_INTID_if_n8", "enable_priority_ppi_INTID_if_n9", "enable_priority_sgi_INTID_if_n0", "enable_priority_sgi_INTID_if_n1", "enable_priority_sgi_INTID_if_n10", "enable_priority_sgi_INTID_if_n11", "enable_priority_sgi_INTID_if_n12", "enable_priority_sgi_INTID_if_n13", "enable_priority_sgi_INTID_if_n14", "enable_priority_sgi_INTID_if_n15", "enable_priority_sgi_INTID_if_n2", "enable_priority_sgi_INTID_if_n3", "enable_priority_sgi_INTID_if_n4", "enable_priority_sgi_INTID_if_n5", "enable_priority_sgi_INTID_if_n6", "enable_priority_sgi_INTID_if_n7", "enable_priority_sgi_INTID_if_n8", "enable_priority_sgi_INTID_if_n9", "enable_priority_spi_INTID0", "enable_priority_spi_INTID1", "enable_priority_spi_INTID10", "enable_priority_spi_INTID100", "enable_priority_spi_INTID101", "enable_priority_spi_INTID102", "enable_priority_spi_INTID103", "enable_priority_spi_INTID104", "enable_priority_spi_INTID105", "enable_priority_spi_INTID106", "enable_priority_spi_INTID107", "enable_priority_spi_INTID108", "enable_priority_spi_INTID109", "enable_priority_spi_INTID11", "enable_priority_spi_INTID110", "enable_priority_spi_INTID111", "enable_priority_spi_INTID112", "enable_priority_spi_INTID113", "enable_priority_spi_INTID114", "enable_priority_spi_INTID115", "enable_priority_spi_INTID116", "enable_priority_spi_INTID117", "enable_priority_spi_INTID118", "enable_priority_spi_INTID119", "enable_priority_spi_INTID12", "enable_priority_spi_INTID120", "enable_priority_spi_INTID121", "enable_priority_spi_INTID122", "enable_priority_spi_INTID123", "enable_priority_spi_INTID124", "enable_priority_spi_INTID125", "enable_priority_spi_INTID126", "enable_priority_spi_INTID127", "enable_priority_spi_INTID128", "enable_priority_spi_INTID129", "enable_priority_spi_INTID13", "enable_priority_spi_INTID130", "enable_priority_spi_INTID131", "enable_priority_spi_INTID132", "enable_priority_spi_INTID133", "enable_priority_spi_INTID134", "enable_priority_spi_INTID135", "enable_priority_spi_INTID136", "enable_priority_spi_INTID137", "enable_priority_spi_INTID138", "enable_priority_spi_INTID139", "enable_priority_spi_INTID14", "enable_priority_spi_INTID140", "enable_priority_spi_INTID141", "enable_priority_spi_INTID142", "enable_priority_spi_INTID143", "enable_priority_spi_INTID144", "enable_priority_spi_INTID145", "enable_priority_spi_INTID146", "enable_priority_spi_INTID147", "enable_priority_spi_INTID148", "enable_priority_spi_INTID149", "enable_priority_spi_INTID15", "enable_priority_spi_INTID150", "enable_priority_spi_INTID151", "enable_priority_spi_INTID152", "enable_priority_spi_INTID153", "enable_priority_spi_INTID154", "enable_priority_spi_INTID155", "enable_priority_spi_INTID156", "enable_priority_spi_INTID157", "enable_priority_spi_INTID158", "enable_priority_spi_INTID159", "enable_priority_spi_INTID16", "enable_priority_spi_INTID17", "enable_priority_spi_INTID18", "enable_priority_spi_INTID19", "enable_priority_spi_INTID2", "enable_priority_spi_INTID20", "enable_priority_spi_INTID21", "enable_priority_spi_INTID22", "enable_priority_spi_INTID23", "enable_priority_spi_INTID24", "enable_priority_spi_INTID25", "enable_priority_spi_INTID26", "enable_priority_spi_INTID27", "enable_priority_spi_INTID28", "enable_priority_spi_INTID29", "enable_priority_spi_INTID3", "enable_priority_spi_INTID30", "enable_priority_spi_INTID31", "enable_priority_spi_INTID32", "enable_priority_spi_INTID33", "enable_priority_spi_INTID34", "enable_priority_spi_INTID35", "enable_priority_spi_INTID36", "enable_priority_spi_INTID37", "enable_priority_spi_INTID38", "enable_priority_spi_INTID39", "enable_priority_spi_INTID4", "enable_priority_spi_INTID40", "enable_priority_spi_INTID41", "enable_priority_spi_INTID42", "enable_priority_spi_INTID43", "enable_priority_spi_INTID44", "enable_priority_spi_INTID45", "enable_priority_spi_INTID46", "enable_priority_spi_INTID47", "enable_priority_spi_INTID48", "enable_priority_spi_INTID49", "enable_priority_spi_INTID5", "enable_priority_spi_INTID50", "enable_priority_spi_INTID51", "enable_priority_spi_INTID52", "enable_priority_spi_INTID53", "enable_priority_spi_INTID54", "enable_priority_spi_INTID55", "enable_priority_spi_INTID56", "enable_priority_spi_INTID57", "enable_priority_spi_INTID58", "enable_priority_spi_INTID59", "enable_priority_spi_INTID6", "enable_priority_spi_INTID60", "enable_priority_spi_INTID61", "enable_priority_spi_INTID62", "enable_priority_spi_INTID63", "enable_priority_spi_INTID64", "enable_priority_spi_INTID65", "enable_priority_spi_INTID66", "enable_priority_spi_INTID67", "enable_priority_spi_INTID68", "enable_priority_spi_INTID69", "enable_priority_spi_INTID7", "enable_priority_spi_INTID70", "enable_priority_spi_INTID71", "enable_priority_spi_INTID72", "enable_priority_spi_INTID73", "enable_priority_spi_INTID74", "enable_priority_spi_INTID75", "enable_priority_spi_INTID76", "enable_priority_spi_INTID77", "enable_priority_spi_INTID78", "enable_priority_spi_INTID79", "enable_priority_spi_INTID8", "enable_priority_spi_INTID80", "enable_priority_spi_INTID81", "enable_priority_spi_INTID82", "enable_priority_spi_INTID83", "enable_priority_spi_INTID84", "enable_priority_spi_INTID85", "enable_priority_spi_INTID86", "enable_priority_spi_INTID87", "enable_priority_spi_INTID88", "enable_priority_spi_INTID89", "enable_priority_spi_INTID9", "enable_priority_spi_INTID90", "enable_priority_spi_INTID91", "enable_priority_spi_INTID92", "enable_priority_spi_INTID93", "enable_priority_spi_INTID94", "enable_priority_spi_INTID95", "enable_priority_spi_INTID96", "enable_priority_spi_INTID97", "enable_priority_spi_INTID98", "enable_priority_spi_INTID99", "enable_sgi_active_if_n", "enable_sgi_control", "enable_sgi_pending_clr_if_n", "enable_sgi_pending_set_if_n", "enable_sgi_security_if_n", "enable_spi", "spi_status", "enable_spi_active0", "enable_spi_active1", "enable_spi_active2", "enable_spi_active3", "enable_spi_active4", "enable_spi_config0", "enable_spi_config1", "enable_spi_config2", "enable_spi_config3", "enable_spi_config4", "enable_spi_enable_clr0", "enable_spi_enable_clr1", "enable_spi_enable_clr2", "enable_spi_enable_clr3", "enable_spi_enable_clr4", "enable_spi_enable_set0", "enable_spi_enable_set1", "enable_spi_enable_set2", "enable_spi_enable_set3", "enable_spi_enable_set4", "enable_spi_pending_clr0", "enable_spi_pending_clr1", "enable_spi_pending_clr2", "enable_spi_pending_clr3", "enable_spi_pending_clr4", "enable_spi_pending_set0", "enable_spi_pending_set1", "enable_spi_pending_set2", "enable_spi_pending_set3", "enable_spi_pending_set4", "enable_spi_security0", "enable_spi_security1", "enable_spi_security2", "enable_spi_security3", "enable_spi_security4", "enable_targets_spi_INTID0", "enable_targets_spi_INTID1", "enable_targets_spi_INTID10", "enable_targets_spi_INTID100", "enable_targets_spi_INTID101", "enable_targets_spi_INTID102", "enable_targets_spi_INTID103", "enable_targets_spi_INTID104", "enable_targets_spi_INTID105", "enable_targets_spi_INTID106", "enable_targets_spi_INTID107", "enable_targets_spi_INTID108", "enable_targets_spi_INTID109", "enable_targets_spi_INTID11", "enable_targets_spi_INTID110", "enable_targets_spi_INTID111", "enable_targets_spi_INTID112", "enable_targets_spi_INTID113", "enable_targets_spi_INTID114", "enable_targets_spi_INTID115", "enable_targets_spi_INTID116", "enable_targets_spi_INTID117", "enable_targets_spi_INTID118", "enable_targets_spi_INTID119", "enable_targets_spi_INTID12", "enable_targets_spi_INTID120", "enable_targets_spi_INTID121", "enable_targets_spi_INTID122", "enable_targets_spi_INTID123", "enable_targets_spi_INTID124", "enable_targets_spi_INTID125", "enable_targets_spi_INTID126", "enable_targets_spi_INTID127", "enable_targets_spi_INTID128", "enable_targets_spi_INTID129", "enable_targets_spi_INTID13", "enable_targets_spi_INTID130", "enable_targets_spi_INTID131", "enable_targets_spi_INTID132", "enable_targets_spi_INTID133", "enable_targets_spi_INTID134", "enable_targets_spi_INTID135", "enable_targets_spi_INTID136", "enable_targets_spi_INTID137", "enable_targets_spi_INTID138", "enable_targets_spi_INTID139", "enable_targets_spi_INTID14", "enable_targets_spi_INTID140", "enable_targets_spi_INTID141", "enable_targets_spi_INTID142", "enable_targets_spi_INTID143", "enable_targets_spi_INTID144", "enable_targets_spi_INTID145", "enable_targets_spi_INTID146", "enable_targets_spi_INTID147", "enable_targets_spi_INTID148", "enable_targets_spi_INTID149", "enable_targets_spi_INTID15", "enable_targets_spi_INTID150", "enable_targets_spi_INTID151", "enable_targets_spi_INTID152", "enable_targets_spi_INTID153", "enable_targets_spi_INTID154", "enable_targets_spi_INTID155", "enable_targets_spi_INTID156", "enable_targets_spi_INTID157", "enable_targets_spi_INTID158", "enable_targets_spi_INTID159", "enable_targets_spi_INTID16", "enable_targets_spi_INTID17", "enable_targets_spi_INTID18", "enable_targets_spi_INTID19", "enable_targets_spi_INTID2", "enable_targets_spi_INTID20", "enable_targets_spi_INTID21", "enable_targets_spi_INTID22", "enable_targets_spi_INTID23", "enable_targets_spi_INTID24", "enable_targets_spi_INTID25", "enable_targets_spi_INTID26", "enable_targets_spi_INTID27", "enable_targets_spi_INTID28", "enable_targets_spi_INTID29", "enable_targets_spi_INTID3", "enable_targets_spi_INTID30", "enable_targets_spi_INTID31", "enable_targets_spi_INTID32", "enable_targets_spi_INTID33", "enable_targets_spi_INTID34", "enable_targets_spi_INTID35", "enable_targets_spi_INTID36", "enable_targets_spi_INTID37", "enable_targets_spi_INTID38", "enable_targets_spi_INTID39", "enable_targets_spi_INTID4", "enable_targets_spi_INTID40", "enable_targets_spi_INTID41", "enable_targets_spi_INTID42", "enable_targets_spi_INTID43", "enable_targets_spi_INTID44", "enable_targets_spi_INTID45", "enable_targets_spi_INTID46", "enable_targets_spi_INTID47", "enable_targets_spi_INTID48", "enable_targets_spi_INTID49", "enable_targets_spi_INTID5", "enable_targets_spi_INTID50", "enable_targets_spi_INTID51", "enable_targets_spi_INTID52", "enable_targets_spi_INTID53", "enable_targets_spi_INTID54", "enable_targets_spi_INTID55", "enable_targets_spi_INTID56", "enable_targets_spi_INTID57", "enable_targets_spi_INTID58", "enable_targets_spi_INTID59", "enable_targets_spi_INTID6", "enable_targets_spi_INTID60", "enable_targets_spi_INTID61", "enable_targets_spi_INTID62", "enable_targets_spi_INTID63", "enable_targets_spi_INTID64", "enable_targets_spi_INTID65", "enable_targets_spi_INTID66", "enable_targets_spi_INTID67", "enable_targets_spi_INTID68", "enable_targets_spi_INTID69", "enable_targets_spi_INTID7", "enable_targets_spi_INTID70", "enable_targets_spi_INTID71", "enable_targets_spi_INTID72", "enable_targets_spi_INTID73", "enable_targets_spi_INTID74", "enable_targets_spi_INTID75", "enable_targets_spi_INTID76", "enable_targets_spi_INTID77", "enable_targets_spi_INTID78", "enable_targets_spi_INTID79", "enable_targets_spi_INTID8", "enable_targets_spi_INTID80", "enable_targets_spi_INTID81", "enable_targets_spi_INTID82", "enable_targets_spi_INTID83", "enable_targets_spi_INTID84", "enable_targets_spi_INTID85", "enable_targets_spi_INTID86", "enable_targets_spi_INTID87", "enable_targets_spi_INTID88", "enable_targets_spi_INTID89", "enable_targets_spi_INTID9", "enable_targets_spi_INTID90", "enable_targets_spi_INTID91", "enable_targets_spi_INTID92", "enable_targets_spi_INTID93", "enable_targets_spi_INTID94", "enable_targets_spi_INTID95", "enable_targets_spi_INTID96", "enable_targets_spi_INTID97", "enable_targets_spi_INTID98", "enable_targets_spi_INTID99", "RPU_0_AXI_OVER", "AWCACHE_EN", "ARCACHE_EN", "RPU_0_CFG", "CFGNMFI0", "nCPUHALT", "RPU_0_IDS", "FPUFC", "FPOFC", "FPIXC", "FPIOC", "FPIDC", "FPDZC", "TCM_ASLV_CE", "TCM_ASLV_FAT", "TCM_LST_CE", "TCM_PREFETCH_CE", "B1TCM_CE", "B0TCM_CE", "ATCM_CE", "B1TCM_UE", "B0TCM_UE", "ATCM_UE", "DTAG_DIRTY_FAT", "DDATA_FAT", "TCM_LST_FAT", "TCM_PREFETCH_FAT", "DDATA_CE", "DTAG_DIRTY_CE", "IDATA_CE", "ITAG_CE", "APB_ERR", "RPU_0_IEN", "RPU_0_PWRDWN", "RPU_0_SLV_BASE", "RPU_0_STATUS", "nVALRESET", "nVALIRQ", "nVALFIQ", "nWFIPIPESTOPPED", "nWFEPIPESTOPPED", "nCLKSTOPPED", "RPU_1_AXI_OVER", "RPU_1_CFG", "CFGNMFI1", "RPU_1_IDS", "RPU_1_IEN", "RPU_1_PWRDWN", "RPU_1_SLV_BASE", "RPU_1_STATUS", "RPU_CACHE_DATA", "DDIRTY_EMAS", "DDIRTY_EMAW", "DDIRTY_EMA", "DTAG_EMAS", "DTAG_EMAW", "DTAG_EMA", "DDATA_EMAS", "DDATA_EMAW", "DDATA_EMA", "ITAG_EMAS", "ITAG_EMAW", "ITAG_EMA", "IDATA_EMAS", "IDATA_EMAW", "IDATA_EMA", "RPU_CACHE_SYN", "RPU_CCF_MASK", "test_mbist_mode", "test_scan_mode_lp", "test_scan_mode", "iso", "pge", "r50_dbg_rst", "r50_rst", "pge_rst", "RPU_CCF_VAL", "RPU_ERR_CNTL", "RPU_ERR_INJ", "DCCMINP2", "DCCMINP", "RPU_GLBL_CNTL", "GIC_AXPROT", "TCM_CLK_CNTL", "TCM_WAIT", "TCM_COMB", "TEINIT", "SLCLAMP", "SLSPLIT", "DBGNOCLKSTOP", "CFGIE", "CFGEE", "RPU_GLBL_STATUS", "RPU_INTR_0", "SPI", "RPU_INTR_1", "RPU_INTR_2", "RPU_INTR_3", "RPU_INTR_4", "RPU_INTR_MASK_0", "RPU_INTR_MASK_1", "RPU_INTR_MASK_2", "RPU_INTR_MASK_3", "RPU_INTR_MASK_4", "RPU_RAM", "RAMCONTROL1", "RAMCONTROL0", "RPU_SAFETY_CHK", "RPU_TCM_DATA", "B_EMAS", "B_EMAW", "B_EMA", "A_EMAS", "A_EMAW", "A_EMA", "RPU_TCM_SYN", "RSA", "rd_addr", "rd_data_0", "rd_data", "rd_data_1", "rd_data_2", "rd_data_3", "rd_data_4", "rd_data_5", "rsa_cfg", "rd_endianness", "wr_endianness", "slverr_en", "rsa_idr", "rsa_ier", "rsa_imr", "rsa_isr", "wr_addr", "wr_data_0", "wr_data", "wr_data_1", "wr_data_2", "wr_data_3", "wr_data_4", "wr_data_5", "RSA_CORE", "len_code", "done_clr_abort", "opcode", "minv0", "minv1", "minv2", "minv3", "rsa_rd_addr", "rsa_rd_data", "rsa_wr_addr", "rsa_wr_data", "prog_cnt", "zero", "RTC", "ADDR_ERROR", "ALARM", "CALIB_READ", "Fraction_En", "Fraction_Data", "Max_Tick", "CALIB_WRITE", "Battery_Disable", "Osc_Cntrl", "CURRENT_TICK", "CURRENT_TIME", "RTC_INT_DIS", "Alarm", "Seconds", "RTC_INT_EN", "RTC_INT_MASK", "RTC_INT_STATUS", "SET_TIME_READ", "SET_TIME_WRITE", "SATA_AHCI_HBA", "BOHC", "OOC", "SOOE", "OOS", "BOS", "CAP", "S64A", "SNCQ", "SSNTF", "SMPS", "SSS", "SALP", "SAL", "SCLO", "ISS", "SAM", "SPM", "FBSS", "PMD", "PSC", "NCS", "CCCS", "EMS", "SXS", "NP", "CAP2", "DESO", "SADM", "SDS", "APST", "NVMP", "BOH", "CCC_CTL", "TV", "INT", "CCC_PORTS", "PRT", "EM_CTL", "Reserved3", "ATTR_PM", "ATTR_ALHD", "ATTR_XMT", "ATTR_SMB", "Reserved2", "SUPP_SGPIO", "SUPP_SES2", "SUPP_SAFTE", "SUPP_LED", "Reserved1", "CTL_RST", "CTL_TM", "STS_MR", "EM_LOC", "OFST", "SZ", "GHC", "AE", "MRSM", "IE", "HR", "IS", "IPS", "PI", "VS", "MJR", "MNR", "SATA_AHCI_PORT0_CNTRL", "CMDS", "CQMS", "CS", "PBERR", "BEOS", "PxCI", "CI", "PxCLB", "CLB", "PxCLBU", "CLBU", "PxCMD", "ICC", "ASP", "ALPE", "DLAE", "ATAPI", "APSTE", "FBSCP", "ESP", "CPD", "MPSP", "HPCP", "PMA", "CPS", "FR", "MPSS", "CCS", "FRE", "CLO", "POD", "SUD", "ST", "PxDEVSLP", "DM", "DITO", "MDAT", "DETO", "DSP", "ADSE", "PxFB", "FB", "PxFBS", "DWE", "ADO", "DEV", "SDE", "DEC", "PxFBU", "FBU", "PxIE", "CPDE", "TFEE", "HBFE", "HBDE", "IFE", "INFE", "OFE", "IPME", "PRCE", "DMPE", "PCE", "DPE", "UFE", "SDBE", "DSE", "PSE", "DHRE", "PxIS", "CPDS", "TFES", "HBFS", "HBDS", "IFS", "INFS", "OFS", "IPMS", "PRCS", "DMPS", "DPS", "UFS", "SDBS", "DSS", "PSS", "DHRS", "PxSACT", "DS", "PxSCTL", "PMP", "IPM", "DET", "PxSERR", "DIAG_X", "DIAG_F", "DIAG_T", "DIAG_S", "DIAG_H", "DIAG_C", "DIAG_D", "DIAG_B", "DIAG_W", "DIAG_I", "DIAG_N", "ERR_E", "ERR_P", "ERR_C", "ERR_T", "ERR_M", "ERR_I", "PxSIG", "SIG", "PxSNTF", "PMN", "PxSSTS", "PxTFD", "STS_BSY", "STS_CS1", "STS_DRQ", "STS_CS", "STS_ERR", "SATA_AHCI_PORT1_CNTRL", "SATA_AHCI_VENDOR", "AMS", "AMS1", "AMS0", "WAS", "RAS", "AXICC", "EARC", "AWCF", "AWCD", "AWCFD", "ARCP", "ARCH", "ARCF", "ARCA", "AXIPC", "EARP", "EAWP", "AWPF", "AWPD", "AWPFD", "Reserved4", "ARPP", "Reserved5", "ARPH", "Reserved6", "ARPF", "Reserved7", "ARPD", "PAXIC", "ENZP", "AXIPT", "AXIPE", "AAO", "ECM", "OTL", "MARIDD", "MARID", "MAWIDD", "MAWID", "ADBW", "PCFG", "TPSS", "TPRS", "CISE", "PAD", "PCMDC", "TSVIE", "TSVI", "TSVT", "ETLL", "ETLLB", "PCTRL", "BSY", "SRI", "SRWD", "SAV", "PLC", "PMPRA", "POE", "AIR", "EPNRT", "S4A", "RXSE", "TXSE", "TXPJ", "TXC", "RXBC", "TXBC", "PLC1", "CD", "POS", "PLC2", "OP", "PLS", "SVN", "DMB", "DMBW", "SRRN", "LLS", "PLS1", "KCEC", "PIEC", "CEC", "PP2C", "CINMP", "CIBGN", "CIBGMX", "CIBGMN", "PP3C", "CWNMP", "CWBGN", "CWBGMX", "CWBGMN", "PP4C", "PTST", "SFD", "BNM", "BMX", "PP5C", "RCT", "RIT", "PPCFG", "ESDF", "ERSN", "PSSO", "STB", "PBPNA", "PBCE", "PBPE", "PBPS", "FPR", "SNR", "SNM", "TTA", "PPCS", "PHYCE", "PHYDE", "PHYKC", "PHYD", "CCAC", "CCA", "PCTRLS", "PTC", "ITM", "ENBD", "RXWM", "PTS", "TXSM", "RXSM", "TPS", "reg_ForceEventforAUTOCMDErrorStatus", "forcecmdnotissuedbyautocmd12err", "forceautocmdindexerr", "forceautocmdendbiterr", "forceautocmdcrcerr", "forceautocmdtimeouterr", "forceautocmdnotexec", "reg_admaerrsts", "admaerrsts_admalenmismatcherr", "admaerrsts_admaerrorstate", "reg_admasysaddr0", "adma_sysaddress0", "reg_admasysaddr1", "adma_sysaddress1", "reg_admasysaddr2", "adma_sysaddress2", "reg_admasysaddr3", "adma_sysaddress3", "reg_argument1hi", "command_argument1", "reg_argument1lo", "reg_autocmderrsts", "autocmderrsts_nexterror", "autocmderrsts_indexerror", "autocmderrsts_endbiterror", "autocmderrsts_crcerror", "autocmderrsts_timeouterror", "autocmderrsts_notexecerror", "reg_blockcount", "xfer_blockcount", "reg_blockgapcontrol", "blkgapctrl_bootackena", "blkgapctrl_altbootmode", "blkgapctrl_bootenable", "blkgapctrl_spimode", "blkgapctrl_interrupt", "blkgapctrl_rdwaitctrl", "blkgapctrl_continue", "blkgapctrl_stopatblkgap", "reg_blocksize", "sdma_bufboundary", "xfer_blocksize", "reg_boottimeoutcnt", "boot_timeoutcnt", "reg_capabilities", "corecfg_spiblkmode", "corecfg_spisupport", "corecfg_clockmultiplier", "corecfg_retuningmodes", "corecfg_tuningforsdr50", "corecfg_retuningtimercnt", "corecfg_ddriversupport", "corecfg_cdriversupport", "corecfg_adriversupport", "corecfg_ddr50support", "corecfg_sdr104support", "corecfg_sdr50support", "corecfg_slottype", "corecfg_asynchintrsupport", "corecfg_64bitsupport", "corecfg_1p8voltsupport", "corecfg_3p0voltsupport", "corecfg_3p3voltsupport", "corecfg_suspressupport", "corecfg_sdmasupport", "corecfg_highspeedsupport", "corecfg_adma2support", "corecfg_8bitsupport", "corecfg_maxblklength", "corecfg_baseclkfreq", "corecfg_timeoutclkunit", "corecfg_timeoutclkfreq", "reg_clockcontrol", "clkctrl_sdclkfreqsel", "clkctrl_sdclkfreqsel_upperbits", "clkctrl_clkgensel", "clkctrl_sdclkena", "sdhcclkgen_intclkstable_dsync", "clkctrl_intclkena", "reg_command", "command_cmdindex", "command_cmdtype", "command_datapresent", "command_indexchkena", "command_crcchkena", "command_responsetype", "reg_dataport", "sdhcdmactrl_piobufrddata", "reg_errorintrsigena", "errorintrsig_enableregbit12", "errorintrsig_enableregbit10", "errorintrsig_enableregbit9", "errorintrsig_enableregbit8", "errorintrsig_enableregbit7", "errorintrsig_enableregbit6", "errorintrsig_enableregbit5", "errorintrsig_enableregbit4", "errorintrsig_enableregbit3", "errorintrsig_enableregbit2", "errorintrsig_enableregbit1", "errorintrsig_enableregbit0", "reg_errorintrsts", "errorintrsts_hosterror", "errorintrsts_admaerror", "errorintrsts_autocmderror", "errorintrsts_currlimiterror", "errorintrsts_dataendbiterror", "errorintrsts_datacrcerror", "errorintrsts_datatimeouterror", "errorintrsts_cmdindexerror", "errorintrsts_cmdendbiterror", "errorintrsts_cmdcrcerror", "errorintrsts_cmdtimeouterror", "reg_errorintrstsena", "errorintrsts_enableregbit12", "errorintrsts_enableregbit10", "errorintrsts_enableregbit9", "errorintrsts_enableregbit8", "errorintrsts_enableregbit7", "errorintrsts_enableregbit6", "errorintrsts_enableregbit5", "errorintrsts_enableregbit4", "errorintrsts_enableregbit3", "errorintrsts_enableregbit2", "errorintrsts_enableregbit1", "errorintrsts_enableregbit0", "reg_forceeventforerrintsts", "forcetuningerr", "forceadmaerr", "forceautocmderr", "forcecurrlimerr", "forcedatendbiterr", "forcedatcrcerr", "forcedattimeouterr", "forcecmdindexerr", "forcecmdendbiterr", "forcecmdcrcerr", "forcecmdtimeouterr", "reg_hostcontrol1", "hostctrl1_cdsigselect", "hostctrl1_cdtestlevel", "hostctrl1_extdatawidth", "hostctrl1_dmaselect", "hostctrl1_highspeedena", "hostctrl1_datawidth", "hostctrl1_ledcontrol", "reg_hostcontrol2", "hostctrl2_presetvalueenable", "hostctrl2_asynchintrenable", "hostctrl2_samplingclkselect", "hostctrl2_executetuning", "hostctrl2_driverstrength", "hostctrl2_1p8vsignallingena", "hostctrl2_uhsmodeselect", "reg_hostcontrollerver", "SDHC_VENVERNUM", "SpecificationVersionNumber", "reg_maxcurrentcap", "corecfg_maxcurrent1p8v", "corecfg_maxcurrent3p0v", "corecfg_maxcurrent3p3v", "reg_normalintrsigena", "normalintrsig_enableregbit15", "normalintrsig_enableregbit14", "normalintrsig_enableregbit13", "normalintrsig_enableregbit12", "normalintrsig_enableregbit11", "normalintrsig_enableregbit10", "normalintrsig_enableregbit9", "normalintrsig_enableregbit8", "normalintrsig_enableregbit7", "normalintrsig_enableregbit6", "normalintrsig_enableregbit5", "normalintrsig_enableregbit4", "normalintrsig_enableregbit3", "normalintrsig_enableregbit2", "normalintrsig_enableregbit1", "normalintrsig_enableregbit0", "reg_normalintrsts", "normalintrsts_bootcomplete", "normalintrsts_rcvbootack", "normalintrsts_retuningevent", "normalintrsts_intc", "normalintrsts_intb", "normalintrsts_inta", "normalintrsts_cardintsts", "normalintrsts_cardremsts", "normalintrsts_cardinssts", "normalintrsts_bufrdready", "normalintrsts_bufwrready", "normalintrsts_dmainterrupt", "normalintrsts_blkgapevent", "normalintrsts_xfercomplete", "normalintrsts_cmdcomplete", "reg_normalintrstsena", "normalintrsts_enableregbit15", "normalintrsts_enableregbit14", "normalintrsts_enableregbit13", "normalintrsts_enableregbit12", "normalintrsts_enableregbit11", "normalintrsts_enableregbit10", "normalintrsts_enableregbit9", "sdhcregset_cardintstsena", "sdhcregset_cardremstsena", "sdhcregset_cardinsstsena", "normalintrsts_enableregbit5", "normalintrsts_enableregbit4", "normalintrsts_enableregbit3", "normalintrsts_enableregbit2", "normalintrsts_enableregbit1", "normalintrsts_enableregbit0", "reg_powercontrol", "emmc_hwreset", "pwrctrl_sdbusvoltage", "pwrctrl_sdbuspower", "reg_presentstate", "sdif_dat7in_dsync", "sdif_dat6in_dsync", "sdif_dat5in_dsync", "sdif_dat4in_dsync", "sdif_cmdin_dsync", "sdif_dat3in_dsync", "sdif_dat2in_dsync", "sdif_dat1in_dsync", "sdif_dat0in_dsync", "sdif_wp_dsync", "sdif_cd_n_dsync", "sdhccarddet_statestable_dsync", "sdhccarddet_inserted_dsync", "sdhcdmactrl_piobufrdena", "sdhcdmactrl_piobufwrena", "sdhcdmactrl_rdxferactive", "sdhcdmactrl_wrxferactive", "sdhcsdctrl_retuningreq_dsync", "sdhcdmactrl_datalineactive", "presentstate_inhibitdat", "presentstate_inhibitcmd", "reg_presetvalue0", "DriverStrengthSelectValue", "ClockGeneratorSelectValue", "SDCLKFrequencySelectValue", "reg_presetvalue1", "reg_presetvalue2", "reg_presetvalue3", "reg_presetvalue4", "reg_presetvalue5", "reg_presetvalue6", "reg_presetvalue7", "reg_response0", "command_response", "reg_response1", "reg_response2", "reg_response3", "reg_response4", "reg_response5", "reg_response6", "reg_response7", "reg_sdmasysaddrhi", "sdma_sysaddress", "reg_sdmasysaddrlo", "reg_slotintrsts", "sdhchostif_slotintrsts", "reg_softwarereset", "swreset_for_dat", "swreset_for_cmd", "swreset_for_all", "reg_timeoutcontrol", "timeout_ctrvalue", "reg_transfermode", "xfermode_multiblksel", "xfermode_dataxferdir", "xfermode_autocmdena", "xfermode_blkcntena", "xfermode_dmaenable", "reg_wakeupcontrol", "wkupctrl_cardremoval", "wkupctrl_cardinsertion", "wkupctrl_cardinterrupt", "SERDES", "AFE_EQ_PSO_DELAY", "AFE_EQ_PSO_DELAY_31_8_rsvd", "rsvd_7", "deassert_delay", "rsvd_3", "assert_delay", "AFE_RX0_CTRL", "AFE_RX0_CTRL_31_8_rsvd", "AFE_RX0_CTRL_7_5_rsvd", "pso_io_eq", "pso_core_eq", "pso_eq_TM", "AFE_RX0_mphy_PWM_SYS_REFCLK", "AFE_RX0_mphy_MASK_BURST_START", "AFE_RX1_CTRL", "AFE_RX1_CTRL_31_8_rsvd", "AFE_RX1_CTRL_7_5_rsvd", "AFE_RX1_mphy_PWM_SYS_REFCLK", "AFE_RX1_mphy_MASK_BURST_START", "AFE_RX2_CTRL", "AFE_RX2_CTRL_31_8_rsvd", "AFE_RX2_CTRL_7_5_rsvd", "AFE_RX2_mphy_PWM_SYS_REFCLK", "AFE_RX2_mphy_MASK_BURST_START", "AFE_RX3_CTRL", "AFE_RX3_CTRL_31_8_rsvd", "AFE_RX3_CTRL_7_5_rsvd", "AFE_RX3_mphy_PWM_SYS_REFCLK", "AFE_RX3_mphy_MASK_BURST_START", "BGCAL_REF_SEL", "BGCAL_REF_SEL_31_8_rsvd", "BGCAL_REF_SEL_7_rsvd", "BGCAL_REF_SEL_6_rsvd", "BGCAL_REF_SEL_5_rsvd", "bgcal_refsel", "CIRRUS_SPARE_IN0", "CIRRUS_SPARE_IN0_31_8_rsvd", "CIRRUS_SPARE_IN1", "CIRRUS_SPARE_IN1_31_8_rsvd", "CIRRUS_SPARE_IN2", "CIRRUS_SPARE_IN2_31_8_rsvd", "CIRRUS_SPARE_IN3", "CIRRUS_SPARE_IN3_31_8_rsvd", "CIRRUS_SPARE_OUT0", "CIRRUS_SPARE_OUT0_31_8_rsvd", "CIRRUS_SPARE_OUT1", "CIRRUS_SPARE_OUT1_31_8_rsvd", "CIRRUS_SPARE_OUT2", "CIRRUS_SPARE_OUT2_31_8_rsvd", "CIRRUS_SPARE_OUT3", "CIRRUS_SPARE_OUT3_31_8_rsvd", "DESKEW_ST0", "DESKEW_ST0_31_8_rsvd", "idle_seq_detd", "idle_seq_4_detd", "DESKEW_ST1", "DESKEW_ST1_31_8_rsvd", "DESKEW_ST1_7_6_rsvd", "deskew_done", "deskew_in_progress", "pcie_lane_map", "DP_TXFIFO0_CTRL", "DP_TXFIFO0_CTRL_31_8_rsvd", "dp0_txfifo_byp", "DP_TXFIFO0_CTRL_6_rsvd", "dp0_txfifo_almost_empty_val", "DP_TXFIFO1_CTRL", "DP_TXFIFO1_CTRL_31_8_rsvd", "dp1_txfifo_byp", "DP_TXFIFO1_CTRL_6_rsvd", "dp1_txfifo_almost_empty_val", "ICM_CFG0", "ICM_CFG0_31_8_rsvd", "ICM_CFG0_7_rsvd", "L1_icm_cfg", "ICM_CFG0_3_rsvd", "L0_icm_cfg", "ICM_CFG1", "ICM_CFG1_31_8_rsvd", "ICM_CFG1_7_rsvd", "L3_icm_cfg", "ICM_CFG1_3_rsvd", "L2_icm_cfg", "L0_ANADIG_BYPASS", "ANADIG_BYPASS_31_8_rsvd", "ana_dig_counter_select", "anadig_count", "L0_BG_ISO_CTRL", "BG_ISO_CTRL_31_8_rsvd", "BG_SIO_control_rsvd", "BG_ISO_CTRL_BAR", "FORCE_BG_ISO_CTRL_BAR", "L0_BG_POWER_GOOD_STATUS", "BG_POWER_GOOD_STATUS_31_8_rsvd", "BG_POWER_GOOD_STATUS_2_7_rsvd", "BG_UP", "BG_POWER_GOOD", "L0_BG_SLICER_SPARE", "BG_SLICER_SPARE_31_8_rsvd", "BG_SLICER_SPARE_reserved", "SLICER1_DA_SPARE", "SLICER0_DA_SPARE", "BG_DA_SPARE", "L0_BIST_CTRL_1", "BIST_CTRL_1_31_8_rsvd", "repetitive_pattern_enable", "prbs_patterns", "bist_pattern_select", "bist_infinite_mode_enable", "bist_enable", "L0_BIST_CTRL_2", "BIST_CTRL_2_31_8_rsvd", "BIST_CTRL_2_7_3_rsvd", "bist_trainig_sequence_select", "Bist_error_injection_enable", "L0_BIST_ERR_CTR_H", "BIST_ERR_CTR_H_31_8_rsvd", "BIST_ERR_CTR_H", "L0_BIST_ERR_CTR_L", "BIST_ERR_CTR_L_31_8_rsvd", "BIST_ERR_CTR_L", "L0_BIST_ERR_INJ_POINT_L", "BIST_ERR_INJ_POINT_L_31_8_rsvd", "bist_error_inj_point_l", "L0_BIST_FILLER_OUT", "BIST_FILLER_OUT_31_8_rsvd", "BIST_FILLER_OUT_reserved", "BIST_filler_out_enable", "BIST_tx_rx_loopback_enable", "L0_BIST_FORCE_MK_RST", "BIST_FORCE_MK_RST_31_8_rsvd", "BIST_FORCE_RESET", "BIST_enable_MK_from_REG", "L0_BIST_FRM_IDLE_TIME", "BIST_FRM_IDLE_TIME_31_8_rsvd", "BIST_FRM_IDLE_TIME", "L0_BIST_IDLE_CHAR_L", "BIST_IDLE_CHAR_L_31_8_rsvd", "bist_idle_char_l", "L0_BIST_IDLE_TIME", "BIST_IDLE_TIME_31_8_rsvd", "bist_idle_time", "L0_BIST_LOW_PULSE_TIME", "BIST_LOW_PULSE_TIME_31_8_rsvd", "BIST_LOW_PULSE_TIME", "L0_BIST_MARKER_IDLE_H", "BIST_MARKER_IDLE_H_31_8_rsvd", "bist_marker_idle_reserved_7", "bist_marker_h", "bist_marker_idle_reserved_3", "bist_idle_char_h", "L0_BIST_MARKER_L", "BIST_MARKER_L_31_8_rsvd", "bist_marker_l", "L0_BIST_PKT_CTR_H", "BIST_PKT_CTR_H_31_8_rsvd", "BIST_PKT_CTR_H", "L0_BIST_PKT_CTR_L", "BIST_PKT_CTR_L_31_8_rsvd", "BIST_PKT_CTR_L", "L0_BIST_PKT_NUM", "BIST_PKT_NUM_31_8_rsvd", "BIST_PKT_NUM", "L0_BIST_RUNLEN_ERR_INJ_H", "BIST_RUNLEN_ERR_INJ_H_31_8_rsvd", "bist_run_len_h", "bist_error_inj_point_h", "L0_BIST_RUN_LEN_L", "BIST_RUN_LEN_L_31_8_rsvd", "bist_run_len_l", "L0_BIST_TEST_PAT_1", "BIST_TEST_PAT_1_31_8_rsvd", "BIST_TEST_PAT_1_L", "L0_BIST_TEST_PAT_2", "BIST_TEST_PAT_2_31_8_rsvd", "BIST_TEST_PAT_2_L", "L0_BIST_TEST_PAT_3", "BIST_TEST_PAT_3_31_8_rsvd", "BIST_TEST_PAT_3_L", "L0_BIST_TEST_PAT_4", "BIST_TEST_PAT_4_31_8_rsvd", "BIST_TEST_PAT_4_L", "L0_BIST_TEST_PAT_MSBS", "BIST_TEST_PAT_MSBS_31_8_rsvd", "BIST_TEST_PAT_4_H", "BIST_TEST_PAT_3_H", "BIST_TEST_PAT_2_H", "BIST_TEST_PAT_1_H", "L0_BIST_TOTAL_PULSE_TIME", "BIST_TOTAL_PULSE_TIME_31_8_rsvd", "BIST_TOTAL_PULSE_TIME", "L0_CLK_DIV_CNT", "CLK_DIV_CNT_31_8_rsvd", "Ref_clk_bypass_gt_50mhz", "slow_cnt_reg", "L0_DATA_BUS_WID", "DATA_BUS_WID_31_8_rsvd", "rate_change_bypass", "pclk_ratio_by_4", "pclk_ratio_by_2", "rate_change_delay_sel", "rate_change_delay_count", "L0_L0_REF_CLK_PULLDN", "L0_REF_CLK_PULLDN_31_8_rsvd", "L0_REF_CLK_PULLDN_7_4_rsvd", "L0_ref_clk_TM_pulldn2", "L0_ref_clk_TM_EN_pulldn2", "L0_ref_clk_TM_pulldn1", "L0_ref_clk_TM_EN_pulldn1", "L0_L0_REF_CLK_SEL", "L0_REF_CLK_SEL_31_8_rsvd", "L0_ref_clk_lcl_sel", "L0_REFCLK_SEL_6_rsvd", "L0_REFCLK_SEL_5_rsvd", "L0_ref_clk_sel_4", "L0_ref_clk_sel_3", "L0_ref_clk_sel_2", "L0_ref_clk_sel_1", "L0_ref_clk_sel_0", "L0_L1_REF_CLK_PULLDN", "L1_REF_CLK_PULLDN_31_8_rsvd", "L1_REF_CLK_PULLDN_7_4_rsvd", "L1_ref_clk_TM_pulldn2", "L1_ref_clk_TM_EN_pulldn2", "L1_ref_clk_TM_pulldn1", "L1_ref_clk_TM_EN_pulldn1", "L0_L1_REF_CLK_SEL", "L1_REF_CLK_SEL_31_8_rsvd", "L1_ref_clk_lcl_sel", "L1_REFCLK_SEL_6_rsvd", "L1_REFCLK_SEL_5_rsvd", "L1_ref_clk_sel_4", "L1_ref_clk_sel_3", "L1_ref_clk_sel_2", "L1_ref_clk_sel_1", "L1_ref_clk_sel_0", "L0_L2_REF_CLK_PULLDN", "L2_REF_CLK_PULLDN_31_8_rsvd", "L2_REF_CLK_PULLDN_7_4_rsvd", "L2_ref_clk_TM_pulldn2", "L2_ref_clk_TM_EN_pulldn2", "L2_ref_clk_TM_pulldn1", "L2_ref_clk_TM_EN_pulldn1", "L0_L2_REF_CLK_SEL", "L2_REF_CLK_SEL_31_8_rsvd", "L2_ref_clk_lcl_sel", "L2_REFCLK_SEL_6_rsvd", "L2_REFCLK_SEL_5_rsvd", "L2_ref_clk_sel_4", "L2_ref_clk_sel_3", "L2_ref_clk_sel_2", "L2_ref_clk_sel_1", "L2_ref_clk_sel_0", "L0_L3_REF_CLK_PULLDN", "L3_REF_CLK_PULLDN_31_8_rsvd", "L3_REF_CLK_PULLDN_7_4_rsvd", "L3_ref_clk_TM_pulldn2", "L3_ref_clk_TM_EN_pulldn2", "L3_ref_clk_TM_pulldn1", "L3_ref_clk_TM_EN_pulldn1", "L0_L3_REF_CLK_SEL", "L3_REF_CLK_SEL_31_8_rsvd", "L3_ref_clk_lcl_sel", "L3_REFCLK_SEL_6_rsvd", "L3_REFCLK_SEL_5_rsvd", "L3_ref_clk_sel_4", "L3_ref_clk_sel_3", "L3_ref_clk_sel_2", "L3_ref_clk_sel_1", "L3_ref_clk_sel_0", "L0_MPHY_CFG_HIB8", "MPHY_CFG_HIB8_31_8_rsvd", "mphy_hibern8_rsvd", "mphy_hibern8", "L0_MPHY_CFG_HS_GEAR", "MPHY_CFG_HS_GEAR_31_8_rsvd", "mphy_hs_gear_rsvd", "mphy_hs_gear", "L0_MPHY_CFG_HS_RATE", "MPHY_CFG_HS_RATE_31_8_rsvd", "mphy_rate_rsvd", "mphy_rate", "L0_MPHY_CFG_MODE", "MPHY_CFG_MODE_31_8_rsvd", "mphy_hs_ls_mode_rsvd", "mphy_hs_ls_mode", "L0_MPHY_CFG_PWM", "MPHY_CFG_PWM_31_8_rsvd", "mphy_pwm_gear_rsvd", "mphy_pwm_gear", "L0_MPHY_CFG_UPDT", "MPHY_CFG_UPDT_31_8_rsvd", "mphy_cfgupdt_rsvd", "mphy_cfgupdt", "L0_PLL_FBDIV_FRAC_0_LSB", "PLL_FBDIV_FRAC_0_LSB_31_8_rsvd", "fbdiv_frac_0_lsb", "L0_PLL_FBDIV_FRAC_1", "PLL_FBDIV_FRAC_1_31_8_rsvd", "fbdiv_frac_1", "L0_PLL_FBDIV_FRAC_2", "PLL_FBDIV_FRAC_2_31_8_rsvd", "fbdiv_frac_2", "L0_PLL_FBDIV_FRAC_3_MSB", "PLL_FBDIV_FRAC_3_MSB_31_8_rsvd", "pll_fbdiv_frac_3_msv_rsvd", "tm_force_en_frac", "tm_en_frac", "fbdiv_frac_3_msb_rsvd", "fbdiv_frac_3_msb", "L0_PLL_FBDIV_G1A_LSB", "PLL_FBDIV_G1A_LSB_31_8_rsvd", "fbdiv_g1a_lsb", "L0_PLL_FBDIV_G1A_MSB", "PLL_FBDIV_G1A_MSB_31_8_rsvd", "fbdiv_g1a_msb", "L0_PLL_FBDIV_G1B_LSB", "PLL_FBDIV_G1B_LSB_31_8_rsvd", "fbdiv_g1b_lsb", "L0_PLL_FBDIV_G1B_MSB", "PLL_FBDIV_G1B_MSB_31_8_rsvd", "fbdiv_g1b_msb", "L0_PLL_FBDIV_G2A_LSB", "PLL_FBDIV_G2A_LSB_31_8_rsvd", "fbdiv_g2a_lsb", "L0_PLL_FBDIV_G2A_MSB", "PLL_FBDIV_G2A_MSB_31_8_rsvd", "fbdiv_g2a_msb", "L0_PLL_FBDIV_G2B_LSB", "PLL_FBDIV_G2B_LSB_31_8_rsvd", "fbdiv_g2b_lsb", "L0_PLL_FBDIV_G2B_MSB", "PLL_FBDIV_G2B_MSB_31_8_rsvd", "fbdiv_g2b_msb", "L0_PLL_FBDIV_G3A_LSB", "PLL_FBDIV_G3A_LSB_31_8_rsvd", "fbdiv_g3a_lsb", "L0_PLL_FBDIV_G3A_MSB", "PLL_FBDIV_G3A_MSB_31_8_rsvd", "fbdiv_g3a_msb", "L0_PLL_FBDIV_G3B_LSB", "PLL_FBDIV_G3B_LSB_31_8_rsvd", "fbdiv_g3b_lsb", "L0_PLL_FBDIV_G3B_MSB", "PLL_FBDIV_G3B_MSB_31_8_rsvd", "fbdiv_g3b_msb", "L0_PLL_IPDIV", "PLL_IPDIV_31_8_rsvd", "pll_ipdiv", "L0_PLL_OPDIV_LS", "PLL_OPDIV_LS_31_8_rsvd", "tm_sel_opdiv_for_refclk", "ana_opdiv_ls", "L0_PLL_PWR_SEQ_WAIT_TIME", "PLL_PWR_SEQ_WAIT_TIME_31_8_rsvd", "tm_pll_settling", "tm_pll_bias_settling", "tm_ldo_settling", "tm_ldo_reliability", "L0_PLL_SS_STEPS_0_LSB", "PLL_SS_STEPS_0_LSB_31_8_rsvd", "ss_num_of_steps_0_lsb", "L0_PLL_SS_STEPS_1_MSB", "PLL_SS_STEPS_1_MSB_31_8_rsvd", "ss_num_of_steps_1_msb_rsvd", "ss_num_of_steps_1_msb", "L0_PLL_SS_STEP_SIZE_0_LSB", "PLL_SS_STEP_SIZE_0_LSB_31_8_rsvd", "ss_step_size_0_lsb", "L0_PLL_SS_STEP_SIZE_1", "PLL_SS_STEP_SIZE_1_31_8_rsvd", "ss_step_size_1", "L0_PLL_SS_STEP_SIZE_2", "PLL_SS_STEP_SIZE_2_31_8_rsvd", "ss_step_size_2", "L0_PLL_SS_STEP_SIZE_3_MSB", "PLL_SS_STEP_SIZE_3_MSB_31_8_rsvd", "tm_force_en_ss", "tm_en_ss", "force_ss_num_of_steps", "force_ss_step_size", "ss_spread_type", "ss_step_size_3_msb", "L0_PLL_STATUS_READ_0", "PLL_STATUS_READ_0_31_8_rsvd", "pll_coarse_code_lsb_status_read", "L0_PLL_STATUS_READ_1", "PLL_STATUS_READ_1_31_8_rsvd", "pll_status_read_1_rsvd", "pll_start_loop_status_read", "pll_lock_status_read", "pll_coarse_done_status_read", "pll_coarse_code_msb_status_read", "L0_PLL_TM_COARSE_CODE_1_2_MSB", "PLL_TM_COARSE_CODE_1_2_MSB_31_8_rsvd", "tm_coarse_code_g1_ab_msb_rsvd", "tm_coarse_code_2_msb", "tm_coarse_code_1_msb", "L0_PLL_TM_COARSE_CODE_1_LSB", "PLL_TM_COARSE_CODE_1_LSB_31_8_rsvd", "tm_coarse_code_1_lsb", "L0_PLL_TM_COARSE_CODE_2_LSB", "PLL_TM_COARSE_CODE_2_LSB_31_8_rsvd", "tm_coarse_code_2_lsb", "L0_PLL_TM_COARSE_CODE_3_4_MSB", "PLL_TM_COARSE_CODE_3_4_MSB_31_8_rsvd", "tm_coarse_code_G2_ab_msb_rsvd", "tm_coarse_code_4_msb", "tm_coarse_code_3_msb", "L0_PLL_TM_COARSE_CODE_3_LSB", "PLL_TM_COARSE_CODE_3_LSB_31_8_rsvd", "tm_coarse_code_3_lsb", "L0_PLL_TM_COARSE_CODE_4_LSB", "PLL_TM_COARSE_CODE_4_LSB_31_8_rsvd", "tm_coarse_code_4_lsb", "L0_PLL_TM_COARSE_CODE_5_6_MSB", "PLL_TM_COARSE_CODE_5_6_MSB_31_8_rsvd", "tm_coarse_code_G3_ab_msb_rsvd", "tm_coarse_code_6_msb", "tm_coarse_code_5_msb", "L0_PLL_TM_COARSE_CODE_5_LSB", "PLL_TM_COARSE_CODE_5_LSB_31_8_rsvd", "tm_coarse_code_5_lsb", "L0_PLL_TM_COARSE_CODE_6_LSB", "PLL_TM_COARSE_CODE_6_LSB_31_8_rsvd", "tm_coarse_code_6_lsb", "L0_PLL_TM_DIV_CNTRLS", "PLL_TM_DIV_CNTRLS_31_8_rsvd", "tm_force_pd_opdiv_ls", "tm_pd_opdiv_ls", "pll_tm_div_cntrls_rsvd", "tm_bypass_opdiv_ls_mod", "tm_force_pll_pd_hs", "tm_pll_pd_hs", "sel_ip_mux_control", "tm_swap_op_mux_control", "L0_PLL_TM_FORCE_DIV", "PLL_TM_FORCE_DIV_31_8_rsvd", "tm_force_fbdiv_frac", "tm_force_fbdiv_g3b", "tm_force_fbdiv_g3a", "tm_force_fbdiv_g2b", "tm_force_fbdiv_g2a", "tm_force_fbdiv_g1b", "tm_force_fbdiv_g1a", "tm_force_ipdiv", "L0_PLL_TM_FRAC_OFFSET_0", "PLL_TM_FRAC_OFFSET_0_31_8_rsvd", "tm_frac_offset_lsb_0", "L0_PLL_TM_FRAC_OFFSET_1", "PLL_TM_FRAC_OFFSET_1_31_8_rsvd", "tm_frac_offset_1", "L0_PLL_TM_FRAC_OFFSET_2", "PLL_TM_FRAC_OFFSET_2_31_8_rsvd", "tm_pll_rsvd", "tm_force_fbdiv_frac_offset", "tm_frac_offset_msb_2", "L0_PLL_TM_SHARED_0", "PLL_TM_SHARED_0_31_8_rsvd", "tm_force_extsignal_for_hibern8", "tm_force_regbit_for_hibern8", "tm_force_pll_standby", "tm_pll_standby", "tm_slown_fast_bring_up_always", "en_tm_for_bring_up_scheme", "select_hs_fb_divider", "tm_bypass_coarse_search", "L0_SLICER0_BYPASS", "SLICER0_BYPASS_31_8_rsvd", "SLICER0_BYPASS_7_rsvd", "slicer0_enable_term_bypass", "slicer0_enable_tc_cntrl_bypass", "SLICER0_BYPASS_4_3_rsvd", "slicer0_enable_clk_out_bypass", "slicer0_enable_bgbias_bypass", "slicer0_enable_bypass", "L0_SLICER0_ENABLE", "SLICER0_ENABLE_31_8_rsvd", "refclk01_sup_en", "slicer0_enable_term", "slicer0_enable_tc_cntrl", "slicer0_enable_divider_4test", "slicer0_enable_clk_out", "slicer0_enable_bgbias", "slicer0_enable", "L0_SLICER1_BYPASS", "SLICER1_BYPASS_31_8_rsvd", "slicer01_pd_bias_bypass", "slicer1_enable_term_bypass", "slicer1_enable_tc_cntrl_bypass", "SLICER1_BYPASS_4_3_rsvd", "slicer1_enable_clk_out_bypass", "slicer1_enable_bgbias_bypass", "slicer1_enable_bypass", "L0_SLICER1_ENABLE", "SLICER1_ENABLE_31_8_rsvd", "slicer01_pd_bias", "slicer1_enable_term", "slicer1_enable_tc_cntrl", "slicer1_enable_divider_4test", "slicer1_enable_clk_out", "slicer1_enable_bgbias", "slicer1_enable", "L0_SPARE_IN", "SPARE_IN_31_8_rsvd", "spare_in", "L0_SPARE_OUT", "SPARE_OUT_31_8_rsvd", "spare_out", "L0_SUPPLY_POWER_GOOD_STATUS", "SUPPLY_POWER_GOOD_STATUS_31_8_rsvd", "MUXED_PG_DVDDCR", "MUXED_PG_AVDDIO", "MUXED_PG_AVDDCR", "PG_STATIC_AVDDIO", "PG_STATIC_AVDDCR", "PG_DVDDCR", "PG_AVDDIO", "PG_AVDDCR", "L0_TM_1US_COUNT", "TM_1US_COUNT_31_8_rsvd", "ONE_US_COUNT", "L0_TM_ANA_BG_TESTBIT0", "TM_ANA_BG_TESTBIT0_31_8_rsvd", "BG_ANA_CTRL0", "L0_TM_ANA_BG_TESTBIT1", "TM_ANA_BG_TESTBIT1_31_8_rsvd", "BG_ANA_CTRL1", "L0_TM_ANA_BG_TESTBIT10", "TM_ANA_BG_TESTBIT10_31_8_rsvd", "BG_ANA_CTRL10", "L0_TM_ANA_BG_TESTBIT11", "TM_ANA_BG_TESTBIT11_31_8_rsvd", "BG_ANA_CTRL11", "L0_TM_ANA_BG_TESTBIT12", "TM_ANA_BG_TESTBIT12_31_8_rsvd", "BG_ANA_CTRL12", "L0_TM_ANA_BG_TESTBIT13", "TM_ANA_BG_TESTBIT13_31_8_rsvd", "BG_ANA_CTRL13", "L0_TM_ANA_BG_TESTBIT14", "TM_ANA_BG_TESTBIT14_31_8_rsvd", "BG_ANA_CTRL14", "L0_TM_ANA_BG_TESTBIT15", "TM_ANA_BG_TESTBIT15_31_8_rsvd", "BG_ANA_CTRL15", "L0_TM_ANA_BG_TESTBIT16", "TM_ANA_BG_TESTBIT16_31_8_rsvd", "BG_ANA_CTRL16", "L0_TM_ANA_BG_TESTBIT17", "TM_ANA_BG_TESTBIT17_31_8_rsvd", "BG_ANA_CTRL17", "L0_TM_ANA_BG_TESTBIT18", "TM_ANA_BG_TESTBIT18_31_8_rsvd", "BG_ANA_CTRL18", "L0_TM_ANA_BG_TESTBIT19", "TM_ANA_BG_TESTBIT19_31_8_rsvd", "BG_ANA_CTRL19", "L0_TM_ANA_BG_TESTBIT2", "TM_ANA_BG_TESTBIT2_31_8_rsvd", "BG_ANA_CTRL2", "L0_TM_ANA_BG_TESTBIT20", "TM_ANA_BG_TESTBIT20_31_8_rsvd", "BG_ANA_CTRL20_7_rsvd", "BG_ANA_CTRL20", "L0_TM_ANA_BG_TESTBIT3", "TM_ANA_BG_TESTBIT3_31_8_rsvd", "BG_ANA_CTRL3", "L0_TM_ANA_BG_TESTBIT4", "TM_ANA_BG_TESTBIT4_31_8_rsvd", "BG_ANA_CTRL4", "L0_TM_ANA_BG_TESTBIT5", "TM_ANA_BG_TESTBIT5_31_8_rsvd", "BG_ANA_CTRL5", "L0_TM_ANA_BG_TESTBIT6", "TM_ANA_BG_TESTBIT6_31_8_rsvd", "BG_ANA_CTRL6", "L0_TM_ANA_BG_TESTBIT7", "TM_ANA_BG_TESTBIT7_31_8_rsvd", "BG_ANA_CTRL7", "L0_TM_ANA_BG_TESTBIT8", "TM_ANA_BG_TESTBIT8_31_8_rsvd", "BG_ANA_CTRL8", "L0_TM_ANA_BG_TESTBIT9", "TM_ANA_BG_TESTBIT9_31_8_rsvd", "BG_ANA_CTRL9", "L0_TM_ANA_BYP_1", "TM_ANA_BYP_1_31_8_rsvd", "mphy_PWM_DES_PDZ", "force_mphy_PWM_DES_PDZ", "mphy_PWMB_SYS_ENABLE", "force_mphy_PWMB_SYS_ENABLE", "mphy_PSO_SQUELCH", "force_mphy_PSO_SQUELCH", "mphy_PSO_LSRX", "force_mphy_PSO_LSRX", "L0_TM_ANA_BYP_10", "TM_ANA_BYP_10_31_8_rsvd", "uphy_LPBK_CLK_DATA_SEL", "uphy_LPBK_CENTRE_EDGEZ_ENABLE_CORE", "uphy_HSRX_LPBK_SEL", "force_uphy_HSRX_LPBK_SEL", "L0_TM_ANA_BYP_11", "TM_ANA_BYP_11_31_8_rsvd", "uphy_PD_PI_DIV_PATH", "uphy_PSO_CLK_LANE", "force_uphy_PSO_CLK_LANE", "uphy_hsclk_division_factor", "force_uphy_hsclk_division_factor", "L0_TM_ANA_BYP_12", "TM_ANA_BYP_12_31_8_rsvd", "uphy_PSO_HSRXDIG", "force_uphy_PSO_HSRXDIG", "uphy_PDN_HS_DES", "force_uphy_PDN_HS_DES", "uphy_RST_GF_MUX", "force_uphy_RST_GF_MUX", "uphy_ENABLE_CDR", "force_uphy_ENABLE_CDR", "L0_TM_ANA_BYP_13", "TM_ANA_BYP_13_31_8_rsvd", "uphy_PSO_SAMP_FLOPS", "force_uphy_PSO_SAMP_FLOPS", "L0_TM_ANA_BYP_14", "TM_ANA_BYP_14_31_8_rsvd", "uphy_PSO_EPI", "force_uphy_PSO_EPI", "uphy_PD_SAMP_C2C_ECLK", "force_uphy_PD_SAMP_C2C_ECLK", "uphy_PSO_IQPI", "force_uphy_PSO_IQPI", "L0_TM_ANA_BYP_15", "TM_ANA_BYP_15_31_8_rsvd", "uphy_ENABLE_LOW_LEAKAGE", "force_uphy_ENABLE_LOW_LEAKAGE", "uphy_PD_SAMP_C2C", "force_uphy_PD_SAMP_C2C", "uphy_PSO_CORE_EQ", "force_uphy_PSO_CORE_EQ", "uphy_PSO_IO_EQ", "force_uphy_PSO_IO_EQ", "L0_TM_ANA_BYP_16", "TM_ANA_BYP_16_31_8_rsvd", "uphy_PSO_SIGDET", "force_uphy_PSO_SIGDET", "uphy_RX_LANE_POLARITY_SWAP", "force_uphy_RX_LANE_POLARITY_SWAP", "uphy_RUN_CALIB", "force_uphy_RUN_CALIB", "uphy_RESTORE_CALCODE", "force_uphy_RESTORE_CALCODE", "L0_TM_ANA_BYP_17", "TM_ANA_BYP_17_31_8_rsvd", "uphy_STARTLOOP_PLL", "force_uphy_STARTLOOP_PLL", "uphy_RX_RESCALIB_CODE", "force_uphy_RX_RESCALIB_CODE", "L0_TM_ANA_BYP_18", "TM_ANA_BYP_18_31_8_rsvd", "force_uphy_RESTORE_CALCODE_DATA", "force_uphy_rx_pma_opmode", "uphy_PSO_LFPSBCN", "force_uphy_PSO_LFPSBCN", "L0_TM_ANA_BYP_2", "TM_ANA_BYP_2_31_8_rsvd", "mphy_PWM_LSPREAMP_PD", "force_mphy_PWM_LSPREAMP_PD", "mphy_PWM_GEAR_SEL", "force_mphy_PWM_GEAR_SEL", "mphy_PWM_DET_PD", "force_mphy_PWM_DET_PD", "L0_TM_ANA_BYP_20", "TM_ANA_BYP_20_31_8_rsvd", "uphy_rx_pma_opmode", "L0_TM_ANA_BYP_21", "TM_ANA_BYP_21_31_8_rsvd", "uphy_RESTORE_CALCODE_DATA", "L0_TM_ANA_BYP_22", "TM_ANA_BYP_22_31_8_rsvd", "iso_hsrx_ctrl_bar", "force_iso_hsrx_ctrl_bar", "hsrx_clock_stop_req", "force_hsrx_clock_stop_req", "uphy_sbrx_run_calib", "force_uphy_sbrx_run_calib", "RXPMA_RSTB", "force_RXPMA_RSTB", "L0_TM_ANA_BYP_23", "TM_ANA_BYP_23_31_8_rsvd", "iso_sigdet_ctrl_bar", "force_iso_sigdet_ctrl_bar", "iso_lfps_ctrl_bar", "force_iso_lfps_ctrl_bar", "iso_mphy_lsrx_ctrl_bar", "force_iso_mphy_lsrx_ctrl_bar", "iso_mphy_squelch_ctrl_bar", "force_iso_mphy_squelch_ctrl_bar", "L0_TM_ANA_BYP_3", "TM_ANA_BYP_3_31_8_rsvd", "mphy_RX_MASK_BURST_START", "force_mphy_RX_MASK_BURST_START", "mphy_RX_GATE_SYMBOL_CLK", "force_mphy_RX_GATE_SYMBOL_CLK", "mphy_PWM_PREAMP_BIAS_PD", "force_mphy_PWM_PREAMP_BIAS_PD", "mphy_PWM_LSPREAMP_STANDBYSLEEPSTALL", "force_mphy_PWM_LSPREAMP_STANDBYSLEEPSTAL", "L0_TM_ANA_BYP_4", "TM_ANA_BYP_4_31_8_rsvd", "HSRX_RSTB", "force_HSRX_RSTB", "mphy_RX_TERM_ENABLE", "force_mphy_RX_TERM_ENABLE", "mphy_RX_MUX_TYP1B_TYP2", "force_mphy_RX_MUX_TYP1B_TYP2", "mphy_RX_MUX_HSB_LS", "force_mphy_RX_MUX_HSB_LS", "L0_TM_ANA_BYP_5", "TM_ANA_BYP_5_31_8_rsvd", "mphy_SQ_SWAP_POLARITY", "force_mphy_SQ_SWAP_POLARITY", "mphy_SQ_PD", "force_mphy_SQ_PD", "mphy_SQ_DETECTOR_PD", "force_mphy_SQ_DETECTOR_PD", "L0_TM_ANA_BYP_7", "TM_ANA_BYP_7_31_8_rsvd", "pipe_RxEqTraining", "force_pipe_RxEqTraining", "pipe_RX_TERM_ENABLE", "force_pipe_RX_TERM_ENABLE", "L0_TM_ANA_BYP_8", "TM_ANA_BYP_8_31_8_rsvd", "uphy_BIASGEN_IRCONST_IO_MIRROR_ENABLE", "force_uphy_BIASGEN_IRCONST_IO_MIRROR_ENABLE", "uphy_BIASGEN_IRCONST_CORE_MIRROR_ENABLE", "force_uphy_BIASGEN_IRCONST_CORE_MIRROR_ENABLE", "uphy_BIASGEN_ICONST_IO_MIRROR_ENABLE", "force_uphy_BIASGEN_ICONST_IO_MIRROR_ENABLE", "uphy_BIASGEN_ICONST_CORE_MIRROR_ENABLE", "force_uphy_BIASGEN_ICONST_CORE_MIRROR_ENABLE", "L0_TM_ANA_BYP_9", "TM_ANA_BYP_9_31_8_rsvd", "uphy_RECLPBK_CLK_DATAZ_ENABLE_CORE", "force_uphy_RECLPBK_CLK_DATAZ_ENABLE_CORE", "uphy_PSO_SAMP_LPBK", "force_uphy_PSO_SAMP_LPBK", "uphy_EQ_LPBK_ENABLE_CORE", "force_uphy_EQ_LPBK_ENABLE_CORE", "uphy_EQ_AC_DCZ_COUPLED_CORE", "force_uphy_EQ_AC_DCZ_COUPLED_CORE", "L0_TM_ANA_EQ1", "TM_ANA_EQ1_31_8_rsvd", "eq_input_cm_prog", "eq_padintf_hq_prog", "L0_TM_ANA_E_PI0", "TM_ANA_E_PI0_31_8_rsvd", "epi_biastrim", "L0_TM_ANA_IQ_PI0", "TM_ANA_IQ_PI0_31_8_rsvd", "iqpi_biastrim", "L0_TM_ANA_MISC0", "TM_ANA_MISC0_31_8_rsvd", "epi_calib_en", "iqpi_calib_en", "L0_TM_AUX_0", "TM_AUX_0_31_8_rsvd", "bit_0", "bit_1", "bit_2", "bit_3", "bit_4", "bit_5", "bit_6", "bit_7", "L0_TM_AUX_1", "TM_AUX_1_31_8_rsvd", "L0_TM_AUX_2", "TM_AUX_2_31_8_rsvd", "L0_TM_AUX_3", "TM_AUX_3_31_8_rsvd", "L0_TM_AUX_4", "TM_AUX_4_31_8_rsvd", "L0_TM_BG_1", "TM_BG_1_31_8_rsvd", "BIASGEN_CURRENT_PROG_0", "L0_TM_BG_10", "TM_BG_10_31_8_rsvd", "BIASGEN_CURRENT_PROG_9", "L0_TM_BG_2", "TM_BG_2_31_8_rsvd", "BIASGEN_CURRENT_PROG_1", "L0_TM_BG_3", "TM_BG_3_31_8_rsvd", "BIASGEN_CURRENT_PROG_2", "L0_TM_BG_4", "TM_BG_4_31_8_rsvd", "BIASGEN_CURRENT_PROG_3", "L0_TM_BG_5", "TM_BG_5_31_8_rsvd", "BIASGEN_CURRENT_PROG_4", "L0_TM_BG_6", "TM_BG_6_31_8_rsvd", "BIASGEN_CURRENT_PROG_5", "L0_TM_BG_7", "TM_BG_7_31_8_rsvd", "BIASGEN_CURRENT_PROG_6", "L0_TM_BG_8", "TM_BG_8_31_8_rsvd", "BIASGEN_CURRENT_PROG_7", "L0_TM_BG_9", "TM_BG_9_31_8_rsvd", "BIASGEN_CURRENT_PROG_8", "L0_TM_BG_IPTAT_PROG", "TM_BG_IPTAT_PROG_31_8_rsvd", "BG_TM_BG_IPTAT_PROG", "L0_TM_BG_PROG0", "TM_BG_PROG0_31_8_rsvd", "TM_BG_PROG0_7_rsvd", "IRCONST_PAD", "BG_PDN_OK_CTRL", "BG_PDN_OK_BYP", "BG_PTAT_PDN_OK_CTRL", "BG_PTAT_PDN_OK_BYP", "BG_PDN_CTRL", "BG_PDN_BYP", "L0_TM_BG_PROG1", "TM_BG_PROG1_31_8_rsvd", "TM_STARTUP_SWITCHOFF", "TM_FORCE_PULLDOWN", "TM_DEC_CRUDE_SUPPLY", "TM_INC_CRUDE_SUPPLY", "TM_EN_1P2V_SUPPORT", "TM_EN_VTH_COMP_OUT", "TM_EN_SEL_CRUDE_SUPPLY", "TM_EN_OUT_BYP", "L0_TM_BG_PROG2", "TM_BG_PROG2_31_8_rsvd", "TM_BG_PROG2_6_7_rsvd", "FORCE_o_bg_up", "BYPASS_o_bg_up", "FORCE_BG_EN_LL", "BYPASS_BG_EN_LL", "CNTRL_BG_EN", "BYPASS_BG_EN", "L0_TM_BG_SETTLING_TIME", "TM_BG_SETTLING_TIME_31_8_rsvd", "TM_BG_SETTLING_TIME_3_7_rsvd", "BG_SETTLING_TIME", "EN_1US_COUNTER", "L0_TM_BSCAN_1", "TM_BSCAN_1_31_8_rsvd", "BSCAN_LPF_RES", "L0_TM_CDR0", "TM_CDR0_31_8_rsvd", "fast_phase_lock_force", "cdr_loop_ctrl", "second_order_loop_dis", "first_order_loop_dis", "L0_TM_CDR1", "TM_CDR1_31_8_rsvd", "reset_delay_2ol", "L0_TM_CDR10", "TM_CDR10_31_8_rsvd", "ffl_time_per_phase_10_8", "ffl_ph5_int_gain", "L0_TM_CDR11", "TM_CDR11_31_8_rsvd", "ffl_ph6_int_gain", "L0_TM_CDR12", "TM_CDR12_31_8_rsvd", "cdrlf_reset_on_en_cdr", "cdrlf_reset_on_int_max_2ol", "cdrlf_reset_on_mode_chg", "ffl_ph7_int_gain", "L0_TM_CDR13", "TM_CDR13_31_8_rsvd", "ffl_time_per_phase_7_0", "L0_TM_CDR14", "TM_CDR14_31_8_rsvd", "ffl_ph3_post_int_gain", "ffl_ph2_post_int_gain", "ffl_ph1_post_int_gain", "ffl_ph0_post_int_gain", "L0_TM_CDR15", "TM_CDR15_31_8_rsvd", "ffl_ph7_post_int_gain", "ffl_ph6_post_int_gain", "ffl_ph5_post_int_gain", "ffl_ph4_post_int_gain", "L0_TM_CDR16", "TM_CDR16_31_8_rsvd", "ffl_ph0_prop_gain", "L0_TM_CDR17", "TM_CDR17_31_8_rsvd", "ffl_ph1_prop_gain", "L0_TM_CDR18", "TM_CDR18_31_8_rsvd", "ffl_ph2_prop_gain", "L0_TM_CDR19", "TM_CDR19_31_8_rsvd", "ffl_ph3_prop_gain", "L0_TM_CDR2", "TM_CDR2_31_8_rsvd", "clk_sel_2ol", "integrator_thresh_2ol", "L0_TM_CDR20", "TM_CDR20_31_8_rsvd", "ffl_ph4_prop_gain", "L0_TM_CDR21", "TM_CDR21_31_8_rsvd", "ffl_ph5_prop_gain", "L0_TM_CDR22", "TM_CDR22_31_8_rsvd", "ffl_ph6_prop_gain", "L0_TM_CDR23", "TM_CDR23_31_8_rsvd", "phase_lag_lead_response", "ffl_ph7_prop_gain", "L0_TM_CDR3", "TM_CDR3_31_8_rsvd", "signal_thresh_1ol", "L0_TM_CDR4", "TM_CDR4_31_8_rsvd", "signal_thresh_2ol", "L0_TM_CDR5", "TM_CDR5_31_8_rsvd", "fphl_fsm_acc_cycles", "ffl_ph0_int_gain", "L0_TM_CDR6", "TM_CDR6_31_8_rsvd", "fphl_fsm_delay_cycles", "ffl_ph1_int_gain", "L0_TM_CDR7", "TM_CDR7_31_8_rsvd", "fphl_fsm_trigger1_wait_cycles", "ffl_ph2_int_gain", "L0_TM_CDR8", "TM_CDR8_31_8_rsvd", "fphl_fsm_trigger2_wait_cycles", "ffl_ph3_int_gain", "L0_TM_CDR9", "TM_CDR9_31_8_rsvd", "fphl_fsm_trigger3_wait_cycles", "ffl_ph4_int_gain", "L0_TM_DFT_1", "TM_DFT_1_31_8_rsvd", "LFPS_DFT_SEL_P", "LFPS_DFT_ENABLE", "L0_TM_DFT_10", "TM_DFT_10_31_8_rsvd", "CLKLANE_DFT_SEL", "SAMP_DFT_SEL_P_1", "L0_TM_DFT_2", "TM_DFT_2_31_8_rsvd", "SIGDET_DFT_SEL_P", "L0_TM_DFT_3", "TM_DFT_3_31_8_rsvd", "BSCAN_DFT_ENABLE", "BSCAN_DFT_SEL_P", "L0_TM_DFT_4", "TM_DFT_4_31_8_rsvd", "IQPI_DFT_ENABLE", "EPI_DFT_ENABLE", "L0_TM_DFT_5", "TM_DFT_5_31_8_rsvd", "IQPI_DFT_SEL", "L0_TM_DFT_6", "TM_DFT_6_31_8_rsvd", "EPI_DFT_SEL", "L0_TM_DFT_7", "TM_DFT_7_31_8_rsvd", "EQ_DFT_ENABLE", "EQ_DFT_SEL_P", "L0_TM_DFT_8", "TM_DFT_8_31_8_rsvd", "LSRX_DFT_ENABLE", "LSRX_DFT_SEL_P", "L0_TM_DFT_9", "TM_DFT_9_31_8_rsvd", "SAMP_DFT_SEL_P_0", "L0_TM_DIG_1", "TM_DIG_1_31_8_rsvd", "EN_TXRX_DIFGEAR", "mphy_hs_term_pt_sel", "TX_ALLOW_INLNCFG_FROM_TOP", "BYPASS_MARKER_DETECTOR", "bypass_exit_val", "L0_TM_DIG_10", "TM_DIG_10_31_8_rsvd", "cdr_bit_lock_time", "L0_TM_DIG_11", "TM_DIG_11_31_8_rsvd", "bypass_cdr_err_mask", "symb_err_sel", "symb_err", "L0_TM_DIG_12", "TM_DIG_12_31_8_rsvd", "flip_endian_eb_data_out", "flip_endian_eb_data_in", "overflow_byp", "underflow_byp", "overflow_byp_val", "underflow_byp_val", "L0_TM_DIG_13", "TM_DIG_13_31_8_rsvd", "OMC_presentN", "cfg_clk_freq", "L0_TM_DIG_14", "TM_DIG_14_31_8_rsvd", "lfps_output_sel", "lfps_stretch", "L0_TM_DIG_15", "TM_DIG_15_31_8_rsvd", "force_lfps_filter_thresh", "lfps_filter_thresh", "L0_TM_DIG_16", "TM_DIG_16_31_8_rsvd", "testdigout_sel", "force_testdigout_sel", "L0_TM_DIG_17", "TM_DIG_17_31_8_rsvd", "force_sata_rx_valid_cnt", "sata_rx_valid_cnt", "L0_TM_DIG_18", "TM_DIG_18_31_8_rsvd", "clk_dist_settle_time", "biasgen_settle_time", "L0_TM_DIG_19", "TM_DIG_19_31_8_rsvd", "hsrx_ana_settle_time", "sbrx_ana_settle_time", "L0_TM_DIG_2", "TM_DIG_2_31_8_rsvd", "mphy_sym_state", "force_mphy_sym_state", "L0_TM_DIG_20", "TM_DIG_20_31_8_rsvd", "hsrx_cooling_time", "force_rx_cal", "bypass_hsrx_cal", "bypass_sbrx_cal", "L0_TM_DIG_21", "TM_DIG_21_31_8_rsvd", "comma_location_rst", "ssc_wait_cnt", "comma_pre_lock_thresh", "L0_TM_DIG_22", "TM_DIG_22_31_8_rsvd", "dis_default_cdr_gate_logic", "inv_pol_sigdet_high", "inv_pol_sigdet_low", "sigdet_lfps_bar_en", "obsrv_sigdet_output", "rx_sigdet_en", "L0_TM_DIG_23", "TM_DIG_23_31_8_rsvd", "delay_timer_load_val_high_1", "force_rx_sigdet_sel", "rx_sigdet_sel_val", "force_rx_sig_det_filt_func_sel", "rx_sig_det_filt_func_sel", "L0_TM_DIG_24", "TM_DIG_24_31_8_rsvd", "filter_timer_load_val_high_1", "min_timer_load_val_high_1", "filter_timer_load_val_low_1", "min_timer_load_val_low_1", "L0_TM_DIG_25", "TM_DIG_25_31_8_rsvd", "filter_timer_load_val_high_0", "L0_TM_DIG_26", "TM_DIG_26_31_8_rsvd", "delay_timer_load_val_high_0", "L0_TM_DIG_27", "TM_DIG_27_31_8_rsvd", "min_timer_load_val_high_0", "L0_TM_DIG_28", "TM_DIG_28_31_8_rsvd", "filter_timer_load_val_low_0", "L0_TM_DIG_29", "TM_DIG_29_31_8_rsvd", "min_timer_load_val_low_0", "L0_TM_DIG_3", "TM_DIG_3_31_8_rsvd", "mphy_squelch_detect", "force_mphy_squelch_detect", "mphy_cfg_state", "force_mphy_cfg_state", "L0_TM_DIG_30", "TM_DIG_30_31_8_rsvd", "sd_ld_bar_filter_time_val_1", "sd_ld_bar_dly_time_val_1", "sd_ld_bar_min_timer_val_1", "L0_TM_DIG_31", "TM_DIG_31_31_8_rsvd", "sd_ld_bar_filter_time_val_0", "L0_TM_DIG_32", "TM_DIG_32_31_8_rsvd", "sd_ld_bar_dly_time_val_0", "L0_TM_DIG_33", "TM_DIG_33_31_8_rsvd", "sd_ld_bar_min_timer_val_0", "L0_TM_DIG_34", "TM_DIG_34_31_8_rsvd", "sata_junk_data_timeout_val", "L0_TM_DIG_35", "TM_DIG_35_31_8_rsvd", "sata_cdr_lock_wait_timeout_val", "L0_TM_DIG_36", "TM_DIG_36_31_8_rsvd", "com_det_thresh_val_0", "L0_TM_DIG_37", "TM_DIG_37_31_8_rsvd", "force_com_detect_thresh", "com_det_thresh_val_1", "L0_TM_DIG_4", "TM_DIG_4_31_8_rsvd", "status_reg_val", "read_shadow", "L0_TM_DIG_5", "TM_DIG_5_31_8_rsvd", "symbol_clk_always_on_n", "bypass_difn_detect", "hibern8_ctrl", "L0_TM_DIG_6", "TM_DIG_6_31_8_rsvd", "force_bypass_on_err", "suppress_err", "bypass_OHC", "bypass_decoder", "force_bypass_dec", "bypass_descram", "force_bypass_descram", "L0_TM_DIG_7", "TM_DIG_7_31_8_rsvd", "bypass_on_err_char", "L0_TM_DIG_8", "TM_DIG_8_31_8_rsvd", "eyesurf_enable", "use_EB_in_MPHY", "bypass_EB", "EB_mode", "force_EB_mode", "L0_TM_DIG_9", "TM_DIG_9_31_8_rsvd", "flip_endian", "dec_err_cnt_threshold", "L0_TM_EQ0", "TM_EQ0_31_8_rsvd", "eq_stg1_rl_prog_msb", "eq_stg1_ctrl_byp", "eq_stg2_ctrl_byp", "eq_adaptation_force", "eq_adaptation_force_val", "eq_isource_en_val", "L0_TM_EQ1", "TM_EQ1_31_8_rsvd", "eq_stg1_preamp_mode_val", "eq_stg1_rl_prog", "eq_stg2_cm_prog", "eq_stg2_preamp_mode_val", "eq_stg2_rl_prog", "L0_TM_EQ10", "TM_EQ10_31_8_rsvd", "offset_coef_scaler", "diag_output_sel", "L0_TM_EQ11", "TM_EQ11_31_8_rsvd", "eq_calib_clk_div_force", "edge_is_first", "force_eq_offs_on", "force_eq_offs_off", "eq_offs_with_adapt", "offset_voter_override_en", "offset_voter_override_neg", "offset_voter_override_pos", "L0_TM_EQ12", "TM_EQ12_31_8_rsvd", "eq_calib_clk_div_factor", "L0_TM_EQ2", "TM_EQ2_31_8_rsvd", "eq_en_backgnd_adapt", "eq_count_strays", "eq_window_size", "eq_maj_thresh", "eq_bias_ctrl_byp", "L0_TM_EQ3", "TM_EQ3_31_8_rsvd", "eq_bypass_isink_enz_val", "L0_TM_EQ4", "TM_EQ4_31_8_rsvd", "bypass_eq_c_stg1", "bypass_eq_c_val_stg1", "L0_TM_EQ5", "TM_EQ5_31_8_rsvd", "bypass_eq_r_stg1", "bypass_eq_r_val_stg1", "L0_TM_EQ6", "TM_EQ6_31_8_rsvd", "bypass_eq_c_stg2", "bypass_eq_c_val_stg2", "L0_TM_EQ7", "TM_EQ7_31_8_rsvd", "bypass_eq_r_stg2", "bypass_eq_r_val_stg2", "L0_TM_EQ8", "TM_EQ8_31_8_rsvd", "eq_bypass_calib", "eq_sweep", "sel_samp", "bypass_eq_cal", "bypass_eq_cal_val", "L0_TM_EQ9", "TM_EQ9_31_8_rsvd", "eq_bypass_calib_code", "L0_TM_EQ_OFFS1", "TM_EQ_OFFS1_31_8_rsvd", "eq_offset_corr_byp", "aux1_bit_7", "L0_TM_EQ_ST0", "TM_EQ_ST0_31_8_rsvd", "eq_adapt_code0", "L0_TM_EQ_ST1", "TM_EQ_ST1_31_8_rsvd", "eq_adapt_code1", "L0_TM_EQ_ST2", "TM_EQ_ST2_31_8_rsvd", "eq_calib_code", "L0_TM_EYESURF_ST0", "TM_EYESURF_ST0_31_8_rsvd", "error_count0", "L0_TM_EYESURF_ST1", "TM_EYESURF_ST1_31_8_rsvd", "error_count1", "L0_TM_EYE_SURF0", "TM_EYE_SURF0_31_8_rsvd", "eye_surf_run", "coord_ew_dir", "coord_ew_offset", "L0_TM_EYE_SURF1", "TM_EYE_SURF1_31_8_rsvd", "coord_ns_dir", "coord_ns_offset", "L0_TM_EYE_SURF2", "TM_EYE_SURF2_31_8_rsvd", "timer_delay_time0", "L0_TM_EYE_SURF3", "TM_EYE_SURF3_31_8_rsvd", "timer_delay_time1", "L0_TM_EYE_SURF4", "TM_EYE_SURF4_31_8_rsvd", "timer_delay_time2", "L0_TM_EYE_SURF5", "TM_EYE_SURF5_31_8_rsvd", "timer_delay_time3", "L0_TM_EYE_SURF6", "TM_EYE_SURF6_31_8_rsvd", "timer_test_time0", "L0_TM_EYE_SURF7", "TM_EYE_SURF7_31_8_rsvd", "timer_test_time1", "L0_TM_EYE_SURF8", "TM_EYE_SURF8_31_8_rsvd", "timer_test_time2", "L0_TM_EYE_SURF9", "TM_EYE_SURF9_31_8_rsvd", "timer_test_time3", "L0_TM_E_ILL0", "TM_E_ILL0_31_8_rsvd", "e_ill_calib_ctrl", "e_ill_ploadtrim_byp_val", "e_ill_ploadtrim_byp", "e_ill_calib_byp", "L0_TM_E_ILL1", "TM_E_ILL1_31_8_rsvd", "ill_bypass_e_calcode_f0", "L0_TM_E_ILL10", "TM_E_ILL10_31_8_rsvd", "EPI_CALCTRIM", "EPI_REPLICATRIM", "L0_TM_E_ILL2", "TM_E_ILL2_31_8_rsvd", "ill_bypass_e_calcode_f1", "L0_TM_E_ILL3", "TM_E_ILL3_31_8_rsvd", "ill_bypass_e_calcode_f2", "L0_TM_E_ILL4", "TM_E_ILL4_31_8_rsvd", "ill_bypass_e_calcode_f3", "L0_TM_E_ILL5", "TM_E_ILL5_31_8_rsvd", "ill_bypass_e_calcode_f4", "L0_TM_E_ILL6", "TM_E_ILL6_31_8_rsvd", "ill_bypass_e_calcode_f5", "L0_TM_E_ILL7", "TM_E_ILL7_31_8_rsvd", "ill_bypass_e_cnstgmtrim_val", "L0_TM_E_ILL8", "TM_E_ILL8_31_8_rsvd", "ill_bypass_e_polytrim_val", "L0_TM_E_ILL9", "TM_E_ILL9_31_8_rsvd", "ill_bypass_e_lfen", "ill_bypass_e_lfen_val", "ill_bypass_e_cnstgmtrim", "ill_bypass_e_polytim", "L0_TM_FRZ_FSM0", "TM_FRZ_FSM0_31_8_rsvd", "freeze_hsrx_pwr_seq_fsm", "L0_TM_FRZ_FSM1", "TM_FRZ_FSM1_31_8_rsvd", "freeze_ill_calib_fsm", "L0_TM_HSRX_ST0", "TM_HSRX_ST0_31_8_rsvd", "fast_lock_status", "L0_TM_ILL10", "TM_ILL10_31_8_rsvd", "g3a_usb3_pcieg2_pll_ctr_11_8_byp_val", "g3b_pll_ctr_11_8_byp_val", "L0_TM_ILL11", "TM_ILL11_31_8_rsvd", "g2a_pcieg1_pll_ctr_11_8_byp_val", "g2b_pll_ctr_11_8_byp_val", "L0_TM_ILL12", "TM_ILL12_31_8_rsvd", "g1a_pll_ctr_byp_val", "L0_TM_ILL13", "TM_ILL13_31_8_rsvd", "ill_cal_idle_val_refcnt", "L0_TM_ILL14", "TM_ILL14_31_8_rsvd", "ill_calib_wait", "ill_chg_wait", "L0_TM_ILL15", "TM_ILL15_31_8_rsvd", "ill_cal_ref_ctr_msb_reg1", "L0_TM_ILL7", "TM_ILL7_31_8_rsvd", "ill_cal_init_wait", "L0_TM_ILL8", "TM_ILL8_31_8_rsvd", "ill_cal_iter_wait", "L0_TM_ILL9", "TM_ILL9_31_8_rsvd", "ill_cal_bypass_cap_start", "ill_cal_cap_start_val", "L0_TM_ILL_STATUS0", "TM_ILL_STATUS0_31_8_rsvd", "iq_f0_calcode_calib_val", "L0_TM_ILL_STATUS1", "TM_ILL_STATUS1_31_8_rsvd", "iq_f1_calcode_calib_val", "L0_TM_ILL_STATUS10", "TM_ILL_STATUS10_31_8_rsvd", "e_f4_calcode_calib_val", "L0_TM_ILL_STATUS11", "TM_ILL_STATUS11_31_8_rsvd", "e_f5_calcode_calib_val", "L0_TM_ILL_STATUS2", "TM_ILL_STATUS2_31_8_rsvd", "iq_f2_calcode_calib_val", "L0_TM_ILL_STATUS3", "TM_ILL_STATUS3_31_8_rsvd", "iq_f3_calcode_calib_val", "L0_TM_ILL_STATUS4", "TM_ILL_STATUS4_31_8_rsvd", "iq_f4_calcode_calib_val", "L0_TM_ILL_STATUS5", "TM_ILL_STATUS5_31_8_rsvd", "iq_f5_calcode_calib_val", "L0_TM_ILL_STATUS6", "TM_ILL_STATUS6_31_8_rsvd", "e_f0_calcode_calib_val", "L0_TM_ILL_STATUS7", "TM_ILL_STATUS7_31_8_rsvd", "e_f1_calcode_calib_val", "L0_TM_ILL_STATUS8", "TM_ILL_STATUS8_31_8_rsvd", "e_f2_calcode_calib_val", "L0_TM_ILL_STATUS9", "TM_ILL_STATUS9_31_8_rsvd", "e_f3_calcode_calib_val", "L0_TM_IQ_ILL0", "TM_IQ_ILL0_31_8_rsvd", "ill_bypass_iq_cal_en", "iq_ill_ploadtrim_byp_val", "iq_ill_ploadtrim_byp", "ill_bypass_iq_codes", "L0_TM_IQ_ILL1", "TM_IQ_ILL1_31_8_rsvd", "ill_bypass_iq_calcode_f0", "L0_TM_IQ_ILL10", "TM_IQ_ILL10_31_8_rsvd", "IQPI_CALCTRIM", "IQPI_REPLICATRIM", "L0_TM_IQ_ILL2", "TM_IQ_ILL2_31_8_rsvd", "ill_bypass_iq_calcode_f1", "L0_TM_IQ_ILL3", "TM_IQ_ILL3_31_8_rsvd", "ill_bypass_iq_calcode_f2", "L0_TM_IQ_ILL4", "TM_IQ_ILL4_31_8_rsvd", "ill_bypass_iq_calcode_f3", "L0_TM_IQ_ILL5", "TM_IQ_ILL5_31_8_rsvd", "ill_bypass_iq_calcode_f4", "L0_TM_IQ_ILL6", "TM_IQ_ILL6_31_8_rsvd", "ill_bypass_iq_calcode_f5", "L0_TM_IQ_ILL7", "TM_IQ_ILL7_31_8_rsvd", "ill_bypass_iq_cnstgmtrim_val", "L0_TM_IQ_ILL8", "TM_IQ_ILL8_31_8_rsvd", "ill_bypass_iq_polytrim_val", "L0_TM_IQ_ILL9", "TM_IQ_ILL9_31_8_rsvd", "ill_bypass_iq_lfen", "ill_bypass_iq_lfen_val", "ill_bypass_iq_cnstgmtrim", "ill_bypass_iq_polytim", "L0_TM_LFPS_1", "TM_LFPS_1_31_8_rsvd", "PROG_REFP", "PROG_REFM", "L0_TM_LFPS_2", "TM_LFPS_2_31_8_rsvd", "PROG_VCM", "PROG_FILTER_CAP", "L0_TM_LFPS_3", "TM_LFPS_3_31_8_rsvd", "PROG_C2", "PROG_C1", "PROG_PADINTF", "L0_TM_LFPS_4", "TM_LFPS_4_31_8_rsvd", "TESTBIT", "L0_TM_LSRX_1", "TM_LSRX_1_31_8_rsvd", "LSRX_TESTBITS_0", "L0_TM_LSRX_2", "TM_LSRX_2_31_8_rsvd", "LSRX_TESTBITS_1", "L0_TM_MASK_CFG_UPDT", "TM_MASK_CFG_UPDT_31_8_rsvd", "tm_mask_cfg_updt_rsvd", "hibern8_mask_cfg_updt", "hs_mode_mask_cfg_updt", "ls_mode_mask_cfg_updt", "opdiv_ls_mask_cfg_updt", "pwm_gear_mask_cfg_updt", "hs_gear_mask_cfg_updt", "hs_rate_mask_cfg_updt", "L0_TM_MISC0", "TM_MISC0_31_8_rsvd", "dbg0_sel", "L0_TM_MISC1", "TM_MISC1_31_8_rsvd", "hsrx_polarity_flip", "RXTERM_bias_prog", "lsrx_or_sys_polarity_flip", "force_satag1_dcc_mode", "satag1_dcc_mode_val", "L0_TM_MISC2", "TM_MISC2_31_8_rsvd", "ill_cal_bypass_counts", "pwr_seq_samp_cal_always", "pwr_seq_byp_cal_done", "pwr_seq_byp_cal_done_val", "samp_bypass_cal_to_eq", "samp_bypass_cal_to_eq_val", "L0_TM_MISC3", "TM_MISC3_31_8_rsvd", "aux0_bit_7", "aux0_bit_6", "aux0_bit_5", "dbg_bus_sel", "cdr_en_fpl", "cdr_en_ffl", "L0_TM_MISC4", "TM_MISC4_31_8_rsvd", "pso_clk_lane_frm_pcs", "bscan_mode_val", "bscan_force_mode", "L0_TM_MISC_ST_0", "TM_MISC_ST_0_31_8_rsvd", "eye_surf_done", "sd_cal_done", "samp_cal_done", "ill_cal_done", "eq_cal_done", "eq_valid_adapt_code", "L0_TM_MPHY_SQ_1", "TM_MPHY_SQ_1_31_8_rsvd", "TB_REDUCE_OFFSET", "TB_INCREASE_OFFSET", "TB_DRIVE_RES_SEL", "TB_BYPASS_HYST", "L0_TM_PG_CTRL0", "TM_PG_CTRL0_31_8_rsvd", "TM_PG_SPARED", "L0_TM_PG_CTRL1", "TM_PG_CTRL1_31_8_rsvd", "TM_PG_CTRL2_6_7_rsvd", "DVDDCR_OR_VAL", "AVDDIO_OR_VAL", "AVDDCR_OR_VAL", "DVDDCR_OR", "AVDDIO_OR", "AVDDCR_OR", "L0_TM_PG_MUX_SEL", "TM_PG_MUX_SEL_31_8_rsvd", "TM_BG_MUX_SEL_5_7_rsvd", "PG_MUX_SEL_DVDDCR", "PG_MUX_SEL_AVDDIO", "PG_MUX_SEL_AVDDCR", "L0_TM_PLL_CLK_DIST_NTRIM_LSB", "TM_PLL_CLK_DIST_NTRIM_LSB_31_8_rsvd", "tm_clkdist_bias_ntrim_lsb", "L0_TM_PLL_CLK_DIST_PTRIM_LSB", "TM_PLL_CLK_DIST_PTRIM_LSB_31_8_rsvd", "tm_clkdist_bias_ptrim_lsb", "L0_TM_PLL_COARSE_CODE_LSB", "TM_PLL_COARSE_CODE_LSB_31_8_rsvd", "tm_coarse_code_lsb", "L0_TM_PLL_COARSE_CODE_SAT_MSB", "TM_PLL_COARSE_CODE_SAT_MSB_31_8_rsvd", "tm_coarse_code_sat_value_msb", "L0_TM_PLL_CONST_PMOS", "TM_PLL_CONST_PMOS_31_8_rsvd", "tm_const_pmos_cntrl", "L0_TM_PLL_CPUMP_CODE_1", "TM_PLL_CPUMP_CODE_1_31_8_rsvd", "tm_cpump_code_1", "L0_TM_PLL_DIG11", "TM_PLL_DIG11_31_8_rsvd", "tm_const_ndac_cntrl", "tm_force_coarse_code", "tm_coarse_code_msb", "L0_TM_PLL_DIG12", "TM_PLL_DIG12_31_8_rsvd", "tm_force_ptat_ndac_cntrl", "tm_ptat_ndac_cntrl", "tm_force_const_ndac_cntrl", "L0_TM_PLL_DIG14", "TM_PLL_DIG14_31_8_rsvd", "tm_coarse_code_after_v2i_0_lsb", "tm_force_const_pmos_cntrl", "L0_TM_PLL_DIG15", "TM_PLL_DIG15_31_8_rsvd", "tm_v2i_code_0_lsb", "tm_force_coarse_code_after_v2i", "tm_coarse_code_after_v2i_1_msb", "L0_TM_PLL_DIG16", "TM_PLL_DIG16_31_8_rsvd", "tm_force_pll_lock", "tm_pll_lock", "tm_force_ss_no_steps_step_size", "tm_force_v2i_code", "tm_v2i_code_1_msb", "L0_TM_PLL_DIG17", "TM_PLL_DIG17_31_8_rsvd", "tm_fb_clk", "tm_mode_depth", "tm_mode_rate", "L0_TM_PLL_DIG18", "TM_PLL_DIG18_31_8_rsvd", "tm_pll_lock_puldn", "tm_step_size_cntrl", "tm_sd_gshift", "tm_sd_dither", "tm_pll_lock_int", "L0_TM_PLL_DIG19", "TM_PLL_DIG19_31_8_rsvd", "tm_force_en_clock_hs_div_2", "tm_en_clock_hs_div_2", "tm_pll_hs_clock_1", "tm_pd_pfd", "tm_force_pd_pfd", "tm_select_pci_2p5", "L0_TM_PLL_DIG2", "TM_PLL_DIG2_31_8_rsvd", "tm_fbdiv_0_lsb", "tm_pll_hs_clock_0", "L0_TM_PLL_DIG20", "TM_PLL_DIG20_31_8_rsvd", "tm_pll_half_full_rate", "tm_v2i_prog", "tm_force_v2i_prog", "L0_TM_PLL_DIG21", "TM_PLL_DIG21_31_8_rsvd", "tm_force_en_pll_ldo_0p9_ref", "ana_tm_en_pll_0p9_force_sw", "tm_pll_pd_opdiv_sym", "tm_force_pll_pd_opdiv_sym", "tm_pll_rsvd_1", "tm_pll_rsvd_2", "tm_pll_en", "tm_force_pll_en", "L0_TM_PLL_DIG22", "TM_PLL_DIG22_31_8_rsvd", "tm_en_pll_ldo_0p9_ref_cp", "tm_force_en_pll_ldo_0p9_ref_cp", "tm_force_coarse_start", "tm_force_pd_pll_ldo_1p4", "tm_force_ana_en_ll_delayed", "tm_force_ana_en_ll", "tm_en_pll_ldo_0p9_ref", "L0_TM_PLL_DIG23", "TM_PLL_DIG23_31_8_rsvd", "bf_7", "pll_tm_vco_ldo_bypass", "tm_ana_en_ll_delayed", "tm_ana_en_ll", "tm_ana_pd_pll", "tm_force_pll_pd", "tm_ana_coarse_start", "tm_pd_pll_ldo_1p4", "L0_TM_PLL_DIG24", "TM_PLL_DIG24_31_8_rsvd", "pll_tm_vco_ldo", "pll_tm_vco_ldo_bypass_with_sequence", "L0_TM_PLL_DIG25", "TM_PLL_DIG25_31_8_rsvd", "tm_force_rst_n_hsripple", "tm_rst_n_hsripple", "tm_pll_atb_cntrl", "tm_pll_observe_ptat_10u", "L0_TM_PLL_DIG26", "TM_PLL_DIG26_31_8_rsvd", "tm_pd_pll_ptat", "tm_force_pd_pll_ptat", "tm_usb3_r2_high_res_sw_on", "tm_pll_sel_vco_div2_loop_out", "tm_pll_sel_vco_direct_loop_out", "tm_pll_sel_vco_hispeed_div2_loop_out", "tm_force_loop_path", "L0_TM_PLL_DIG4", "TM_PLL_DIG4_31_8_rsvd", "tm_vco_clock_puldn", "tm_force_ana_coarsedone", "tm_ana_coarsedone", "tm_force_coarse_done_int", "tm_coarse_done_int", "tm_force_fbdiv", "tm_fbdiv_2", "L0_TM_PLL_DIG5", "TM_PLL_DIG5_31_8_rsvd", "tm_pd_6ghz_lownoise_ring", "tm_pd_6ghz_ring", "tm_coarse_prog", "tm_force_vco_clock_puldn", "L0_TM_PLL_DIG6", "TM_PLL_DIG6_31_8_rsvd", "tm_confg_chng_cycles_0_lsb", "tm_vco_settle_cycles", "tm_initial_wait_cycles", "tm_force_coarse_prog_pd_ring", "tm_pd_1p5ghz_ring", "tm_pd_3ghz_ring", "L0_TM_PLL_DIG7", "TM_PLL_DIG7_31_8_rsvd", "tm_cpump_code_0_lsb", "tm_force_ana_start_loop", "tm_ana_start_loop", "tm_pll_lock_cycles", "tm_stand_by_settle_cycles", "tm_confg_chng_cycles_1_msb", "L0_TM_PLL_DIG9", "TM_PLL_DIG9_31_8_rsvd", "tm_fb_by2_bypass", "tm_force_cp_code", "tm_cpump_code_2_msb", "L0_TM_PLL_DIG_29", "TM_PLL_DIG_29_31_8_rsvd", "tm_clkdist_obsrv_Mrstbuf_sup", "tm_clkdist_obsrv_Lrstbuf_sup", "tm_clkdist_enable_rst_rptr", "tm_force_clkdist_enable_rst_rptr", "tm_clkdist_enable_clk_rptr", "tm_force_clkdist_enable_clk_rptr", "tm_clkdist_bias_ptrim_msb", "tm_clkdist_bias_ntrim_msb", "L0_TM_PLL_DIG_30", "TM_PLL_DIG_30_31_8_rsvd", "tm_clkdist_enable_bias", "tm_force_clkdist_enable_bias", "tm_clkdist_enable_cmn_bias", "tm_force_clkdist_enable_cmn_bias", "tm_clkdist_sup_obsrv", "tm_clkdist_obsrv_rstmux_sup", "tm_clkdist_obsrv_rptr_rstbuf_sup", "tm_clkdist_obsrv_mus_sup", "L0_TM_PLL_DIG_31", "TM_PLL_DIG_31_31_8_rsvd", "tm_clkdist_enable_master_clk_drive", "tm_force_clkdist_enable_master_clk_drive", "tm_clkdist_enable_lane_rst_drive", "tm_force_clkdist_enable_lane_rst_drive", "tm_clkdist_enable_lane_clk_drive", "tm_force_clkdist_enable_lane_clk_drive", "tm_clkdist_bias_rate_sel", "tm_force_clkdist_bias_rate_sel", "L0_TM_PLL_DIG_32", "TM_PLL_DIG_32_31_8_rsvd", "tm_clkdist_mux_xvcr_clk_en", "tm_force_clkdist_mux_xvcr_clk_en", "tm_force_load_fbdiv", "tm_load_fbdiv", "tm_force_rst_fdbk_div", "tm_rst_fdbk_div", "tm_clkdist_enable_master_rst_drive", "tm_force_clkdist_enable_master_rst_drive", "L0_TM_PLL_DIG_33", "TM_PLL_DIG_33_31_8_rsvd", "tm_force_tx_clk_rst_rel", "tm_tx_clk_rst_rel", "tm_clkdist_mux_xcvr_master_rst_en", "tm_force_clkdist_mux_xcvr_master_rst_en", "tm_clkdist_mux_master_clk_sel", "tm_force_clkdist_mux_master_clk_sel", "tm_clkdist_mux_local_clk_sel", "tm_force_clkdist_mux_local_clk_sel", "L0_TM_PLL_DIG_34", "TM_PLL_DIG_34_31_8_rsvd", "tm_fbdiv_3_msb", "tm_sel_vco_out", "tm_force_sel_vco_out", "L0_TM_PLL_DIG_35", "TM_PLL_DIG_35_31_8_rsvd", "tm_clkdist_bias_spare", "tm_clkdist_drvr_spare", "tm_clkdist_mux_spare", "tm_clkdist_rptr_spare", "L0_TM_PLL_DIG_36", "TM_PLL_DIG_36_31_8_rsvd", "clkdist_bias_spare", "clkdist_drvr_spare", "clkdist_mux_spare", "clkdist_rptr_spare", "L0_TM_PLL_DIG_37", "TM_PLL_DIG_37_31_8_rsvd", "tm_coarse_code_sat_value_lsb", "tm_enable_coarse_saturation", "w_spare_outputs", "tm_force_en_ip_div_bypass", "tm_en_ip_div_bypass", "L0_TM_PLL_FBDIV", "TM_PLL_FBDIV_31_8_rsvd", "tm_fbdiv_1", "L0_TM_PLL_LOOP_FILT", "TM_PLL_LOOP_FILT_31_8_rsvd", "tm_force_res_sw_on", "tm_mphy_usb3_r2_high_res_sw_on", "tm_mphy_usb3_r2_low_res_sw_on", "tm_pcie_r1_default_res_sw_on", "tm_pcie_r1_high_res_sw_on", "tm_pcie_r1_low_res_sw_on", "tm_bypass_sec_loop_filter", "tm_sec_loop", "L0_TM_PLL_LS_CLOCK", "TM_PLL_LS_CLOCK_31_8_rsvd", "tm_pll_ls_clock", "L0_TM_RST_DLY", "TM_RST_DLY_31_8_rsvd", "apb_rst_dly", "L0_TM_RXPMA_1", "TM_RXPMA_1_31_8_rsvd", "uphy_testbit", "L0_TM_RXPMA_ST1", "TM_RXPMA_ST1_31_8_rsvd", "hsrx_opmode_status", "L0_TM_SAMP0", "TM_SAMP0_31_8_rsvd", "samp_calib_clk_div_factor", "samp_calib_clk_div_force", "L0_TM_SAMP_CODE_E_PH0", "TM_SAMP_CODE_E_PH0_31_8_rsvd", "e_ph90_samp_code", "L0_TM_SAMP_CODE_E_PH180", "TM_SAMP_CODE_E_PH180_31_8_rsvd", "e_ph270_samp_code", "L0_TM_SAMP_CODE_IQ_PH0", "TM_SAMP_CODE_IQ_PH0_31_8_rsvd", "samp_calib_byp", "iq_ph0_samp_code", "L0_TM_SAMP_CODE_IQ_PH180", "TM_SAMP_CODE_IQ_PH180_31_8_rsvd", "iq_ph180_samp_code", "L0_TM_SAMP_CODE_IQ_PH270", "TM_SAMP_CODE_IQ_PH270_31_8_rsvd", "hsrx_dbg_bus_sel", "iq_ph270_samp_code", "L0_TM_SAMP_CODE_IQ_PH90", "TM_SAMP_CODE_IQ_PH90_31_8_rsvd", "calib_sweep_dir", "iq_ph90_samp_code", "L0_TM_SAMP_STATUS0", "TM_SAMP_STATUS0_31_8_rsvd", "iq_samp_ph0_calib_code", "L0_TM_SAMP_STATUS1", "TM_SAMP_STATUS1_31_8_rsvd", "iq_samp_ph90_calib_code", "L0_TM_SAMP_STATUS2", "TM_SAMP_STATUS2_31_8_rsvd", "iq_samp_ph180_calib_code", "L0_TM_SAMP_STATUS3", "TM_SAMP_STATUS3_31_8_rsvd", "iq_samp_ph270_calib_code", "L0_TM_SAMP_STATUS4", "TM_SAMP_STATUS4_31_8_rsvd", "e_samp_ph0_calib_code", "L0_TM_SAMP_STATUS5", "TM_SAMP_STATUS5_31_8_rsvd", "e_samp_ph180_calib_code", "L0_TM_SD0", "TM_SD0_31_8_rsvd", "sd_cal_override_code", "sd_cal_override_en", "sd_cal_dir", "L0_TM_SD1", "TM_SD1_31_8_rsvd", "sd_bypass_ana_cal_en_val", "sd_bypass_ana_cal_en", "sd_cal_code_start", "L0_TM_SD2", "TM_SD2_31_8_rsvd", "sd_cal_force_cal", "sd_cal_code_tune_byp", "sd_cal_code_tune", "L0_TM_SD3", "TM_SD3_31_8_rsvd", "sd_cal_iter_wait_0", "L0_TM_SD4", "TM_SD4_31_8_rsvd", "sd_cal_iter_wait_bypass", "sd_cal_iter_wait_1", "L0_TM_SD5", "TM_SD5_31_8_rsvd", "sd_cal_init_wait_0", "L0_TM_SD6", "TM_SD6_31_8_rsvd", "sd_cal_init_wait_bypass", "sd_cal_init_wait_1", "L0_TM_SD_ST_0", "TM_SD_ST_0_31_8_rsvd", "sd_cal_code", "L0_TM_SIGDET_1", "TM_SIGDET_1_31_8_rsvd", "BIASTRIM", "RELIABPROT", "STRESSPORT", "L0_TM_SIGDET_2", "TM_SIGDET_2_31_8_rsvd", "VSENSETRIM", "L0_TM_SLICER01_BIAS_PROG0", "TM_SLICER01_BIAS_PROG0_31_8_rsvd", "slicer01_TM_bias_prog0", "L0_TM_SLICER01_BIAS_PROG1", "TM_SLICER01_BIAS_PROG1_31_8_rsvd", "slicer01_TM_bias_prog1_4_7_rsvd", "Slicer01_TM_Bias_Prog1", "L0_TM_SLICER0_CTRL", "TM_SLICER0_CTRL_31_8_rsvd", "slicer0_TM_control_7_rsvd", "slicer0_TM_selpllout_testout", "slicer0_TM_seldigout_testout", "slicer0_TM_observe_sup", "slicer0_TM_observe_digsup", "slicer0_TM_observe_difsup", "slicer0_TM_enable_single_ended", "refclkN01_TM_observe_sup", "L0_TM_SLICER1_CTRL", "TM_SLICER1_CTRL_31_8_rsvd", "slicer1_TM_control1_7_rsvd", "slicer1_TM_selpllout_testout", "slicer1_TM_seldigout_testout", "slicer1_TM_observe_sup", "slicer1_TM_observe_digsup", "slicer1_TM_observe_difsup", "slicer1_TM_enable_single_ended", "slicer1_TM_control1_0_rsvd", "L0_TM_SPARE", "TM_SPARE_31_8_rsvd", "rxda_spare_port", "L0_TXPMA_ST_0", "TXPMA_ST_0_31_8_rsvd", "TX_phy_mode", "TX_phy_gear", "L0_TXPMA_ST_1", "TXPMA_ST_1_31_8_rsvd", "TX_enable_hsclk_division", "pipe_TX_tristate", "TX_enable_supply_serializer", "TX_enable_supply_hsclk", "TX_enable_supply_mphy", "TX_enable_supply_pipe", "TX_enable_supply_uphy", "L0_TXPMA_ST_2", "TXPMA_ST_2_31_8_rsvd", "ana_st2_7_5_spare", "pipe_TX_enable_rxdet", "pipe_TX_enable_idle_mode", "pipe_TX_enable_lfps", "L0_TXPMA_ST_3", "TXPMA_ST_3_31_8_rsvd", "ana_st3_7_6_spare", "TX_lseg_dn_rescal_code", "L0_TXPMA_ST_4", "TXPMA_ST_4_31_8_rsvd", "ana_st4_7_6_spare", "TX_useg_dp_rescal_code", "L0_TXPMA_ST_5", "TXPMA_ST_5_31_8_rsvd", "ana_st5_7_6_spare", "pipe_TX_LocalFS", "L0_TXPMA_ST_6", "TXPMA_ST_6_31_8_rsvd", "ana_st6_7_spare", "pipe_TX_LocalTxCoefficientsValid", "pipe_TX_LocalLF", "L0_TXPMA_ST_7", "TXPMA_ST_7_31_8_rsvd", "pipe_TX_LocalTxPresetCoefficients_7_0", "L0_TXPMA_ST_8", "TXPMA_ST_8_31_8_rsvd", "pipe_TX_LocalTxPresetCoefficients_15_8", "L0_TXPMA_ST_9", "TXPMA_ST_9_31_8_rsvd", "ana_st9_7_2_spare", "pipe_TX_LocalTxPresetCoefficients_17_16", "L0_TXPMA_TM_0", "TXPMA_TM_0_31_8_rsvd", "TM_TX_enable_supply_mphy", "TM_force_TX_enable_supply_mphy", "TM_mphy_TX_enable_supply_ls_clock", "TM_force_mphy_TX_enable_supply_ls_clock", "TM_mphy_TX_enable_sa_mode", "TM_force_mphy_TX_enable_sa_mode", "TM_mphy_TX_enable_hs_nt", "TM_force_mphy_TX_enable_hs_nt", "L0_TXPMA_TM_1", "TXPMA_TM_1_31_8_rsvd", "ana_mphy_byp1_7_4_rsvd", "TM_mphy_TX_hs_dither_val", "TM_force_mphy_TX_hs_dither_val", "L0_TXPMA_TM_10", "TXPMA_TM_10_31_8_rsvd", "ana_misc1_7_6_rsvd", "TM_TX_enable_lowleakage", "TM_force_TX_enable_lowleakage", "TM_TX_enable_ref", "TM_force_TX_enable_ref", "TM_TX_enable_ldo", "TM_force_TX_enable_ldo", "L0_TXPMA_TM_11", "TXPMA_TM_11_31_8_rsvd", "ana_vcm_byp0_7_5_rsvd", "TM_TX_vcmhold_prog", "TM_TX_vcmhold_obsrv", "L0_TXPMA_TM_12", "TXPMA_TM_12_31_8_rsvd", "TM_TX_ser_powerisland_obsrv", "TM_TX_clk_powerisland_obsrv", "ana_pwr_island_byp0_0_rsvd", "L0_TXPMA_TM_13", "TXPMA_TM_13_31_8_rsvd", "TM_TX_powerisland_obsrv", "L0_TXPMA_TM_14", "TXPMA_TM_14_31_8_rsvd", "ana_misc2_7_5_rsvd", "pipe_TM_TX_anaboost_power_obsrv", "mphy_TM_TX_enable_driverldo_obsrv", "mphy_TM_TX_driverldo_redc_sinkIQ", "L0_TXPMA_TM_15", "TXPMA_TM_15_31_8_rsvd", "pipe_TM_TX_anaboost_prog_7_0", "L0_TXPMA_TM_16", "TXPMA_TM_16_31_8_rsvd", "pipe_TM_TX_anaboost_prog_15_8", "L0_TXPMA_TM_17", "TXPMA_TM_17_31_8_rsvd", "TM_TX_RSVD2", "L0_TXPMA_TM_18", "TXPMA_TM_18_31_8_rsvd", "TM_TX_enable_vddref_core", "TM_force_TX_enable_vddref_core", "TM_TX_enable_RbyRfb_core", "TM_force_TX_enable_RbyRfb_core", "TM_TX_enable_bgref_core", "TM_force_TX_enable_bgref_core", "TM_TX_enable_bgfb_core", "TM_force_TX_enable_bgfb_core", "L0_TXPMA_TM_19", "TXPMA_TM_19_31_8_rsvd", "ana_sata_byp0_rsvd", "TM_zdif_tx_sata_offset", "L0_TXPMA_TM_2", "TXPMA_TM_2_31_8_rsvd", "TM_mphy_TX_driverldo_prog_6_0", "TM_force_mphy_TX_driverldo_prog", "L0_TXPMA_TM_20", "TXPMA_TM_20_31_8_rsvd", "TM_TX_elec_idle_delay_entry", "L0_TXPMA_TM_21", "TXPMA_TM_21_31_8_rsvd", "TM_TX_elec_idle_delay_exit", "L0_TXPMA_TM_22", "TXPMA_TM_22_31_8_rsvd", "TM_TX_enable_lfps_delay_entry", "L0_TXPMA_TM_23", "TXPMA_TM_23_31_8_rsvd", "TM_TX_enable_lfps_delay_exit", "L0_TXPMA_TM_24", "TXPMA_TM_24_31_8_rsvd", "ana_misc6_7_rsvd", "TM_TX_en_ana_sublp_mode", "TM_force_TX_en_ana_sublp_mode", "TM_TX_en_dig_sublp_mode", "TM_force_TX_en_dig_sublp_mode", "TM_TX_DP_lvldB0_ovrrd", "TM_force_TX_DP_lvldB0_ovrrd", "TM_TX_clock_stop_req", "L0_TXPMA_TM_25", "TXPMA_TM_25_31_8_rsvd", "ana_misc6_7_6_rsvd", "TM_TX_wrrd_sync_sup_obsrv_pll", "TM_TX_wrrd_sync_sup_obsrv_rx", "TM_TX_lane_lng", "TM_force_TX_lane_lng", "TM_TX_lane_master", "TM_force_TX_lane_master", "L0_TXPMA_TM_26", "TXPMA_TM_26_31_8_rsvd", "TM_txpmd_apb_reset_delay", "L0_TXPMA_TM_27", "TXPMA_TM_27_31_8_rsvd", "TM_bscan_mode_en", "TM_force_bscan_mode_en", "TM_pipe_TX_fast_est_common_mode", "TM_force_pipe_TX_fast_est_common_mode", "TM_TX_pipe_TX_enable_lfps", "TM_force_TX_pipe_TX_enable_lfps", "TM_TX_pipe_TX_enable_idle_mode", "TM_force_TX_pipe_TX_enable_idle_mode", "L0_TXPMA_TM_3", "TXPMA_TM_3_31_8_rsvd", "ana_mphy_byp3_7_5_rsvd", "TM_mphy_TX_driverldo_prog_11_7", "L0_TXPMA_TM_4", "TXPMA_TM_4_31_8_rsvd", "TM_pipe_TX_tx_data_width", "TM_force_pipe_TX_tx_data_width", "TM_pipe_TX_powerdown_vcm_hold", "TM_force_pipe_TX_powerdown_vcm_hold", "TM_pipe_TX_anaboost_powerdown", "ana_pipe_byp0_0_rsvd", "L0_TXPMA_TM_5", "TXPMA_TM_5_31_8_rsvd", "ana_bscan_byp0_7_4_rsvd", "TM_TX_bscan_sel", "TM_force_TX_bscan_sel", "TM_TX_bscan_data", "TM_force_TX_bscan_data", "L0_TXPMA_TM_6", "TXPMA_TM_6_31_8_rsvd", "TM_TX_enable_isi_lpbk", "TM_force_TX_enable_isi_lpbk", "TM_TX_enable_ser_lpbk", "TM_force_TX_enable_ser_lpbk", "TM_TX_enable_rx_lin_lpbk", "TM_force_TX_enable_rx_lin_lpbk", "TM_TX_enable_rcrvd_data_lpbk", "TM_force_TX_enable_rcrvd_data_lpbk", "L0_TXPMA_TM_7", "TXPMA_TM_7_31_8_rsvd", "TM_TX_enable_supply_uphy", "TM_force_TX_enable_supply_uphy", "TM_TX_enable_supply_serializer", "TM_force_TX_enable_supply_serializer", "TM_TX_enable_supply_pipe", "TM_force_TX_enable_supply_pipe", "TM_TX_enable_supply_hsclk", "TM_force_TX_enable_supply_hsclk", "L0_TXPMA_TM_8", "TXPMA_TM_8_31_8_rsvd", "ana_ls_lfps_byp0_7_2_rsvd", "TM_TX_ls_lfps_data", "TM_force_TX_ls_lfps_data", "L0_TXPMA_TM_9", "TXPMA_TM_9_31_8_rsvd", "ana_misc0_7_rsvd", "TM_TX_serializer_mode", "TM_force_TX_serializer_mode", "TM_TX_enable_hsclk_division", "TM_force_TX_enable_hsclk_division", "TM_TX_driver_polarity", "TM_force_TX_driver_polarity", "L0_TXPMD_TM_0", "TXPMD_TM_0_31_8_rsvd", "pipe_TM_TX_useg_post_disable_endpos_7_5_rsvd", "pipe_TM_TX_useg_post_disable_endpos", "L0_TXPMD_TM_1", "TXPMD_TM_1_31_8_rsvd", "pipe_TM_TX_useg_post_disable_startpos_7_5_rsvd", "pipe_TM_TX_useg_post_disable_startpos", "L0_TXPMD_TM_10", "TXPMD_TM_10_31_8_rsvd", "pipe_TM_TX_useg_pre_emphasis_endpos_7_5_rsvd", "pipe_TM_TX_useg_pre_emphasis_endpos", "L0_TXPMD_TM_11", "TXPMD_TM_11_31_8_rsvd", "pipe_TM_TX_useg_pre_emphasis_startpos_7_5_rsvd", "pipe_TM_TX_useg_pre_emphasis_startpos", "L0_TXPMD_TM_12", "TXPMD_TM_12_31_8_rsvd", "pipe_TM_TX_useg_pre_mainsel_endpos_7_5_rsvd", "pipe_TM_TX_useg_pre_mainsel_endpos", "L0_TXPMD_TM_13", "TXPMD_TM_13_31_8_rsvd", "pipe_TM_TX_useg_pre_mainsel_startpos_7_5_rsvd", "pipe_TM_TX_useg_pre_mainsel_startpos", "L0_TXPMD_TM_14", "TXPMD_TM_14_31_8_rsvd", "pipe_TM_TX_useg_pre_margin_endpos_7_5_rsvd", "pipe_TM_TX_useg_pre_margin_endpos", "L0_TXPMD_TM_15", "TXPMD_TM_15_31_8_rsvd", "pipe_TM_TX_useg_pre_margin_startpos_7_5_rsvd", "pipe_TM_TX_useg_pre_margin_startpos", "L0_TXPMD_TM_16", "TXPMD_TM_16_31_8_rsvd", "pipe_TM_TX_lseg_post_disable_endpos_7_5_rsvd", "pipe_TM_TX_lseg_post_disable_endpos", "L0_TXPMD_TM_17", "TXPMD_TM_17_31_8_rsvd", "pipe_TM_TX_lseg_post_disable_startpos_7_5_rsvd", "pipe_TM_TX_lseg_post_disable_startpos", "L0_TXPMD_TM_18", "TXPMD_TM_18_31_8_rsvd", "pipe_TM_TX_lseg_post_emphasis_endpos_7_5_rsvd", "pipe_TM_TX_lseg_post_emphasis_endpos", "L0_TXPMD_TM_19", "TXPMD_TM_19_31_8_rsvd", "pipe_TM_TX_lseg_post_emphasis_startpos_7_5_rsvd", "pipe_TM_TX_lseg_post_emphasis_startpos", "L0_TXPMD_TM_2", "TXPMD_TM_2_31_8_rsvd", "pipe_TM_TX_useg_post_emphasis_endpos_7_5_rsvd", "pipe_TM_TX_useg_post_emphasis_endpos", "L0_TXPMD_TM_20", "TXPMD_TM_20_31_8_rsvd", "pipe_TM_TX_lseg_post_mainsel_endpos_7_5_rsvd", "pipe_TM_TX_lseg_post_mainsel_endpos", "L0_TXPMD_TM_21", "TXPMD_TM_21_31_8_rsvd", "pipe_TM_TX_lseg_post_mainsel_startpos_7_5_rsvd", "pipe_TM_TX_lseg_post_mainsel_startpos", "L0_TXPMD_TM_22", "TXPMD_TM_22_31_8_rsvd", "pipe_TM_TX_lseg_post_margin_endpos_7_5_rsvd", "pipe_TM_TX_lseg_post_margin_endpos", "L0_TXPMD_TM_23", "TXPMD_TM_23_31_8_rsvd", "pipe_TM_TX_lseg_post_margin_startpos_7_5_rsvd", "pipe_TM_TX_lseg_post_margin_startpos", "L0_TXPMD_TM_24", "TXPMD_TM_24_31_8_rsvd", "pipe_TM_TX_lseg_pre_disable_endpos_7_5_rsvd", "pipe_TM_TX_lseg_pre_disable_endpos", "L0_TXPMD_TM_25", "TXPMD_TM_25_31_8_rsvd", "pipe_TM_TX_lseg_pre_disable_startpos_7_5_rsvd", "pipe_TM_TX_lseg_pre_disable_startpos", "L0_TXPMD_TM_26", "TXPMD_TM_26_31_8_rsvd", "pipe_TM_TX_lseg_pre_emphasis_endpos_7_5_rsvd", "pipe_TM_TX_lseg_pre_emphasis_endpos", "L0_TXPMD_TM_27", "TXPMD_TM_27_31_8_rsvd", "pipe_TM_TX_lseg_pre_emphasis_startpos_7_5_rsvd", "pipe_TM_TX_lseg_pre_emphasis_startpos", "L0_TXPMD_TM_28", "TXPMD_TM_28_31_8_rsvd", "pipe_TM_TX_lseg_pre_mainsel_endpos_7_5_rsvd", "pipe_TM_TX_lseg_pre_mainsel_endpos", "L0_TXPMD_TM_29", "TXPMD_TM_29_31_8_rsvd", "pipe_TM_TX_lseg_pre_mainsel_startpos_7_5_rsvd", "pipe_TM_TX_lseg_pre_mainsel_startpos", "L0_TXPMD_TM_3", "TXPMD_TM_3_31_8_rsvd", "pipe_TM_TX_useg_post_emphasis_startpos_7_5_rsvd", "pipe_TM_TX_useg_post_emphasis_startpos", "L0_TXPMD_TM_30", "TXPMD_TM_30_31_8_rsvd", "pipe_TM_TX_lseg_pre_margin_endpos_7_5_rsvd", "pipe_TM_TX_lseg_pre_margin_endpos", "L0_TXPMD_TM_31", "TXPMD_TM_31_31_8_rsvd", "pipe_TM_TX_lseg_pre_margin_startpos_7_5_rsvd", "pipe_TM_TX_lseg_pre_margin_startpos", "L0_TXPMD_TM_32", "TXPMD_TM_32_31_8_rsvd", "pipe_TM_TX_pre_fs_division_coef_7_0", "L0_TXPMD_TM_33", "TXPMD_TM_33_31_8_rsvd", "pipe_TM_TX_pre_fs_division_coef_15_8", "L0_TXPMD_TM_34", "TXPMD_TM_34_31_8_rsvd", "pipe_TM_TX_main_fs_division_coef_7_0", "L0_TXPMD_TM_35", "TXPMD_TM_35_31_8_rsvd", "pipe_TM_TX_main_fs_division_coef_15_8", "L0_TXPMD_TM_36", "TXPMD_TM_36_31_8_rsvd", "pipe_TM_TX_post_fs_division_coef_7_0", "L0_TXPMD_TM_37", "TXPMD_TM_37_31_8_rsvd", "pipe_TM_TX_post_fs_division_coef_15_8", "L0_TXPMD_TM_38", "TXPMD_TM_38_31_8_rsvd", "pipe_TM_TX_enable_swnw_cntrl_byp", "pipe_TM_TX_enable_Tristate_byp", "pipe_TM_TX_Tristate", "TM_TX_driverldo_rxdet_byp", "TM_TX_driverldo_idle_byp", "TM_TX_driverldo_en_rxdet_byp", "TM_TX_driverldo_en_idle_byp", "L0_TXPMD_TM_39", "TXPMD_TM_39_31_8_rsvd", "ana_mphy_byp0_7_3_rsvd", "mphy_TM_TX_ovrd_deemph_trim", "mphy_TM_TX_enable_deemph", "mphy_TM_TX_ovrd_enable_deemph", "L0_TXPMD_TM_4", "TXPMD_TM_4_31_8_rsvd", "pipe_TM_TX_useg_post_mainsel_endpos_7_5_rsvd", "pipe_TM_TX_useg_post_mainsel_endpos", "L0_TXPMD_TM_40", "TXPMD_TM_40_31_8_rsvd", "mphy_TM_TX_deemph_trim_7_0", "L0_TXPMD_TM_41", "TXPMD_TM_41_31_8_rsvd", "mphy_TM_TX_deemph_trim_15_8", "L0_TXPMD_TM_42", "TXPMD_TM_42_31_8_rsvd", "mphy_TM_TX_ovrd_ls_data", "mphy_TM_TX_enable_ovrd_ls_data", "L0_TXPMD_TM_43", "TXPMD_TM_43_31_8_rsvd", "ana_mphy_byp4_7_4_rsvd", "mphy_TM_TX_ovrd_ls_data_bar", "L0_TXPMD_TM_44", "TXPMD_TM_44_31_8_rsvd", "ana_pipe_byp38_7_6_rsvd", "pipe_TM_TX_en_pre_lfps_path", "pipe_TM_TX_ovrd_en_pre_lfps_path", "pipe_TM_TX_en_post_lfps_path", "pipe_TM_TX_ovrd_en_post_lfps_path", "pipe_TM_TX_en_main_lfps_path", "pipe_TM_TX_ovrd_en_main_lfps_path", "L0_TXPMD_TM_45", "TXPMD_TM_45_31_8_rsvd", "ana_dp_byp0_7_6_rsvd", "dp_TM_TX_dp_enable_post2_path", "dp_TM_TX_ovrd_dp_enable_post2_path", "dp_TM_TX_dp_enable_post1_path", "dp_TM_TX_ovrd_dp_enable_post1_path", "dp_TM_TX_dp_enable_main_path", "dp_TM_TX_ovrd_dp_enable_main_path", "L0_TXPMD_TM_46", "TXPMD_TM_46_31_8_rsvd", "ana_pipe_byp39_7_6_rsvd", "pipe_TM_TX_pipe_enable_pre_path", "pipe_TM_TX_ovrd_pipe_enable_pre_path", "pipe_TM_TX_pipe_enable_post_path", "pipe_TM_TX_ovrd_pipe_enable_post_path", "pipe_TM_TX_pipe_enable_main_path", "pipe_TM_TX_ovrd_pipe_enable_main_path", "L0_TXPMD_TM_47", "TXPMD_TM_47_31_8_rsvd", "TM_TX_RSVD1", "L0_TXPMD_TM_48", "TXPMD_TM_48_31_8_rsvd", "ana_misc2_7_6_rsvd", "TM_force_resultant_margining_factor", "TM_resultant_margining_factor", "L0_TXPMD_TM_5", "TXPMD_TM_5_31_8_rsvd", "pipe_TM_TX_useg_post_mainsel_startpos_7_5_rsvd", "pipe_TM_TX_useg_post_mainsel_startpos", "L0_TXPMD_TM_6", "TXPMD_TM_6_31_8_rsvd", "pipe_TM_TX_useg_post_margin_endpos_7_5_rsvd", "pipe_TM_TX_useg_post_margin_endpos", "L0_TXPMD_TM_7", "TXPMD_TM_7_31_8_rsvd", "pipe_TM_TX_useg_post_margin_startpos_7_5_rsvd", "pipe_TM_TX_useg_post_margin_startpos", "L0_TXPMD_TM_8", "TXPMD_TM_8_31_8_rsvd", "pipe_TM_TX_useg_pre_disable_endpos_7_5_rsvd", "pipe_TM_TX_useg_pre_disable_endpos", "L0_TXPMD_TM_9", "TXPMD_TM_9_31_8_rsvd", "pipe_TM_TX_useg_pre_disable_startpos_7_5_rsvd", "pipe_TM_TX_useg_pre_disable_startpos", "L0_TX_ANA_TM_0", "TX_ANA_TM_0_31_8_rsvd", "ana_byp0_7_6_rsvd", "pipe_TX_dn_rxdet", "force_pipe_TX_dn_rxdet", "pipe_TX_dp_rxdet", "force_pipe_TX_dp_rxdet", "ana_byp0_1_0_rsvd", "L0_TX_ANA_TM_10", "TX_ANA_TM_10_31_8_rsvd", "mphy_hs_powerup_time", "mphy_TX_HS_Equalizer_Setting", "force_mphy_TX_HS_Equalizer_Setting", "L0_TX_ANA_TM_112", "TX_ANA_TM_112_31_8_rsvd", "ana_byp25_7_6_rsvd", "force_pipe_TX_enable_lfps", "force_pipe_TX_enable_idle_mode", "L0_TX_ANA_TM_113", "TX_ANA_TM_113_31_8_rsvd", "mphy_TX_driverldo_prog", "L0_TX_ANA_TM_114", "TX_ANA_TM_114_31_8_rsvd", "ana_byp27_7_5_rsvd", "force_mphy_TX_driverldo_prog", "L0_TX_ANA_TM_115", "TX_ANA_TM_115_31_8_rsvd", "ana_byp28_7_rsvd", "pipe_TX_GetLocalPresetCoefficients", "force_pipe_TX_GetLocalPresetCoefficients", "TX_pmadig_digital_reset_n", "force_TX_pmadig_digital_reset_n", "TX_ana_if_rate", "force_TX_ana_if_rate", "L0_TX_ANA_TM_116", "TX_ANA_TM_116_31_8_rsvd", "ana_byp29_7_rsvd", "pipe_TX_LocalPresetIndex", "force_pipe_TX_LocalPresetIndex", "mphy_TX_en_lane_ls_clk", "force_mphy_TX_en_lane_ls_clk", "L0_TX_ANA_TM_117", "TX_ANA_TM_117_31_8_rsvd", "multilane_byp1_7_6_rsvd", "TX_pcie_4x_cfg_en", "force_TX_pcie_4x_cfg_en", "TX_pcie_2x_cfg_en", "force_TX_pcie_2x_cfg_en", "TX_dp_multilane_cfg_en", "force_TX_dp_multilane_cfg_en", "L0_TX_ANA_TM_118", "TX_ANA_TM_118_31_8_rsvd", "ana_byp30_7_4_rsvd", "force_TX_Deemph_17_12", "force_TX_Deemph_11_6", "force_TX_Deemph_5_0", "force_TX_Deemph_17_0", "L0_TX_ANA_TM_13", "TX_ANA_TM_13_31_8_rsvd", "ana_byp13_7_4_rsvd", "TX_swap_polarity", "force_TX_swap_polarity", "mphy_TX_Tristate", "force_mphy_TX_Tristate", "L0_TX_ANA_TM_14", "TX_ANA_TM_14_31_8_rsvd", "ana_byp14_7_6_rsvd", "pipe_TX_fast_est_common_mode", "force_pipe_TX_fast_est_common_mode", "ana_byp14_3_0_rsvd", "L0_TX_ANA_TM_15", "TX_ANA_TM_15_31_8_rsvd", "pipe_TX_Swing", "force_pipe_TX_Swing", "pipe_TX_rxdet_discharge", "force_pipe_TX_rxdet_discharge", "pipe_TX_rxdet_charge", "force_pipe_TX_rxdet_charge", "force_pipe_TX_enable_rxdet", "L0_TX_ANA_TM_16", "TX_ANA_TM_16_31_8_rsvd", "ana_byp16_7_4_rsvd", "pipe_TX_Margin", "force_pipe_TX_Margin", "L0_TX_ANA_TM_18", "TX_ANA_TM_18_31_8_rsvd", "pipe_TX_Deemph_7_0", "L0_TX_ANA_TM_19", "TX_ANA_TM_19_31_8_rsvd", "pipe_TX_Deemph_15_8", "L0_TX_ANA_TM_20", "TX_ANA_TM_20_31_8_rsvd", "ana_byp20_7_5_rsvd", "TX_serializer_rst_rel", "force_TX_serializer_rst_rel", "force_mphy_TX_HS_SlewRate", "pipe_TX_Deemph_17_16", "L0_TX_ANA_TM_21", "TX_ANA_TM_21_31_8_rsvd", "ana_byp21_7_6_rsvd", "pipe_TX_coef_calc_clk", "force_pipe_TX_coef_calc_clk", "pipe_TX_coef_calc_fsm_reset_b", "force_pipe_TX_coef_calc_fsm_reset_b", "pipe_TX_Deemph_ctrl_sel", "force_pipe_TX_Deemph_ctrl_sel", "L0_TX_ANA_TM_3", "TX_ANA_TM_3_31_8_rsvd", "TX_hs_ser_rstb", "force_TX_hs_ser_rstb", "TX_hs_burst", "force_TX_hs_burst", "TX_serializer_enable", "force_TX_serializer_enable", "force_TX_enable_supply_serializer", "L0_TX_ANA_TM_4", "TX_ANA_TM_4_31_8_rsvd", "ana_byp4_7_rsvd", "force_TX_lseg_dn_rescal_code", "L0_TX_ANA_TM_5", "TX_ANA_TM_5_31_8_rsvd", "ana_byp5_7_rsvd", "force_TX_useg_dp_rescal_code", "L0_TX_ANA_TM_85", "TX_ANA_TM_85_31_8_rsvd", "dig_byp25_7_6_rsvd", "TX_HIBERN8_CTRL", "dig_byp25_3_rsvd", "TX_SEND_MSB_FIRST", "dig_byp25_1_rsvd", "TX_DIF_N", "L0_TX_ANA_TM_87", "TX_ANA_TM_87_31_8_rsvd", "dig_byp27_7_4_rsvd", "TX_SM_status", "L0_TX_ANA_TM_88", "TX_ANA_TM_88_31_8_rsvd", "TX_comp_pat_high_time_regs", "L0_TX_ANA_TM_89", "TX_ANA_TM_89_31_8_rsvd", "dig_byp29_7_6_rsvd", "TX_datapath_ctrl_1_regs", "dig_byp29_4_3_rsvd", "initial_disparity", "scrambler_enable", "dig_byp29_0_rsvd", "L0_TX_ANA_TM_9", "TX_ANA_TM_9_31_8_rsvd", "mphy_TX_HS_SlewRate", "L0_TX_ANA_TM_90", "TX_ANA_TM_90_31_8_rsvd", "dig_byp30_7_6_rsvd", "TX_bypass_bcnt_lpback_regs", "dig_byp30_4_0_rsvd", "L0_TX_ANA_TM_95", "TX_ANA_TM_95_31_8_rsvd", "ana_byp63_7_6_rsvd", "TX_TM_EN_PROG_SYNC_PATTERN", "TX_EXTRA_HS_BURST_IN_LCC", "ana_byp22_1_0_rsvd", "L0_TX_ANA_TM_96", "TX_ANA_TM_96_31_8_rsvd", "TX_TM_PROG_SYNC_PATTERN1", "L0_TX_ANA_TM_97", "TX_ANA_TM_97_31_8_rsvd", "TX_TM_PROG_SYNC_PATTERN2", "L0_TX_DIG_TM_100", "TX_DIG_TM_100_31_8_rsvd", "TX_serialiser_supply_enable_threshold", "L0_TX_DIG_TM_101", "TX_DIG_TM_101_31_8_rsvd", "TX_serialiser_enable_threshold", "L0_TX_DIG_TM_102", "TX_DIG_TM_102_31_8_rsvd", "force_TX_ANA_LL_EN", "TX_ANA_LL_EN", "force_delay_cnt_threshold", "force_TX_mphy_trst_threshold", "force_TX_ldo_threshold", "force_TX_serialiser_enable_threshold", "force_TX_serialiser_supply_enable_threshold", "force_TX_pipe_supply_enable_threshold", "L0_TX_DIG_TM_103", "TX_DIG_TM_103_31_8_rsvd", "force_bg_en", "force_calib_en", "force_pll_en", "force_PSO", "bg_en", "calib_en", "pll_en", "PSO", "L0_TX_DIG_TM_104", "TX_DIG_TM_104_31_8_rsvd", "TX_ldo_threshold", "L0_TX_DIG_TM_105", "TX_DIG_TM_105_31_8_rsvd", "TX_mphy_trst_threshold", "L0_TX_DIG_TM_106", "TX_DIG_TM_106_31_8_rsvd", "delay_cnt_threshold", "L0_TX_DIG_TM_107", "TX_DIG_TM_107_31_8_rsvd", "dig_byp42_7_rsvd", "force_P3toP0_phystatus_pulse", "enable_hs_clk_division", "TESTDIGOUT_sel", "force_TESTDIGOUT_sel", "L0_TX_DIG_TM_108", "TX_DIG_TM_108_31_8_rsvd", "ana_byp43_7_rsvd", "TX_ext_data_delay", "force_TX_ext_data_delay", "force_TX_data_delay", "force_uphy_txpma_opmode", "L0_TX_DIG_TM_109", "TX_DIG_TM_109_31_8_rsvd", "uphy_txpma_opmode", "L0_TX_DIG_TM_110", "TX_DIG_TM_110_31_8_rsvd", "TX_data_delay", "L0_TX_DIG_TM_111", "TX_DIG_TM_111_31_8_rsvd", "tx_da_spare", "L0_TX_DIG_TM_61", "TX_DIG_TM_61_31_8_rsvd", "MPHY_pll_gear", "dig_byp1_5_4_rsvd", "bypass_enc", "dig_byp1_2_rsvd", "bypass_scram", "force_bypass_scram", "L0_TX_DIG_TM_62", "TX_DIG_TM_62_31_8_rsvd", "G0_BIT_PER_CNT", "L0_TX_DIG_TM_65", "TX_DIG_TM_65_31_8_rsvd", "force_TX_RXDET_PROBE_THRESHOLD", "force_TX_RXDET_END_CH_THRESHOLD", "force_TX_RXDET_START_CH_THRESHOLD", "force_TX_RXDET_END_DCH_THRESHOLD", "force_TX_RXDET_START_DCH_THRESHOLD", "TX_en_full_calib", "force_TX_en_full_calib", "dig_byp5_0_rsvd", "L0_TX_DIG_TM_67", "TX_DIG_TM_67_31_8_rsvd", "TX_mphy_ser_threshold", "L0_TX_DIG_TM_68", "TX_DIG_TM_68_31_8_rsvd", "TX_ser_sup_threshold", "L0_TX_DIG_TM_69", "TX_DIG_TM_69_31_8_rsvd", "TX_mphy_sup_threshold", "L0_TX_DIG_TM_76", "TX_DIG_TM_76_31_8_rsvd", "TX_RXDET_START_DCH_THRESHOLD_7_0", "L0_TX_DIG_TM_77", "TX_DIG_TM_77_31_8_rsvd", "TX_RXDET_END_DCH_THRESHOLD_11_8", "TX_RXDET_START_DCH_THRESHOLD_11_8", "L0_TX_DIG_TM_78", "TX_DIG_TM_78_31_8_rsvd", "TX_RXDET_END_DCH_THRESHOLD_7_0", "L0_TX_DIG_TM_79", "TX_DIG_TM_79_31_8_rsvd", "TX_RXDET_START_CH_THRESHOLD_7_0", "L0_TX_DIG_TM_80", "TX_DIG_TM_80_31_8_rsvd", "TX_RXDET_END_CH_THRESHOLD_11_8", "TX_RXDET_START_CH_THRESHOLD_11_8", "L0_TX_DIG_TM_81", "TX_DIG_TM_81_31_8_rsvd", "TX_RXDET_END_CH_THRESHOLD_7_0", "L0_TX_DIG_TM_82", "TX_DIG_TM_82_31_8_rsvd", "TX_RXDET_PROBE_THRESHOLD_7_0", "L0_TX_DIG_TM_83", "TX_DIG_TM_83_31_8_rsvd", "dig_byp23_7_4_rsvd", "TX_RXDET_PROBE_THRESHOLD_11_8", "L0_TX_DIG_TM_84", "TX_DIG_TM_84_31_8_rsvd", "TX_DIF_P", "TX_DITHER_1P", "TX_DITHER_1N", "TX_DITHER_EN", "dig_byp24_3_rsvd", "TX_PhyDIRDY_SoC_MODE", "dig_byp24_1_rsvd", "TX_read_shadow", "L0_TX_DIG_TM_91", "TX_DIG_TM_91_31_8_rsvd", "TX_CfgClk_Freq", "L0_TX_DIG_TM_92", "TX_DIG_TM_92_31_8_rsvd", "TX_PHYDIRDY_PULL_UP_LATENCY", "L0_TX_DIG_TM_98", "TX_DIG_TM_98_31_8_rsvd", "dig_byp33_7_6_rsvd", "force_rd_value", "force_rd", "TX_ser_iso_ctrl_bar", "force_TX_ser_iso_ctrl_bar", "TX_iso_ctrl_bar", "force_TX_iso_ctrl_bar", "L0_TX_DIG_TM_99", "TX_DIG_TM_99_31_8_rsvd", "TX_pipe_supply_enable_threshold", "L0_UPHY_GLOBAL_CTRL", "UPHY_GLOBAL_CTRL_31_8_rsvd", "UPHY_GLOBAL_CTRL_7_rsvd", "UPHY_GLOBAL_CTRL_6_rsvd", "UPHY_GLOBAL_CTRL_5_rsvd", "pclk_select", "mphy_g3_bist_enable", "multi_rate_enable", "mphy_gear_select", "L1_ANADIG_BYPASS", "L1_BIST_CTRL_1", "L1_BIST_CTRL_2", "L1_BIST_ERR_CTR_H", "L1_BIST_ERR_CTR_L", "L1_BIST_ERR_INJ_POINT_L", "L1_BIST_FILLER_OUT", "L1_BIST_FORCE_MK_RST", "L1_BIST_FRM_IDLE_TIME", "L1_BIST_IDLE_CHAR_L", "L1_BIST_IDLE_TIME", "L1_BIST_LOW_PULSE_TIME", "L1_BIST_MARKER_IDLE_H", "L1_BIST_MARKER_L", "L1_BIST_PKT_CTR_H", "L1_BIST_PKT_CTR_L", "L1_BIST_PKT_NUM", "L1_BIST_RUNLEN_ERR_INJ_H", "L1_BIST_RUN_LEN_L", "L1_BIST_TEST_PAT_1", "L1_BIST_TEST_PAT_2", "L1_BIST_TEST_PAT_3", "L1_BIST_TEST_PAT_4", "L1_BIST_TEST_PAT_MSBS", "L1_BIST_TOTAL_PULSE_TIME", "L1_CLK_DIV_CNT", "L1_DATA_BUS_WID", "L1_MPHY_CFG_HIB8", "L1_MPHY_CFG_HS_GEAR", "L1_MPHY_CFG_HS_RATE", "L1_MPHY_CFG_MODE", "L1_MPHY_CFG_PWM", "L1_MPHY_CFG_UPDT", "L1_PLL_FBDIV_FRAC_0_LSB", "L1_PLL_FBDIV_FRAC_1", "L1_PLL_FBDIV_FRAC_2", "L1_PLL_FBDIV_FRAC_3_MSB", "L1_PLL_FBDIV_G1A_LSB", "L1_PLL_FBDIV_G1A_MSB", "L1_PLL_FBDIV_G1B_LSB", "L1_PLL_FBDIV_G1B_MSB", "L1_PLL_FBDIV_G2A_LSB", "L1_PLL_FBDIV_G2A_MSB", "L1_PLL_FBDIV_G2B_LSB", "L1_PLL_FBDIV_G2B_MSB", "L1_PLL_FBDIV_G3A_LSB", "L1_PLL_FBDIV_G3A_MSB", "L1_PLL_FBDIV_G3B_LSB", "L1_PLL_FBDIV_G3B_MSB", "L1_PLL_IPDIV", "L1_PLL_OPDIV_LS", "L1_PLL_PWR_SEQ_WAIT_TIME", "L1_PLL_SS_STEPS_0_LSB", "L1_PLL_SS_STEPS_1_MSB", "L1_PLL_SS_STEP_SIZE_0_LSB", "L1_PLL_SS_STEP_SIZE_1", "L1_PLL_SS_STEP_SIZE_2", "L1_PLL_SS_STEP_SIZE_3_MSB", "L1_PLL_STATUS_READ_0", "L1_PLL_STATUS_READ_1", "L1_PLL_TM_COARSE_CODE_1_2_MSB", "L1_PLL_TM_COARSE_CODE_1_LSB", "L1_PLL_TM_COARSE_CODE_2_LSB", "L1_PLL_TM_COARSE_CODE_3_4_MSB", "L1_PLL_TM_COARSE_CODE_3_LSB", "L1_PLL_TM_COARSE_CODE_4_LSB", "L1_PLL_TM_COARSE_CODE_5_6_MSB", "L1_PLL_TM_COARSE_CODE_5_LSB", "L1_PLL_TM_COARSE_CODE_6_LSB", "L1_PLL_TM_DIV_CNTRLS", "L1_PLL_TM_FORCE_DIV", "L1_PLL_TM_FRAC_OFFSET_0", "L1_PLL_TM_FRAC_OFFSET_1", "L1_PLL_TM_FRAC_OFFSET_2", "L1_PLL_TM_SHARED_0", "L1_SPARE_IN", "L1_SPARE_OUT", "L1_TM_ANA_BYP_1", "L1_TM_ANA_BYP_10", "L1_TM_ANA_BYP_11", "L1_TM_ANA_BYP_12", "L1_TM_ANA_BYP_13", "L1_TM_ANA_BYP_14", "L1_TM_ANA_BYP_15", "L1_TM_ANA_BYP_16", "L1_TM_ANA_BYP_17", "L1_TM_ANA_BYP_18", "L1_TM_ANA_BYP_2", "L1_TM_ANA_BYP_20", "L1_TM_ANA_BYP_21", "L1_TM_ANA_BYP_22", "L1_TM_ANA_BYP_23", "L1_TM_ANA_BYP_3", "L1_TM_ANA_BYP_4", "L1_TM_ANA_BYP_5", "L1_TM_ANA_BYP_7", "L1_TM_ANA_BYP_8", "L1_TM_ANA_BYP_9", "L1_TM_ANA_EQ1", "L1_TM_ANA_E_PI0", "L1_TM_ANA_IQ_PI0", "L1_TM_ANA_MISC0", "L1_TM_AUX_0", "L1_TM_AUX_1", "L1_TM_AUX_2", "L1_TM_AUX_3", "L1_TM_AUX_4", "L1_TM_BG_1", "L1_TM_BG_10", "L1_TM_BG_2", "L1_TM_BG_3", "L1_TM_BG_4", "L1_TM_BG_5", "L1_TM_BG_6", "L1_TM_BG_7", "L1_TM_BG_8", "L1_TM_BG_9", "L1_TM_BSCAN_1", "L1_TM_CDR0", "L1_TM_CDR1", "L1_TM_CDR10", "L1_TM_CDR11", "L1_TM_CDR12", "L1_TM_CDR13", "L1_TM_CDR14", "L1_TM_CDR15", "L1_TM_CDR16", "L1_TM_CDR17", "L1_TM_CDR18", "L1_TM_CDR19", "L1_TM_CDR2", "L1_TM_CDR20", "L1_TM_CDR21", "L1_TM_CDR22", "L1_TM_CDR23", "L1_TM_CDR3", "L1_TM_CDR4", "L1_TM_CDR5", "L1_TM_CDR6", "L1_TM_CDR7", "L1_TM_CDR8", "L1_TM_CDR9", "L1_TM_DFT_1", "L1_TM_DFT_10", "L1_TM_DFT_2", "L1_TM_DFT_3", "L1_TM_DFT_4", "L1_TM_DFT_5", "L1_TM_DFT_6", "L1_TM_DFT_7", "L1_TM_DFT_8", "L1_TM_DFT_9", "L1_TM_DIG_1", "L1_TM_DIG_10", "L1_TM_DIG_11", "L1_TM_DIG_12", "L1_TM_DIG_13", "L1_TM_DIG_14", "L1_TM_DIG_15", "L1_TM_DIG_16", "L1_TM_DIG_17", "L1_TM_DIG_18", "L1_TM_DIG_19", "L1_TM_DIG_2", "L1_TM_DIG_20", "L1_TM_DIG_21", "L1_TM_DIG_22", "L1_TM_DIG_23", "L1_TM_DIG_24", "L1_TM_DIG_25", "L1_TM_DIG_26", "L1_TM_DIG_27", "L1_TM_DIG_28", "L1_TM_DIG_29", "L1_TM_DIG_3", "L1_TM_DIG_30", "L1_TM_DIG_31", "L1_TM_DIG_32", "L1_TM_DIG_33", "L1_TM_DIG_34", "L1_TM_DIG_35", "L1_TM_DIG_36", "L1_TM_DIG_37", "L1_TM_DIG_4", "L1_TM_DIG_5", "L1_TM_DIG_6", "L1_TM_DIG_7", "L1_TM_DIG_8", "L1_TM_DIG_9", "L1_TM_EQ0", "L1_TM_EQ1", "L1_TM_EQ10", "L1_TM_EQ11", "L1_TM_EQ12", "L1_TM_EQ2", "L1_TM_EQ3", "L1_TM_EQ4", "L1_TM_EQ5", "L1_TM_EQ6", "L1_TM_EQ7", "L1_TM_EQ8", "L1_TM_EQ9", "L1_TM_EQ_OFFS1", "L1_TM_EQ_ST0", "L1_TM_EQ_ST1", "L1_TM_EQ_ST2", "L1_TM_EYESURF_ST0", "L1_TM_EYESURF_ST1", "L1_TM_EYE_SURF0", "L1_TM_EYE_SURF1", "L1_TM_EYE_SURF2", "L1_TM_EYE_SURF3", "L1_TM_EYE_SURF4", "L1_TM_EYE_SURF5", "L1_TM_EYE_SURF6", "L1_TM_EYE_SURF7", "L1_TM_EYE_SURF8", "L1_TM_EYE_SURF9", "L1_TM_E_ILL0", "L1_TM_E_ILL1", "L1_TM_E_ILL10", "L1_TM_E_ILL2", "L1_TM_E_ILL3", "L1_TM_E_ILL4", "L1_TM_E_ILL5", "L1_TM_E_ILL6", "L1_TM_E_ILL7", "L1_TM_E_ILL8", "L1_TM_E_ILL9", "L1_TM_FRZ_FSM0", "L1_TM_FRZ_FSM1", "L1_TM_HSRX_ST0", "L1_TM_ILL10", "L1_TM_ILL11", "L1_TM_ILL12", "L1_TM_ILL13", "L1_TM_ILL14", "L1_TM_ILL15", "L1_TM_ILL7", "L1_TM_ILL8", "L1_TM_ILL9", "L1_TM_ILL_STATUS0", "L1_TM_ILL_STATUS1", "L1_TM_ILL_STATUS10", "L1_TM_ILL_STATUS11", "L1_TM_ILL_STATUS2", "L1_TM_ILL_STATUS3", "L1_TM_ILL_STATUS4", "L1_TM_ILL_STATUS5", "L1_TM_ILL_STATUS6", "L1_TM_ILL_STATUS7", "L1_TM_ILL_STATUS8", "L1_TM_ILL_STATUS9", "L1_TM_IQ_ILL0", "L1_TM_IQ_ILL1", "L1_TM_IQ_ILL10", "L1_TM_IQ_ILL2", "L1_TM_IQ_ILL3", "L1_TM_IQ_ILL4", "L1_TM_IQ_ILL5", "L1_TM_IQ_ILL6", "L1_TM_IQ_ILL7", "L1_TM_IQ_ILL8", "L1_TM_IQ_ILL9", "L1_TM_LFPS_1", "L1_TM_LFPS_2", "L1_TM_LFPS_3", "L1_TM_LFPS_4", "L1_TM_LSRX_1", "L1_TM_LSRX_2", "L1_TM_MASK_CFG_UPDT", "L1_TM_MISC0", "L1_TM_MISC1", "L1_TM_MISC2", "L1_TM_MISC3", "L1_TM_MISC4", "L1_TM_MISC_ST_0", "L1_TM_MPHY_SQ_1", "L1_TM_PLL_CLK_DIST_NTRIM_LSB", "L1_TM_PLL_CLK_DIST_PTRIM_LSB", "L1_TM_PLL_COARSE_CODE_LSB", "L1_TM_PLL_COARSE_CODE_SAT_MSB", "L1_TM_PLL_CONST_PMOS", "L1_TM_PLL_CPUMP_CODE_1", "L1_TM_PLL_DIG11", "L1_TM_PLL_DIG12", "L1_TM_PLL_DIG14", "L1_TM_PLL_DIG15", "L1_TM_PLL_DIG16", "L1_TM_PLL_DIG17", "L1_TM_PLL_DIG18", "L1_TM_PLL_DIG19", "L1_TM_PLL_DIG2", "L1_TM_PLL_DIG20", "L1_TM_PLL_DIG21", "L1_TM_PLL_DIG22", "L1_TM_PLL_DIG23", "L1_TM_PLL_DIG24", "L1_TM_PLL_DIG25", "L1_TM_PLL_DIG26", "L1_TM_PLL_DIG4", "L1_TM_PLL_DIG5", "L1_TM_PLL_DIG6", "L1_TM_PLL_DIG7", "L1_TM_PLL_DIG9", "L1_TM_PLL_DIG_29", "L1_TM_PLL_DIG_30", "L1_TM_PLL_DIG_31", "L1_TM_PLL_DIG_32", "L1_TM_PLL_DIG_33", "L1_TM_PLL_DIG_34", "L1_TM_PLL_DIG_35", "L1_TM_PLL_DIG_36", "L1_TM_PLL_DIG_37", "L1_TM_PLL_FBDIV", "L1_TM_PLL_LOOP_FILT", "L1_TM_PLL_LS_CLOCK", "L1_TM_RST_DLY", "L1_TM_RXPMA_1", "L1_TM_RXPMA_ST1", "L1_TM_SAMP0", "L1_TM_SAMP_CODE_E_PH0", "L1_TM_SAMP_CODE_E_PH180", "L1_TM_SAMP_CODE_IQ_PH0", "L1_TM_SAMP_CODE_IQ_PH180", "L1_TM_SAMP_CODE_IQ_PH270", "L1_TM_SAMP_CODE_IQ_PH90", "L1_TM_SAMP_STATUS0", "L1_TM_SAMP_STATUS1", "L1_TM_SAMP_STATUS2", "L1_TM_SAMP_STATUS3", "L1_TM_SAMP_STATUS4", "L1_TM_SAMP_STATUS5", "L1_TM_SD0", "L1_TM_SD1", "L1_TM_SD2", "L1_TM_SD3", "L1_TM_SD4", "L1_TM_SD5", "L1_TM_SD6", "L1_TM_SD_ST_0", "L1_TM_SIGDET_1", "L1_TM_SIGDET_2", "L1_TM_SPARE", "L1_TXPMA_ST_0", "L1_TXPMA_ST_1", "L1_TXPMA_ST_2", "L1_TXPMA_ST_3", "L1_TXPMA_ST_4", "L1_TXPMA_ST_5", "L1_TXPMA_ST_6", "L1_TXPMA_ST_7", "L1_TXPMA_ST_8", "L1_TXPMA_ST_9", "L1_TXPMA_TM_0", "L1_TXPMA_TM_1", "L1_TXPMA_TM_10", "L1_TXPMA_TM_11", "L1_TXPMA_TM_12", "L1_TXPMA_TM_13", "L1_TXPMA_TM_14", "L1_TXPMA_TM_15", "L1_TXPMA_TM_16", "L1_TXPMA_TM_17", "L1_TXPMA_TM_18", "L1_TXPMA_TM_19", "L1_TXPMA_TM_2", "L1_TXPMA_TM_20", "L1_TXPMA_TM_21", "L1_TXPMA_TM_22", "L1_TXPMA_TM_23", "L1_TXPMA_TM_24", "L1_TXPMA_TM_25", "L1_TXPMA_TM_26", "L1_TXPMA_TM_27", "L1_TXPMA_TM_3", "L1_TXPMA_TM_4", "L1_TXPMA_TM_5", "L1_TXPMA_TM_6", "L1_TXPMA_TM_7", "L1_TXPMA_TM_8", "L1_TXPMA_TM_9", "L1_TXPMD_TM_0", "L1_TXPMD_TM_1", "L1_TXPMD_TM_10", "L1_TXPMD_TM_11", "L1_TXPMD_TM_12", "L1_TXPMD_TM_13", "L1_TXPMD_TM_14", "L1_TXPMD_TM_15", "L1_TXPMD_TM_16", "L1_TXPMD_TM_17", "L1_TXPMD_TM_18", "L1_TXPMD_TM_19", "L1_TXPMD_TM_2", "L1_TXPMD_TM_20", "L1_TXPMD_TM_21", "L1_TXPMD_TM_22", "L1_TXPMD_TM_23", "L1_TXPMD_TM_24", "L1_TXPMD_TM_25", "L1_TXPMD_TM_26", "L1_TXPMD_TM_27", "L1_TXPMD_TM_28", "L1_TXPMD_TM_29", "L1_TXPMD_TM_3", "L1_TXPMD_TM_30", "L1_TXPMD_TM_31", "L1_TXPMD_TM_32", "L1_TXPMD_TM_33", "L1_TXPMD_TM_34", "L1_TXPMD_TM_35", "L1_TXPMD_TM_36", "L1_TXPMD_TM_37", "L1_TXPMD_TM_38", "L1_TXPMD_TM_39", "L1_TXPMD_TM_4", "L1_TXPMD_TM_40", "L1_TXPMD_TM_41", "L1_TXPMD_TM_42", "L1_TXPMD_TM_43", "L1_TXPMD_TM_44", "L1_TXPMD_TM_45", "L1_TXPMD_TM_46", "L1_TXPMD_TM_47", "L1_TXPMD_TM_48", "L1_TXPMD_TM_5", "L1_TXPMD_TM_6", "L1_TXPMD_TM_7", "L1_TXPMD_TM_8", "L1_TXPMD_TM_9", "L1_TX_ANA_TM_0", "L1_TX_ANA_TM_10", "L1_TX_ANA_TM_112", "L1_TX_ANA_TM_113", "L1_TX_ANA_TM_114", "L1_TX_ANA_TM_115", "L1_TX_ANA_TM_116", "L1_TX_ANA_TM_117", "L1_TX_ANA_TM_118", "L1_TX_ANA_TM_13", "L1_TX_ANA_TM_14", "L1_TX_ANA_TM_15", "L1_TX_ANA_TM_16", "L1_TX_ANA_TM_18", "L1_TX_ANA_TM_19", "L1_TX_ANA_TM_20", "L1_TX_ANA_TM_21", "L1_TX_ANA_TM_3", "L1_TX_ANA_TM_4", "L1_TX_ANA_TM_5", "L1_TX_ANA_TM_85", "L1_TX_ANA_TM_87", "L1_TX_ANA_TM_88", "L1_TX_ANA_TM_89", "L1_TX_ANA_TM_9", "L1_TX_ANA_TM_90", "L1_TX_ANA_TM_95", "L1_TX_ANA_TM_96", "L1_TX_ANA_TM_97", "L1_TX_DIG_TM_100", "L1_TX_DIG_TM_101", "L1_TX_DIG_TM_102", "L1_TX_DIG_TM_103", "L1_TX_DIG_TM_104", "L1_TX_DIG_TM_105", "L1_TX_DIG_TM_106", "L1_TX_DIG_TM_107", "L1_TX_DIG_TM_108", "L1_TX_DIG_TM_109", "L1_TX_DIG_TM_110", "L1_TX_DIG_TM_111", "L1_TX_DIG_TM_61", "L1_TX_DIG_TM_62", "L1_TX_DIG_TM_65", "L1_TX_DIG_TM_67", "L1_TX_DIG_TM_68", "L1_TX_DIG_TM_69", "L1_TX_DIG_TM_76", "L1_TX_DIG_TM_77", "L1_TX_DIG_TM_78", "L1_TX_DIG_TM_79", "L1_TX_DIG_TM_80", "L1_TX_DIG_TM_81", "L1_TX_DIG_TM_82", "L1_TX_DIG_TM_83", "L1_TX_DIG_TM_84", "L1_TX_DIG_TM_91", "L1_TX_DIG_TM_92", "L1_TX_DIG_TM_98", "L1_TX_DIG_TM_99", "L1_UPHY_GLOBAL_CTRL", "L2_ANADIG_BYPASS", "L2_BIST_CTRL_1", "L2_BIST_CTRL_2", "L2_BIST_ERR_CTR_H", "L2_BIST_ERR_CTR_L", "L2_BIST_ERR_INJ_POINT_L", "L2_BIST_FILLER_OUT", "L2_BIST_FORCE_MK_RST", "L2_BIST_FRM_IDLE_TIME", "L2_BIST_IDLE_CHAR_L", "L2_BIST_IDLE_TIME", "L2_BIST_LOW_PULSE_TIME", "L2_BIST_MARKER_IDLE_H", "L2_BIST_MARKER_L", "L2_BIST_PKT_CTR_H", "L2_BIST_PKT_CTR_L", "L2_BIST_PKT_NUM", "L2_BIST_RUNLEN_ERR_INJ_H", "L2_BIST_RUN_LEN_L", "L2_BIST_TEST_PAT_1", "L2_BIST_TEST_PAT_2", "L2_BIST_TEST_PAT_3", "L2_BIST_TEST_PAT_4", "L2_BIST_TEST_PAT_MSBS", "L2_BIST_TOTAL_PULSE_TIME", "L2_CLK_DIV_CNT", "L2_DATA_BUS_WID", "L2_MPHY_CFG_HIB8", "L2_MPHY_CFG_HS_GEAR", "L2_MPHY_CFG_HS_RATE", "L2_MPHY_CFG_MODE", "L2_MPHY_CFG_PWM", "L2_MPHY_CFG_UPDT", "L2_PLL_FBDIV_FRAC_0_LSB", "L2_PLL_FBDIV_FRAC_1", "L2_PLL_FBDIV_FRAC_2", "L2_PLL_FBDIV_FRAC_3_MSB", "L2_PLL_FBDIV_G1A_LSB", "L2_PLL_FBDIV_G1A_MSB", "L2_PLL_FBDIV_G1B_LSB", "L2_PLL_FBDIV_G1B_MSB", "L2_PLL_FBDIV_G2A_LSB", "L2_PLL_FBDIV_G2A_MSB", "L2_PLL_FBDIV_G2B_LSB", "L2_PLL_FBDIV_G2B_MSB", "L2_PLL_FBDIV_G3A_LSB", "L2_PLL_FBDIV_G3A_MSB", "L2_PLL_FBDIV_G3B_LSB", "L2_PLL_FBDIV_G3B_MSB", "L2_PLL_IPDIV", "L2_PLL_OPDIV_LS", "L2_PLL_PWR_SEQ_WAIT_TIME", "L2_PLL_SS_STEPS_0_LSB", "L2_PLL_SS_STEPS_1_MSB", "L2_PLL_SS_STEP_SIZE_0_LSB", "L2_PLL_SS_STEP_SIZE_1", "L2_PLL_SS_STEP_SIZE_2", "L2_PLL_SS_STEP_SIZE_3_MSB", "L2_PLL_STATUS_READ_0", "L2_PLL_STATUS_READ_1", "L2_PLL_TM_COARSE_CODE_1_2_MSB", "L2_PLL_TM_COARSE_CODE_1_LSB", "L2_PLL_TM_COARSE_CODE_2_LSB", "L2_PLL_TM_COARSE_CODE_3_4_MSB", "L2_PLL_TM_COARSE_CODE_3_LSB", "L2_PLL_TM_COARSE_CODE_4_LSB", "L2_PLL_TM_COARSE_CODE_5_6_MSB", "L2_PLL_TM_COARSE_CODE_5_LSB", "L2_PLL_TM_COARSE_CODE_6_LSB", "L2_PLL_TM_DIV_CNTRLS", "L2_PLL_TM_FORCE_DIV", "L2_PLL_TM_FRAC_OFFSET_0", "L2_PLL_TM_FRAC_OFFSET_1", "L2_PLL_TM_FRAC_OFFSET_2", "L2_PLL_TM_SHARED_0", "L2_SPARE_IN", "L2_SPARE_OUT", "L2_TM_ANA_BYP_1", "L2_TM_ANA_BYP_10", "L2_TM_ANA_BYP_11", "L2_TM_ANA_BYP_12", "L2_TM_ANA_BYP_13", "L2_TM_ANA_BYP_14", "L2_TM_ANA_BYP_15", "L2_TM_ANA_BYP_16", "L2_TM_ANA_BYP_17", "L2_TM_ANA_BYP_18", "L2_TM_ANA_BYP_2", "L2_TM_ANA_BYP_20", "L2_TM_ANA_BYP_21", "L2_TM_ANA_BYP_22", "L2_TM_ANA_BYP_23", "L2_TM_ANA_BYP_3", "L2_TM_ANA_BYP_4", "L2_TM_ANA_BYP_5", "L2_TM_ANA_BYP_7", "L2_TM_ANA_BYP_8", "L2_TM_ANA_BYP_9", "L2_TM_ANA_EQ1", "L2_TM_ANA_E_PI0", "L2_TM_ANA_IQ_PI0", "L2_TM_ANA_MISC0", "L2_TM_AUX_0", "L2_TM_AUX_1", "L2_TM_AUX_2", "L2_TM_AUX_3", "L2_TM_AUX_4", "L2_TM_BG_1", "L2_TM_BG_10", "L2_TM_BG_2", "L2_TM_BG_3", "L2_TM_BG_4", "L2_TM_BG_5", "L2_TM_BG_6", "L2_TM_BG_7", "L2_TM_BG_8", "L2_TM_BG_9", "L2_TM_BSCAN_1", "L2_TM_CDR0", "L2_TM_CDR1", "L2_TM_CDR10", "L2_TM_CDR11", "L2_TM_CDR12", "L2_TM_CDR13", "L2_TM_CDR14", "L2_TM_CDR15", "L2_TM_CDR16", "L2_TM_CDR17", "L2_TM_CDR18", "L2_TM_CDR19", "L2_TM_CDR2", "L2_TM_CDR20", "L2_TM_CDR21", "L2_TM_CDR22", "L2_TM_CDR23", "L2_TM_CDR3", "L2_TM_CDR4", "L2_TM_CDR5", "L2_TM_CDR6", "L2_TM_CDR7", "L2_TM_CDR8", "L2_TM_CDR9", "L2_TM_DFT_1", "L2_TM_DFT_10", "L2_TM_DFT_2", "L2_TM_DFT_3", "L2_TM_DFT_4", "L2_TM_DFT_5", "L2_TM_DFT_6", "L2_TM_DFT_7", "L2_TM_DFT_8", "L2_TM_DFT_9", "L2_TM_DIG_1", "L2_TM_DIG_10", "L2_TM_DIG_11", "L2_TM_DIG_12", "L2_TM_DIG_13", "L2_TM_DIG_14", "L2_TM_DIG_15", "L2_TM_DIG_16", "L2_TM_DIG_17", "L2_TM_DIG_18", "L2_TM_DIG_19", "L2_TM_DIG_2", "L2_TM_DIG_20", "L2_TM_DIG_21", "L2_TM_DIG_22", "L2_TM_DIG_23", "L2_TM_DIG_24", "L2_TM_DIG_25", "L2_TM_DIG_26", "L2_TM_DIG_27", "L2_TM_DIG_28", "L2_TM_DIG_29", "L2_TM_DIG_3", "L2_TM_DIG_30", "L2_TM_DIG_31", "L2_TM_DIG_32", "L2_TM_DIG_33", "L2_TM_DIG_34", "L2_TM_DIG_35", "L2_TM_DIG_36", "L2_TM_DIG_37", "L2_TM_DIG_4", "L2_TM_DIG_5", "L2_TM_DIG_6", "L2_TM_DIG_7", "L2_TM_DIG_8", "L2_TM_DIG_9", "L2_TM_EQ0", "L2_TM_EQ1", "L2_TM_EQ10", "L2_TM_EQ11", "L2_TM_EQ12", "L2_TM_EQ2", "L2_TM_EQ3", "L2_TM_EQ4", "L2_TM_EQ5", "L2_TM_EQ6", "L2_TM_EQ7", "L2_TM_EQ8", "L2_TM_EQ9", "L2_TM_EQ_OFFS1", "L2_TM_EQ_ST0", "L2_TM_EQ_ST1", "L2_TM_EQ_ST2", "L2_TM_EYESURF_ST0", "L2_TM_EYESURF_ST1", "L2_TM_EYE_SURF0", "L2_TM_EYE_SURF1", "L2_TM_EYE_SURF2", "L2_TM_EYE_SURF3", "L2_TM_EYE_SURF4", "L2_TM_EYE_SURF5", "L2_TM_EYE_SURF6", "L2_TM_EYE_SURF7", "L2_TM_EYE_SURF8", "L2_TM_EYE_SURF9", "L2_TM_E_ILL0", "L2_TM_E_ILL1", "L2_TM_E_ILL10", "L2_TM_E_ILL2", "L2_TM_E_ILL3", "L2_TM_E_ILL4", "L2_TM_E_ILL5", "L2_TM_E_ILL6", "L2_TM_E_ILL7", "L2_TM_E_ILL8", "L2_TM_E_ILL9", "L2_TM_FRZ_FSM0", "L2_TM_FRZ_FSM1", "L2_TM_HSRX_ST0", "L2_TM_ILL10", "L2_TM_ILL11", "L2_TM_ILL12", "L2_TM_ILL13", "L2_TM_ILL14", "L2_TM_ILL15", "L2_TM_ILL7", "L2_TM_ILL8", "L2_TM_ILL9", "L2_TM_ILL_STATUS0", "L2_TM_ILL_STATUS1", "L2_TM_ILL_STATUS10", "L2_TM_ILL_STATUS11", "L2_TM_ILL_STATUS2", "L2_TM_ILL_STATUS3", "L2_TM_ILL_STATUS4", "L2_TM_ILL_STATUS5", "L2_TM_ILL_STATUS6", "L2_TM_ILL_STATUS7", "L2_TM_ILL_STATUS8", "L2_TM_ILL_STATUS9", "L2_TM_IQ_ILL0", "L2_TM_IQ_ILL1", "L2_TM_IQ_ILL10", "L2_TM_IQ_ILL2", "L2_TM_IQ_ILL3", "L2_TM_IQ_ILL4", "L2_TM_IQ_ILL5", "L2_TM_IQ_ILL6", "L2_TM_IQ_ILL7", "L2_TM_IQ_ILL8", "L2_TM_IQ_ILL9", "L2_TM_LFPS_1", "L2_TM_LFPS_2", "L2_TM_LFPS_3", "L2_TM_LFPS_4", "L2_TM_LSRX_1", "L2_TM_LSRX_2", "L2_TM_MASK_CFG_UPDT", "L2_TM_MISC0", "L2_TM_MISC1", "L2_TM_MISC2", "L2_TM_MISC3", "L2_TM_MISC4", "L2_TM_MISC_ST_0", "L2_TM_MPHY_SQ_1", "L2_TM_PLL_CLK_DIST_NTRIM_LSB", "L2_TM_PLL_CLK_DIST_PTRIM_LSB", "L2_TM_PLL_COARSE_CODE_LSB", "L2_TM_PLL_COARSE_CODE_SAT_MSB", "L2_TM_PLL_CONST_PMOS", "L2_TM_PLL_CPUMP_CODE_1", "L2_TM_PLL_DIG11", "L2_TM_PLL_DIG12", "L2_TM_PLL_DIG14", "L2_TM_PLL_DIG15", "L2_TM_PLL_DIG16", "L2_TM_PLL_DIG17", "L2_TM_PLL_DIG18", "L2_TM_PLL_DIG19", "L2_TM_PLL_DIG2", "L2_TM_PLL_DIG20", "L2_TM_PLL_DIG21", "L2_TM_PLL_DIG22", "L2_TM_PLL_DIG23", "L2_TM_PLL_DIG24", "L2_TM_PLL_DIG25", "L2_TM_PLL_DIG26", "L2_TM_PLL_DIG4", "L2_TM_PLL_DIG5", "L2_TM_PLL_DIG6", "L2_TM_PLL_DIG7", "L2_TM_PLL_DIG9", "L2_TM_PLL_DIG_29", "L2_TM_PLL_DIG_30", "L2_TM_PLL_DIG_31", "L2_TM_PLL_DIG_32", "L2_TM_PLL_DIG_33", "L2_TM_PLL_DIG_34", "L2_TM_PLL_DIG_35", "L2_TM_PLL_DIG_36", "L2_TM_PLL_DIG_37", "L2_TM_PLL_FBDIV", "L2_TM_PLL_LOOP_FILT", "L2_TM_PLL_LS_CLOCK", "L2_TM_RST_DLY", "L2_TM_RXPMA_1", "L2_TM_RXPMA_ST1", "L2_TM_SAMP0", "L2_TM_SAMP_CODE_E_PH0", "L2_TM_SAMP_CODE_E_PH180", "L2_TM_SAMP_CODE_IQ_PH0", "L2_TM_SAMP_CODE_IQ_PH180", "L2_TM_SAMP_CODE_IQ_PH270", "L2_TM_SAMP_CODE_IQ_PH90", "L2_TM_SAMP_STATUS0", "L2_TM_SAMP_STATUS1", "L2_TM_SAMP_STATUS2", "L2_TM_SAMP_STATUS3", "L2_TM_SAMP_STATUS4", "L2_TM_SAMP_STATUS5", "L2_TM_SD0", "L2_TM_SD1", "L2_TM_SD2", "L2_TM_SD3", "L2_TM_SD4", "L2_TM_SD5", "L2_TM_SD6", "L2_TM_SD_ST_0", "L2_TM_SIGDET_1", "L2_TM_SIGDET_2", "L2_TM_SPARE", "L2_TXPMA_ST_0", "L2_TXPMA_ST_1", "L2_TXPMA_ST_2", "L2_TXPMA_ST_3", "L2_TXPMA_ST_4", "L2_TXPMA_ST_5", "L2_TXPMA_ST_6", "L2_TXPMA_ST_7", "L2_TXPMA_ST_8", "L2_TXPMA_ST_9", "L2_TXPMA_TM_0", "L2_TXPMA_TM_1", "L2_TXPMA_TM_10", "L2_TXPMA_TM_11", "L2_TXPMA_TM_12", "L2_TXPMA_TM_13", "L2_TXPMA_TM_14", "L2_TXPMA_TM_15", "L2_TXPMA_TM_16", "L2_TXPMA_TM_17", "L2_TXPMA_TM_18", "L2_TXPMA_TM_19", "L2_TXPMA_TM_2", "L2_TXPMA_TM_20", "L2_TXPMA_TM_21", "L2_TXPMA_TM_22", "L2_TXPMA_TM_23", "L2_TXPMA_TM_24", "L2_TXPMA_TM_25", "L2_TXPMA_TM_26", "L2_TXPMA_TM_27", "L2_TXPMA_TM_3", "L2_TXPMA_TM_4", "L2_TXPMA_TM_5", "L2_TXPMA_TM_6", "L2_TXPMA_TM_7", "L2_TXPMA_TM_8", "L2_TXPMA_TM_9", "L2_TXPMD_TM_0", "L2_TXPMD_TM_1", "L2_TXPMD_TM_10", "L2_TXPMD_TM_11", "L2_TXPMD_TM_12", "L2_TXPMD_TM_13", "L2_TXPMD_TM_14", "L2_TXPMD_TM_15", "L2_TXPMD_TM_16", "L2_TXPMD_TM_17", "L2_TXPMD_TM_18", "L2_TXPMD_TM_19", "L2_TXPMD_TM_2", "L2_TXPMD_TM_20", "L2_TXPMD_TM_21", "L2_TXPMD_TM_22", "L2_TXPMD_TM_23", "L2_TXPMD_TM_24", "L2_TXPMD_TM_25", "L2_TXPMD_TM_26", "L2_TXPMD_TM_27", "L2_TXPMD_TM_28", "L2_TXPMD_TM_29", "L2_TXPMD_TM_3", "L2_TXPMD_TM_30", "L2_TXPMD_TM_31", "L2_TXPMD_TM_32", "L2_TXPMD_TM_33", "L2_TXPMD_TM_34", "L2_TXPMD_TM_35", "L2_TXPMD_TM_36", "L2_TXPMD_TM_37", "L2_TXPMD_TM_38", "L2_TXPMD_TM_39", "L2_TXPMD_TM_4", "L2_TXPMD_TM_40", "L2_TXPMD_TM_41", "L2_TXPMD_TM_42", "L2_TXPMD_TM_43", "L2_TXPMD_TM_44", "L2_TXPMD_TM_45", "L2_TXPMD_TM_46", "L2_TXPMD_TM_47", "L2_TXPMD_TM_48", "L2_TXPMD_TM_5", "L2_TXPMD_TM_6", "L2_TXPMD_TM_7", "L2_TXPMD_TM_8", "L2_TXPMD_TM_9", "L2_TX_ANA_TM_0", "L2_TX_ANA_TM_10", "L2_TX_ANA_TM_112", "L2_TX_ANA_TM_113", "L2_TX_ANA_TM_114", "L2_TX_ANA_TM_115", "L2_TX_ANA_TM_116", "L2_TX_ANA_TM_117", "L2_TX_ANA_TM_118", "L2_TX_ANA_TM_13", "L2_TX_ANA_TM_14", "L2_TX_ANA_TM_15", "L2_TX_ANA_TM_16", "L2_TX_ANA_TM_18", "L2_TX_ANA_TM_19", "L2_TX_ANA_TM_20", "L2_TX_ANA_TM_21", "L2_TX_ANA_TM_3", "L2_TX_ANA_TM_4", "L2_TX_ANA_TM_5", "L2_TX_ANA_TM_85", "L2_TX_ANA_TM_87", "L2_TX_ANA_TM_88", "L2_TX_ANA_TM_89", "L2_TX_ANA_TM_9", "L2_TX_ANA_TM_90", "L2_TX_ANA_TM_95", "L2_TX_ANA_TM_96", "L2_TX_ANA_TM_97", "L2_TX_DIG_TM_100", "L2_TX_DIG_TM_101", "L2_TX_DIG_TM_102", "L2_TX_DIG_TM_103", "L2_TX_DIG_TM_104", "L2_TX_DIG_TM_105", "L2_TX_DIG_TM_106", "L2_TX_DIG_TM_107", "L2_TX_DIG_TM_108", "L2_TX_DIG_TM_109", "L2_TX_DIG_TM_110", "L2_TX_DIG_TM_111", "L2_TX_DIG_TM_61", "L2_TX_DIG_TM_62", "L2_TX_DIG_TM_65", "L2_TX_DIG_TM_67", "L2_TX_DIG_TM_68", "L2_TX_DIG_TM_69", "L2_TX_DIG_TM_76", "L2_TX_DIG_TM_77", "L2_TX_DIG_TM_78", "L2_TX_DIG_TM_79", "L2_TX_DIG_TM_80", "L2_TX_DIG_TM_81", "L2_TX_DIG_TM_82", "L2_TX_DIG_TM_83", "L2_TX_DIG_TM_84", "L2_TX_DIG_TM_91", "L2_TX_DIG_TM_92", "L2_TX_DIG_TM_98", "L2_TX_DIG_TM_99", "L2_UPHY_GLOBAL_CTRL", "L3_ANADIG_BYPASS", "L3_BIST_CTRL_1", "L3_BIST_CTRL_2", "L3_BIST_ERR_CTR_H", "L3_BIST_ERR_CTR_L", "L3_BIST_ERR_INJ_POINT_L", "L3_BIST_FILLER_OUT", "L3_BIST_FORCE_MK_RST", "L3_BIST_FRM_IDLE_TIME", "L3_BIST_IDLE_CHAR_L", "L3_BIST_IDLE_TIME", "L3_BIST_LOW_PULSE_TIME", "L3_BIST_MARKER_IDLE_H", "L3_BIST_MARKER_L", "L3_BIST_PKT_CTR_H", "L3_BIST_PKT_CTR_L", "L3_BIST_PKT_NUM", "L3_BIST_RUNLEN_ERR_INJ_H", "L3_BIST_RUN_LEN_L", "L3_BIST_TEST_PAT_1", "L3_BIST_TEST_PAT_2", "L3_BIST_TEST_PAT_3", "L3_BIST_TEST_PAT_4", "L3_BIST_TEST_PAT_MSBS", "L3_BIST_TOTAL_PULSE_TIME", "L3_CALIB_DONE_STATUS", "CALIB_DONE_STATUS_31_8_rsvd", "CALIB_DONE_STATUS_2_7_rsvd", "CALIB_DONE_STATUS", "CALIB_COMP_OUT_STATUS", "L3_CALIB_ICAL_CODE_STATUS", "CALIB_ICAL_CODE_STATUS_31_8_rsvd", "I_CALIB_CODE_STATUS_5_7_rsvd", "I_CALIB_CODE_STATUS", "L3_CALIB_MPHY_TX_CODE_STATUS", "CALIB_MPHY_TX_CODE_STATUS_31_8_rsvd", "CALIB_MPHY_TX_CODE_STATUS_4_7_rsvd", "MPHY_TX_CALIB_CODE_STATUS", "L3_CALIB_PIPE_NSW_CODE_STATUS", "CALIB_PIPE_NSW_CODE_STATUS_31_8_rsvd", "CALIB_PIPE_PSW_CODE_STATUS_6_7_rsvd", "PIPE_NSW_CALIB_CODE_STATUS", "L3_CALIB_PIPE_PSW_CODE_STATUS", "CALIB_PIPE_PSW_CODE_STATUS_31_8_rsvd", "PIPE_PSW_CALIB_CODE_STATUS", "L3_CALIB_RX_CODE_STATUS", "CALIB_RX_CODE_STATUS_31_8_rsvd", "CALIB_RX_CODE_STATUS_4_7_rsvd", "L3_CALIB_USB2_TX_CODE_STATUS", "CALIB_USB2_TX_CODE_STATUS_31_8_rsvd", "USB2_TX_CALIB_CODE_STATUS_5_7_rsvd", "USB2_TX_CALIB_CODE_STATUS", "L3_CAL_ISO_CTRL", "CAL_ISO_CTRL_31_8_rsvd", "CAL_SIO_control_rsvd", "CAL_ISO_CTRL_BAR", "FORCE_CAL_ISO_CTRL_BAR", "L3_CAL_SLICER_SPARE", "CAL_SLICER_SPARE_31_8_rsvd", "CAL_SLICER_SPARE_reserved", "SLICER3_DA_SPARE", "SLICER2_DA_SPARE", "CAL_DA_SPARE", "L3_CLK_DIV_CNT", "L3_DATA_BUS_WID", "L3_MPHY_CFG_HIB8", "L3_MPHY_CFG_HS_GEAR", "L3_MPHY_CFG_HS_RATE", "L3_MPHY_CFG_MODE", "L3_MPHY_CFG_PWM", "L3_MPHY_CFG_UPDT", "L3_PLL_FBDIV_FRAC_0_LSB", "L3_PLL_FBDIV_FRAC_1", "L3_PLL_FBDIV_FRAC_2", "L3_PLL_FBDIV_FRAC_3_MSB", "L3_PLL_FBDIV_G1A_LSB", "L3_PLL_FBDIV_G1A_MSB", "L3_PLL_FBDIV_G1B_LSB", "L3_PLL_FBDIV_G1B_MSB", "L3_PLL_FBDIV_G2A_LSB", "L3_PLL_FBDIV_G2A_MSB", "L3_PLL_FBDIV_G2B_LSB", "L3_PLL_FBDIV_G2B_MSB", "L3_PLL_FBDIV_G3A_LSB", "L3_PLL_FBDIV_G3A_MSB", "L3_PLL_FBDIV_G3B_LSB", "L3_PLL_FBDIV_G3B_MSB", "L3_PLL_IPDIV", "L3_PLL_OPDIV_LS", "L3_PLL_PWR_SEQ_WAIT_TIME", "L3_PLL_SS_STEPS_0_LSB", "L3_PLL_SS_STEPS_1_MSB", "L3_PLL_SS_STEP_SIZE_0_LSB", "L3_PLL_SS_STEP_SIZE_1", "L3_PLL_SS_STEP_SIZE_2", "L3_PLL_SS_STEP_SIZE_3_MSB", "L3_PLL_STATUS_READ_0", "L3_PLL_STATUS_READ_1", "L3_PLL_TM_COARSE_CODE_1_2_MSB", "L3_PLL_TM_COARSE_CODE_1_LSB", "L3_PLL_TM_COARSE_CODE_2_LSB", "L3_PLL_TM_COARSE_CODE_3_4_MSB", "L3_PLL_TM_COARSE_CODE_3_LSB", "L3_PLL_TM_COARSE_CODE_4_LSB", "L3_PLL_TM_COARSE_CODE_5_6_MSB", "L3_PLL_TM_COARSE_CODE_5_LSB", "L3_PLL_TM_COARSE_CODE_6_LSB", "L3_PLL_TM_DIV_CNTRLS", "L3_PLL_TM_FORCE_DIV", "L3_PLL_TM_FRAC_OFFSET_0", "L3_PLL_TM_FRAC_OFFSET_1", "L3_PLL_TM_FRAC_OFFSET_2", "L3_PLL_TM_SHARED_0", "L3_SLICER2_BYPASS", "SLICER2_BYPASS_31_8_rsvd", "SLICER2_BYPASS_7_rsvd", "slicer2_enable_term_bypass", "slicer2_enable_tc_cntrl_bypass", "slicer2_enable_clk_out_bypass", "slicer2_enable_bgbias_bypass", "slicer2_enable_bypass", "L3_SLICER2_ENABLE", "SLICER2_ENABLE_31_8_rsvd", "refclk23_sup_en", "slicer2_enable_term", "slicer2_enable_tc_cntrl", "slicer2_enable_divider_4test", "slicer2_enable_clk_out", "slicer2_enable_bgbias", "slicer2_enable", "L3_SLICER3_BYPASS", "SLICER3_BYPASS_31_8_rsvd", "slicer23_pd_bias_bypass", "slicer3_enable_term_bypass", "slicer3_enable_tc_cntrl_bypass", "slicer3_enable_clk_out_bypass", "slicer3_enable_bgbias_bypass", "slicer3_enable_bypass", "L3_SLICER3_ENABLE", "SLICER3_ENABLE_31_8_rsvd", "slicer23_pd_bias", "slicer3_enable_term", "slicer3_enable_tc_cntrl", "slicer3_enable_divider_4test", "slicer3_enable_clk_out", "slicer3_enable_bgbias", "slicer3_enable", "L3_SPARE_IN", "L3_SPARE_OUT", "L3_TM_ANA_BYP_1", "L3_TM_ANA_BYP_10", "L3_TM_ANA_BYP_11", "L3_TM_ANA_BYP_12", "L3_TM_ANA_BYP_13", "L3_TM_ANA_BYP_14", "L3_TM_ANA_BYP_15", "L3_TM_ANA_BYP_16", "L3_TM_ANA_BYP_17", "L3_TM_ANA_BYP_18", "L3_TM_ANA_BYP_2", "L3_TM_ANA_BYP_20", "L3_TM_ANA_BYP_21", "L3_TM_ANA_BYP_22", "L3_TM_ANA_BYP_23", "L3_TM_ANA_BYP_3", "L3_TM_ANA_BYP_4", "L3_TM_ANA_BYP_5", "L3_TM_ANA_BYP_7", "L3_TM_ANA_BYP_8", "L3_TM_ANA_BYP_9", "L3_TM_ANA_EQ1", "L3_TM_ANA_E_PI0", "L3_TM_ANA_IQ_PI0", "L3_TM_ANA_MISC0", "L3_TM_AUX_0", "L3_TM_AUX_1", "L3_TM_AUX_2", "L3_TM_AUX_3", "L3_TM_AUX_4", "L3_TM_BG_1", "L3_TM_BG_10", "L3_TM_BG_2", "L3_TM_BG_3", "L3_TM_BG_4", "L3_TM_BG_5", "L3_TM_BG_6", "L3_TM_BG_7", "L3_TM_BG_8", "L3_TM_BG_9", "L3_TM_BRINGUP_CONTROL", "TM_BRINGUP_CONTROL_31_8_rsvd", "TM_BRING_UP_CONTROL_2_7_rsvd", "TM_SLOW_FAST_BRING_UP_ALWAYS", "TM_BRING_UP_CONTROL_1_rsvd", "L3_TM_BSCAN_1", "L3_TM_CALIB_DIG0", "TM_CALIB_DIG0_31_8_rsvd", "TM_CALIB_DIG0_7_6_rsvd", "ICONST_CNTRL", "ICONST_BYP", "CALIB_RSTN_CNTRL", "TM_CALIB_DIG0_0_1_rsvd", "L3_TM_CALIB_DIG1", "TM_CALIB_DIG1_31_8_rsvd", "TM_CALIB_DIG1_4_7_rsvd", "FORCE_CALIB_EN_LL", "TM_CALIB_DIG1_1_2_rsvd", "CALIB_EN_LL_CNTRL", "L3_TM_CALIB_DIG10", "TM_CALIB_DIG10_31_8_rsvd", "CALIB_ICONST8", "L3_TM_CALIB_DIG11", "TM_CALIB_DIG11_31_8_rsvd", "CALIB_ICONST9", "L3_TM_CALIB_DIG12", "TM_CALIB_DIG12_31_8_rsvd", "CALIB_ICONST10_7_rsvd", "CALIB_ICONST_10", "L3_TM_CALIB_DIG13", "TM_CALIB_DIG13_31_8_rsvd", "TM_CALIB_DIG13_6_7_rsvd", "TM_OR_FP_ICAL_CODE", "FP_ICAL_CODE_OR", "L3_TM_CALIB_DIG14", "TM_CALIB_DIG14_31_8_rsvd", "ICAL_CODE_OR_0", "TM_OR_ICAL_CODE", "FORCE_EN_ICAL", "TM_OR_EN_ICAL", "FORCE_EN_CALIB", "TM_OR_EN_CALIB", "FORCE_CALIB_DONE", "TM_OR_CALIB_DONE", "L3_TM_CALIB_DIG15", "TM_CALIB_DIG15_31_8_rsvd", "RX_CODE_OR_0", "TM_OR_RX_CODE", "FORCE_EN_RX", "TM_OR_EN_RX", "ICAL_CODE_OR_4", "ICAL_CODE_OR_3", "ICAL_CODE_OR_2", "ICAL_CODE_OR_1", "L3_TM_CALIB_DIG16", "TM_CALIB_DIG16_31_8_rsvd", "MPHY_CODE_OR_1", "MPHY_CODE_OR_0", "TM_OR_MPHY_CODE", "FORCE_EN_MPHY", "TM_OR_EN_MPHY", "RX_CODE_OR_3", "RX_CODE_OR_2", "RX_CODE_OR_1", "L3_TM_CALIB_DIG17", "TM_CALIB_DIG17_31_8_rsvd", "USB2_CODE_OR_2", "USB2_CODE_OR_1", "USB2_CODE_OR_0", "TM_OR_USB2_CODE", "FORCE_EN_USB2", "TM_OR_EN_USB2", "MPHY_CODE_OR_3", "MPHY_CODE_OR_2", "L3_TM_CALIB_DIG18", "TM_CALIB_DIG18_31_8_rsvd", "PIPE_NSW_CODE_OR_2", "PIPE_NSW_CODE_OR_1", "PIPE_NSW_CODE_OR_0", "TM_OR_PIPE_NSW_CODE", "FORCE_EN_PIPE_NSW", "TM_OR_EN_PIPE_NSW", "USB2_CODE_OR_4", "USB2_CODE_OR_3", "L3_TM_CALIB_DIG19", "TM_CALIB_DIG19_31_8_rsvd", "PIPE_PSW_CODE_OR_1", "PIPE_PSW_CODE_OR_0", "TM_OR_PIPE_PSW_CODE", "FORCE_EN_PIPE_PSW", "TM_OR_EN_PIPE_PSW", "PIPE_NSW_CODE_OR_5", "PIPE_NSW_CODE_OR_4", "PIPE_NSW_CODE_OR_3", "L3_TM_CALIB_DIG2", "TM_CALIB_DIG2_31_8_rsvd", "CALIB_ICONST0", "L3_TM_CALIB_DIG20", "TM_CALIB_DIG20_31_8_rsvd", "CALIB_MODE", "PIPE_PSW_CODE_OR_5", "PIPE_PSW_CODE_OR_4", "PIPE_PSW_CODE_OR_3", "PIPE_PSW_CODE_OR_2", "L3_TM_CALIB_DIG21", "TM_CALIB_DIG21_31_8_rsvd", "TM_CALIB_ANA", "TM_CALIB_DIG22_2_RSVD", "FORCE_ICALIB_DONE", "TM_OR_ICALIB_DONE", "L3_TM_CALIB_DIG22", "TM_CALIB_DIG22_31_8_rsvd", "TM_CALIB_DIG22_5_7_RSVD", "EN_FP_ICAL", "BYPASS_FP_ICAL", "TM_CALIB_OBSRV_INTNODES", "L3_TM_CALIB_DIG3", "TM_CALIB_DIG3_31_8_rsvd", "CALIB_ICONST1", "L3_TM_CALIB_DIG4", "TM_CALIB_DIG4_31_8_rsvd", "CALIB_ICONST2", "L3_TM_CALIB_DIG5", "TM_CALIB_DIG5_31_8_rsvd", "CALIB_ICONST3", "L3_TM_CALIB_DIG6", "TM_CALIB_DIG6_31_8_rsvd", "CALIB_ICONST4", "L3_TM_CALIB_DIG7", "TM_CALIB_DIG7_31_8_rsvd", "CALIB_ICONST5", "L3_TM_CALIB_DIG8", "TM_CALIB_DIG8_31_8_rsvd", "CALIB_ICONST6", "L3_TM_CALIB_DIG9", "TM_CALIB_DIG9_31_8_rsvd", "CALIB_ICONST7", "L3_TM_CDR0", "L3_TM_CDR1", "L3_TM_CDR10", "L3_TM_CDR11", "L3_TM_CDR12", "L3_TM_CDR13", "L3_TM_CDR14", "L3_TM_CDR15", "L3_TM_CDR16", "L3_TM_CDR17", "L3_TM_CDR18", "L3_TM_CDR19", "L3_TM_CDR2", "L3_TM_CDR20", "L3_TM_CDR21", "L3_TM_CDR22", "L3_TM_CDR23", "L3_TM_CDR3", "L3_TM_CDR4", "L3_TM_CDR5", "L3_TM_CDR6", "L3_TM_CDR7", "L3_TM_CDR8", "L3_TM_CDR9", "L3_TM_DFT_1", "L3_TM_DFT_10", "L3_TM_DFT_2", "L3_TM_DFT_3", "L3_TM_DFT_4", "L3_TM_DFT_5", "L3_TM_DFT_6", "L3_TM_DFT_7", "L3_TM_DFT_8", "L3_TM_DFT_9", "L3_TM_DIG_1", "L3_TM_DIG_10", "L3_TM_DIG_11", "L3_TM_DIG_12", "L3_TM_DIG_13", "L3_TM_DIG_14", "L3_TM_DIG_15", "L3_TM_DIG_16", "L3_TM_DIG_17", "L3_TM_DIG_18", "L3_TM_DIG_19", "L3_TM_DIG_2", "L3_TM_DIG_20", "L3_TM_DIG_21", "L3_TM_DIG_22", "L3_TM_DIG_23", "L3_TM_DIG_24", "L3_TM_DIG_25", "L3_TM_DIG_26", "L3_TM_DIG_27", "L3_TM_DIG_28", "L3_TM_DIG_29", "L3_TM_DIG_3", "L3_TM_DIG_30", "L3_TM_DIG_31", "L3_TM_DIG_32", "L3_TM_DIG_33", "L3_TM_DIG_34", "L3_TM_DIG_35", "L3_TM_DIG_36", "L3_TM_DIG_37", "L3_TM_DIG_4", "L3_TM_DIG_5", "L3_TM_DIG_6", "L3_TM_DIG_7", "L3_TM_DIG_8", "L3_TM_DIG_9", "L3_TM_EQ0", "L3_TM_EQ1", "L3_TM_EQ10", "L3_TM_EQ11", "L3_TM_EQ12", "L3_TM_EQ2", "L3_TM_EQ3", "L3_TM_EQ4", "L3_TM_EQ5", "L3_TM_EQ6", "L3_TM_EQ7", "L3_TM_EQ8", "L3_TM_EQ9", "L3_TM_EQ_OFFS1", "L3_TM_EQ_ST0", "L3_TM_EQ_ST1", "L3_TM_EQ_ST2", "L3_TM_EYESURF_ST0", "L3_TM_EYESURF_ST1", "L3_TM_EYE_SURF0", "L3_TM_EYE_SURF1", "L3_TM_EYE_SURF2", "L3_TM_EYE_SURF3", "L3_TM_EYE_SURF4", "L3_TM_EYE_SURF5", "L3_TM_EYE_SURF6", "L3_TM_EYE_SURF7", "L3_TM_EYE_SURF8", "L3_TM_EYE_SURF9", "L3_TM_E_ILL0", "L3_TM_E_ILL1", "L3_TM_E_ILL10", "L3_TM_E_ILL2", "L3_TM_E_ILL3", "L3_TM_E_ILL4", "L3_TM_E_ILL5", "L3_TM_E_ILL6", "L3_TM_E_ILL7", "L3_TM_E_ILL8", "L3_TM_E_ILL9", "L3_TM_FRZ_FSM0", "L3_TM_FRZ_FSM1", "L3_TM_HSRX_ST0", "L3_TM_ILL10", "L3_TM_ILL11", "L3_TM_ILL12", "L3_TM_ILL13", "L3_TM_ILL14", "L3_TM_ILL15", "L3_TM_ILL7", "L3_TM_ILL8", "L3_TM_ILL9", "L3_TM_ILL_STATUS0", "L3_TM_ILL_STATUS1", "L3_TM_ILL_STATUS10", "L3_TM_ILL_STATUS11", "L3_TM_ILL_STATUS2", "L3_TM_ILL_STATUS3", "L3_TM_ILL_STATUS4", "L3_TM_ILL_STATUS5", "L3_TM_ILL_STATUS6", "L3_TM_ILL_STATUS7", "L3_TM_ILL_STATUS8", "L3_TM_ILL_STATUS9", "L3_TM_IQ_ILL0", "L3_TM_IQ_ILL1", "L3_TM_IQ_ILL10", "L3_TM_IQ_ILL2", "L3_TM_IQ_ILL3", "L3_TM_IQ_ILL4", "L3_TM_IQ_ILL5", "L3_TM_IQ_ILL6", "L3_TM_IQ_ILL7", "L3_TM_IQ_ILL8", "L3_TM_IQ_ILL9", "L3_TM_LFPS_1", "L3_TM_LFPS_2", "L3_TM_LFPS_3", "L3_TM_LFPS_4", "L3_TM_LSRX_1", "L3_TM_LSRX_2", "L3_TM_MASK_CFG_UPDT", "L3_TM_MISC0", "L3_TM_MISC1", "L3_TM_MISC2", "L3_TM_MISC3", "L3_TM_MISC4", "L3_TM_MISC_ST_0", "L3_TM_MPHY_SQ_1", "L3_TM_PLL_CLK_DIST_NTRIM_LSB", "L3_TM_PLL_CLK_DIST_PTRIM_LSB", "L3_TM_PLL_COARSE_CODE_LSB", "L3_TM_PLL_COARSE_CODE_SAT_MSB", "L3_TM_PLL_CONST_PMOS", "L3_TM_PLL_CPUMP_CODE_1", "L3_TM_PLL_DIG11", "L3_TM_PLL_DIG12", "L3_TM_PLL_DIG14", "L3_TM_PLL_DIG15", "L3_TM_PLL_DIG16", "L3_TM_PLL_DIG17", "L3_TM_PLL_DIG18", "L3_TM_PLL_DIG19", "L3_TM_PLL_DIG2", "L3_TM_PLL_DIG20", "L3_TM_PLL_DIG21", "L3_TM_PLL_DIG22", "L3_TM_PLL_DIG23", "L3_TM_PLL_DIG24", "L3_TM_PLL_DIG25", "L3_TM_PLL_DIG26", "L3_TM_PLL_DIG4", "L3_TM_PLL_DIG5", "L3_TM_PLL_DIG6", "L3_TM_PLL_DIG7", "L3_TM_PLL_DIG9", "L3_TM_PLL_DIG_29", "L3_TM_PLL_DIG_30", "L3_TM_PLL_DIG_31", "L3_TM_PLL_DIG_32", "L3_TM_PLL_DIG_33", "L3_TM_PLL_DIG_34", "L3_TM_PLL_DIG_35", "L3_TM_PLL_DIG_36", "L3_TM_PLL_DIG_37", "L3_TM_PLL_FBDIV", "L3_TM_PLL_LOOP_FILT", "L3_TM_PLL_LS_CLOCK", "L3_TM_RST_DLY", "L3_TM_RXPMA_1", "L3_TM_RXPMA_ST1", "L3_TM_SAMP0", "L3_TM_SAMP_CODE_E_PH0", "L3_TM_SAMP_CODE_E_PH180", "L3_TM_SAMP_CODE_IQ_PH0", "L3_TM_SAMP_CODE_IQ_PH180", "L3_TM_SAMP_CODE_IQ_PH270", "L3_TM_SAMP_CODE_IQ_PH90", "L3_TM_SAMP_STATUS0", "L3_TM_SAMP_STATUS1", "L3_TM_SAMP_STATUS2", "L3_TM_SAMP_STATUS3", "L3_TM_SAMP_STATUS4", "L3_TM_SAMP_STATUS5", "L3_TM_SD0", "L3_TM_SD1", "L3_TM_SD2", "L3_TM_SD3", "L3_TM_SD4", "L3_TM_SD5", "L3_TM_SD6", "L3_TM_SD_ST_0", "L3_TM_SIGDET_1", "L3_TM_SIGDET_2", "L3_TM_SLICER23_BIAS_PROG0", "TM_SLICER23_BIAS_PROG0_31_8_rsvd", "slicer23_TM_bias_prog0", "L3_TM_SLICER23_BIAS_PROG1", "TM_SLICER23_BIAS_PROG1_31_8_rsvd", "slicer23_TM_bias_prog1_4_7_rsvd", "Slicer23_TM_Bias_Prog1", "L3_TM_SLICER2_CTRL", "TM_SLICER2_CTRL_31_8_rsvd", "slicer2_TM_control_7_rsvd", "slicer2_TM_selpllout_testout", "slicer2_TM_seldigout_testout", "slicer2_TM_observe_sup", "slicer2_TM_observe_digsup", "slicer2_TM_observe_difsup", "slicer2_TM_enable_single_ended", "refclkN23_TM_observe_sup", "L3_TM_SLICER3_CTRL", "TM_SLICER3_CTRL_31_8_rsvd", "slicer3_TM_control1_7_rsvd", "slicer3_TM_selpllout_testout", "slicer3_TM_seldigout_testout", "slicer3_TM_observe_sup", "slicer3_TM_observe_digsup", "slicer3_TM_observe_difsup", "slicer3_TM_enable_single_ended", "slicer3_TM_control1_0_rsvd", "L3_TM_SPARE", "L3_TXPMA_ST_0", "L3_TXPMA_ST_1", "L3_TXPMA_ST_2", "L3_TXPMA_ST_3", "L3_TXPMA_ST_4", "L3_TXPMA_ST_5", "L3_TXPMA_ST_6", "L3_TXPMA_ST_7", "L3_TXPMA_ST_8", "L3_TXPMA_ST_9", "L3_TXPMA_TM_0", "L3_TXPMA_TM_1", "L3_TXPMA_TM_10", "L3_TXPMA_TM_11", "L3_TXPMA_TM_12", "L3_TXPMA_TM_13", "L3_TXPMA_TM_14", "L3_TXPMA_TM_15", "L3_TXPMA_TM_16", "L3_TXPMA_TM_17", "L3_TXPMA_TM_18", "L3_TXPMA_TM_19", "L3_TXPMA_TM_2", "L3_TXPMA_TM_20", "L3_TXPMA_TM_21", "L3_TXPMA_TM_22", "L3_TXPMA_TM_23", "L3_TXPMA_TM_24", "L3_TXPMA_TM_25", "L3_TXPMA_TM_26", "L3_TXPMA_TM_27", "L3_TXPMA_TM_3", "L3_TXPMA_TM_4", "L3_TXPMA_TM_5", "L3_TXPMA_TM_6", "L3_TXPMA_TM_7", "L3_TXPMA_TM_8", "L3_TXPMA_TM_9", "L3_TXPMD_TM_0", "L3_TXPMD_TM_1", "L3_TXPMD_TM_10", "L3_TXPMD_TM_11", "L3_TXPMD_TM_12", "L3_TXPMD_TM_13", "L3_TXPMD_TM_14", "L3_TXPMD_TM_15", "L3_TXPMD_TM_16", "L3_TXPMD_TM_17", "L3_TXPMD_TM_18", "L3_TXPMD_TM_19", "L3_TXPMD_TM_2", "L3_TXPMD_TM_20", "L3_TXPMD_TM_21", "L3_TXPMD_TM_22", "L3_TXPMD_TM_23", "L3_TXPMD_TM_24", "L3_TXPMD_TM_25", "L3_TXPMD_TM_26", "L3_TXPMD_TM_27", "L3_TXPMD_TM_28", "L3_TXPMD_TM_29", "L3_TXPMD_TM_3", "L3_TXPMD_TM_30", "L3_TXPMD_TM_31", "L3_TXPMD_TM_32", "L3_TXPMD_TM_33", "L3_TXPMD_TM_34", "L3_TXPMD_TM_35", "L3_TXPMD_TM_36", "L3_TXPMD_TM_37", "L3_TXPMD_TM_38", "L3_TXPMD_TM_39", "L3_TXPMD_TM_4", "L3_TXPMD_TM_40", "L3_TXPMD_TM_41", "L3_TXPMD_TM_42", "L3_TXPMD_TM_43", "L3_TXPMD_TM_44", "L3_TXPMD_TM_45", "L3_TXPMD_TM_46", "L3_TXPMD_TM_47", "L3_TXPMD_TM_48", "L3_TXPMD_TM_5", "L3_TXPMD_TM_6", "L3_TXPMD_TM_7", "L3_TXPMD_TM_8", "L3_TXPMD_TM_9", "L3_TX_ANA_TM_0", "L3_TX_ANA_TM_10", "L3_TX_ANA_TM_112", "L3_TX_ANA_TM_113", "L3_TX_ANA_TM_114", "L3_TX_ANA_TM_115", "L3_TX_ANA_TM_116", "L3_TX_ANA_TM_117", "L3_TX_ANA_TM_118", "L3_TX_ANA_TM_13", "L3_TX_ANA_TM_14", "L3_TX_ANA_TM_15", "L3_TX_ANA_TM_16", "L3_TX_ANA_TM_18", "L3_TX_ANA_TM_19", "L3_TX_ANA_TM_20", "L3_TX_ANA_TM_21", "L3_TX_ANA_TM_3", "L3_TX_ANA_TM_4", "L3_TX_ANA_TM_5", "L3_TX_ANA_TM_85", "L3_TX_ANA_TM_87", "L3_TX_ANA_TM_88", "L3_TX_ANA_TM_89", "L3_TX_ANA_TM_9", "L3_TX_ANA_TM_90", "L3_TX_ANA_TM_95", "L3_TX_ANA_TM_96", "L3_TX_ANA_TM_97", "L3_TX_DIG_TM_100", "L3_TX_DIG_TM_101", "L3_TX_DIG_TM_102", "L3_TX_DIG_TM_103", "L3_TX_DIG_TM_104", "L3_TX_DIG_TM_105", "L3_TX_DIG_TM_106", "L3_TX_DIG_TM_107", "L3_TX_DIG_TM_108", "L3_TX_DIG_TM_109", "L3_TX_DIG_TM_110", "L3_TX_DIG_TM_111", "L3_TX_DIG_TM_61", "L3_TX_DIG_TM_62", "L3_TX_DIG_TM_65", "L3_TX_DIG_TM_67", "L3_TX_DIG_TM_68", "L3_TX_DIG_TM_69", "L3_TX_DIG_TM_76", "L3_TX_DIG_TM_77", "L3_TX_DIG_TM_78", "L3_TX_DIG_TM_79", "L3_TX_DIG_TM_80", "L3_TX_DIG_TM_81", "L3_TX_DIG_TM_82", "L3_TX_DIG_TM_83", "L3_TX_DIG_TM_84", "L3_TX_DIG_TM_91", "L3_TX_DIG_TM_92", "L3_TX_DIG_TM_98", "L3_TX_DIG_TM_99", "L3_UPHY_GLOBAL_CTRL", "LANE_RPTR_CTRL", "LANE_RPTR_CTRL_31_8_rsvd", "LANE_RPTR_CTRL_7_1_rsvd", "lane_rptr_on", "LPBK_CTRL0", "LPBK_CTRL0_31_8_rsvd", "LPBK_CTRL0_7_rsvd", "L1_LPBK_SEL", "LPBK_CTRL0_3_rsvd", "L0_LPBK_SEL", "LPBK_CTRL1", "LPBK_CTRL1_31_8_rsvd", "LPBK_CTRL1_7_rsvd", "L3_LPBK_SEL", "LPBK_CTRL1_3_rsvd", "L2_LPBK_SEL", "PCIE_DYNDESKEW_PAT0", "PCIE_DYNDESKEW_PAT0_31_8_rsvd", "pcie_dyn_deskew_pat0", "PCIE_DYNDESKEW_PAT1", "PCIE_DYNDESKEW_PAT1_31_8_rsvd", "pcie_dyn_deskew_pat1", "PCIE_RXSTAT_CTRL", "PCIE_RXSTAT_CTRL_31_8_rsvd", "PCIE_RXSTAT_CTRL_7_1_rsvd", "pcie_rxstat_pipeln_dis_TM", "PLLLOCK2PCIePHYRDY_CNT", "PLLLOCK2PCIePHYRDY_CNT_31_8_rsvd", "PLL_REF_SEL0", "PLL_REF_SEL0_31_8_rsvd", "PLL_REF_SEL0_7_rsvd", "PLL_REF_SEL0_6_rsvd", "PLL_REF_SEL0_5_rsvd", "pllrefsel0", "PLL_REF_SEL1", "PLL_REF_SEL1_31_8_rsvd", "pllrefsel1", "PLL_REF_SEL2", "PLL_REF_SEL2_31_8_rsvd", "pllrefsel2", "PLL_REF_SEL3", "PLL_REF_SEL3_31_8_rsvd", "pllrefsel3", "RMMI_RST_CTRL", "RMMI_RST_CTRL_31_8_rsvd", "L3_RX_Reset", "L2_RX_Reset", "L1_RX_Reset", "L0_RX_Reset", "L3_TX_Reset", "L2_TX_Reset", "L1_TX_Reset", "L0_TX_Reset", "RX_DETECT_CTRL", "RX_DETECT_CTRL_31_8_rsvd", "L3_TxDetRx_RC_off", "L3_TxDetRx_RC_off_TM_en", "L2_TxDetRx_RC_off", "L2_TxDetRx_RC_off_TM_en", "L1_TxDetRx_RC_off", "L1_TxDetRx_RC_off_TM_en", "L0_TxDetRx_RC_off", "L0_TxDetRx_RC_off_TM_en", "RX_PROT_BUS_WIDTH", "RX_PROT_BUS_WIDTH_31_8_rsvd", "L3_RX_Prot_BusWidth", "L2_RX_Prot_BusWidth", "L1_RX_Prot_BusWidth", "L0_RX_Prot_BusWidth", "SGMII_CDET_CTRL", "SGMII_CDET_CTRL_31_8_rsvd", "L3_en_cdet_TM_en", "L3_en_cdet", "L2_en_cdet_TM_en", "L2_en_cdet", "L1_en_cdet_TM_en", "L1_en_cdet", "L0_en_cdet_TM_en", "L0_en_cdet", "SPARE_IN0", "SPARE_IN0_31_8_rsvd", "SPARE_IN1", "SPARE_IN1_31_8_rsvd", "SPARE_IN2", "SPARE_IN2_31_8_rsvd", "SPARE_IN3", "SPARE_IN3_31_8_rsvd", "SPARE_OUT0", "SPARE_OUT0_31_8_rsvd", "SPARE_OUT1", "SPARE_OUT1_31_8_rsvd", "SPARE_OUT2", "SPARE_OUT2_31_8_rsvd", "SPARE_OUT3", "SPARE_OUT3_31_8_rsvd", "TM_CMN_RST", "TM_CMN_RST_31_8_rsvd", "TM_CMN_RST_7_2_rsvd", "CMN_Resetn", "CMN_Resetn_TM_en", "TM_PCIE_DESKEW_CTRL", "TM_PCIE_DESKEW_CTRL_31_8_rsvd", "en_deskew_rate_change_TM", "link_down_reset", "pcie_deskew_byp", "pcie_dyn_deskew_byp", "pcie_rx_data_path_en_TM_en", "pcie_rx_data_path_en_TM", "pcie_deskew_TM_en", "pcie_deskew_en", "TM_PCIE_LANEMAP", "TM_PCIE_LANEMAP_31_8_rsvd", "TM_PCIE_LANEMAP_TM_7_5_rsvd", "pcie_lanemap_TM_en", "pcie_lanemap_TM", "TM_RX_COUPLING_CTRL", "TM_RX_COUPLING_CTRL_31_8_rsvd", "L3_RX_Coupling_TM_en", "L3_RX_Coupling", "L2_RX_Coupling_TM_en", "L2_RX_Coupling", "L1_RX_Coupling_TM_en", "L1_RX_Coupling", "L0_RX_Coupling_TM_en", "L0_RX_Coupling", "TX_PROT_BUS_WIDTH", "TX_PROT_BUS_WIDTH_31_8_rsvd", "L3_TX_Prot_BusWidth", "L2_TX_Prot_BusWidth", "L1_TX_Prot_BusWidth", "L0_TX_Prot_BusWidth", "UPHY_SPARE0", "UPHY_SPARE0_31_8_rsvd", "UPHY_SPARE1", "UPHY_SPARE1_31_8_rsvd", "UPHY_SPARE2", "UPHY_SPARE2_31_8_rsvd", "UPHY_SPARE3", "UPHY_SPARE3_31_8_rsvd", "USB_TXFIFO0_CTRL", "USB_TXFIFO0_CTRL_31_8_rsvd", "usb0_txfifo_byp", "USB_TXFIFO0_CTRL_6_rsvd", "usb0_txfifo_almost_empty_val", "USB_TXFIFO1_CTRL", "USB_TXFIFO1_CTRL_31_8_rsvd", "usb1_txfifo_byp", "USB_TXFIFO1_CTRL_6_rsvd", "usb1_txfifo_almost_empty_val", "IR_TRIGGER", "afe_lane_ctrl", "lane3_reset", "lane2_reset", "lane1_reset", "lane0_reset", "crx_ctrl", "refclk_sel", "dbg_path", "l3_mode", "l2_mode", "l1_mode", "l0_mode", "testdigoutmux_sel", "fifo_bypass", "afemux_sel", "afemux_en", "soft_rst", "dbg_sata_ahci_0", "cmd_state", "link_state", "trans_tx_state", "trans_rx_state", "phy_ctrl_state", "dbg_sata_ahci_1", "dbg_sata_axi_m", "m1", "m0", "write_arb", "read_arb", "dbg_sata_link_mon", "phyready1", "phyready0", "rx1", "tx1", "rx0", "tx0", "dp_reg", "spsram_emab", "spsram_emaa", "dprfhs_emasa", "dprfhs_emab", "dprfhs_emaa", "dp_stc_clkctrl", "refsel", "lanesel", "uptog", "divisor", "eco_2", "eco_3", "pcie_ema", "emab_64d_91w", "emaa_64d_91w", "emab_128d_81w", "emaa_128d_81w", "emab_128d_158w", "emaa_128d_158w", "emab_256d_72w", "emaa_256d_72w", "emab_512d_72w", "emaa_512d_72w", "pcie_ema2", "emab_128d_84w", "emaa_128d_84w", "emab_32d_94w", "emaa_32d_94w", "emab_32d_144w", "emaa_32d_144w", "pcie_emasa", "emasa_128d_84w", "emasa_32d_94w", "emasa_32d_144w", "emasa_64d_91w", "emasa_128d_81w", "emasa_128d_158w", "emasa_256d_72w", "emasa_512d_72w", "reg_ctrl", "sata_ema", "emasa", "emab", "emaa", "sata_misc_ctrl", "sata_pm_clk_sel", "serdes_dbg_sel", "rx3", "tx3", "rx2", "tx2", "serdes_spare_in", "serdes_spare_out", "write_protection", "SMMU_GPV", "PMAUTHSTATUS", "SNE", "NSNE", "PMCEID0", "Event0x12", "Event0x11", "Event0x10", "Event0x0A", "Event0x09", "Event0x08", "Event0x01", "Event0x00", "PMCFGR", "NCG", "PMCGCR0", "CGNC", "SIDG", "CBAEN", "TCEFCFG", "NDX", "PMCGCR1", "PMCGCR2", "PMCGCR3", "PMCGCR4", "PMCGCR5", "PMCGSMR0", "PMCGSMR1", "PMCGSMR2", "PMCGSMR3", "PMCGSMR4", "PMCGSMR5", "PMCNTENCLR", "P23", "P22", "P21", "P20", "P19", "P18", "P17", "P16", "P15", "P14", "P13", "P12", "P11", "P10", "P9", "P8", "P7", "P6", "P5", "P4", "P3", "P2", "P1", "P0", "PMCNTENSET", "PMCR", "PMDEVTYPE", "T", "PMEVCNTR0", "PMN0", "PMEVCNTR1", "PMN1", "PMEVCNTR10", "PMN2", "PMEVCNTR11", "PMN3", "PMEVCNTR12", "PMEVCNTR13", "PMEVCNTR14", "PMEVCNTR15", "PMEVCNTR16", "PMEVCNTR17", "PMEVCNTR18", "PMEVCNTR19", "PMEVCNTR2", "PMEVCNTR20", "PMEVCNTR21", "PMEVCNTR22", "PMEVCNTR23", "PMEVCNTR3", "PMEVCNTR4", "PMEVCNTR5", "PMEVCNTR6", "PMEVCNTR7", "PMEVCNTR8", "PMEVCNTR9", "PMEVTYPER0", "NSP", "PMEVTYPER1", "PMEVTYPER10", "PMEVTYPER11", "PMEVTYPER12", "PMEVTYPER13", "PMEVTYPER14", "PMEVTYPER15", "PMEVTYPER16", "PMEVTYPER17", "PMEVTYPER18", "PMEVTYPER19", "PMEVTYPER2", "PMEVTYPER20", "PMEVTYPER21", "PMEVTYPER22", "PMEVTYPER23", "PMEVTYPER3", "PMEVTYPER4", "PMEVTYPER5", "PMEVTYPER6", "PMEVTYPER7", "PMEVTYPER8", "PMEVTYPER9", "PMINTENCLR", "PMINTENSET", "PMOVSCLR", "PMOVSSET", "SMMU_CB0_ACTLR", "CPRE", "CMTLB", "SMMU_CB0_CONTEXTIDR", "PROCID", "ASID", "SMMU_CB0_FAR_high", "bits", "SMMU_CB0_FAR_low", "SMMU_CB0_FSR", "MULTI", "Format", "UUT", "ASF", "TLBLKF", "TLBMCF", "EF", "PF", "AFF", "TF", "SMMU_CB0_FSRRESTORE", "SMMU_CB0_FSYNR0", "S1CBNDX", "PTWF", "ATOF", "NSATTR", "IND", "PNU", "WNR", "PLVL", "SMMU_CB0_IPAFAR_high", "SMMU_CB0_IPAFAR_low", "ipafar_l", "far_ro", "SMMU_CB0_NMRR_MAIR1", "OR7", "OR6", "OR5", "OR4", "OR3", "OR2", "OR1", "OR0", "IR7", "IR6", "IR5", "IR4", "IR3", "IR2", "IR1", "IR0", "SMMU_CB0_PMCEID", "SMMU_CB0_PMCFGR", "SMMU_CB0_PMCNTENCLR", "SMMU_CB0_PMCNTENSE", "SMMU_CB0_PMCNTENSET", "SMMU_CB0_PMCR", "SMMU_CB0_PMEVCNTR0", "SMMU_CB0_PMEVCNTR1", "SMMU_CB0_PMEVCNTR2", "SMMU_CB0_PMEVCNTR3", "SMMU_CB0_PMEVTYPER0", "SMMU_CB0_PMEVTYPER1", "SMMU_CB0_PMEVTYPER2", "SMMU_CB0_PMEVTYPER3", "SMMU_CB0_PMINTENCLR", "SMMU_CB0_PMOVSCLR", "SMMU_CB0_PMOVSSET", "SMMU_CB0_PRRR_MAIR0", "NOS7", "NOS6", "NOS5", "NOS4", "NOS3", "NOS2", "NOS1", "NOS0", "NS1", "NS0", "DS1", "DS0", "TR7", "TR6", "TR5", "TR4", "TR3", "TR2", "TR1", "TR0", "SMMU_CB0_RESUME", "TnR", "SMMU_CB0_SCTLR", "NSCFG", "WACFG", "RACFG", "SHCFG", "MTCFG", "MemAttr", "TRANSIENTCFG", "PTW", "ASIDPNE", "UWXN", "WXN", "HUPCF", "CFCFG", "CFIE", "CFRE", "AFFD", "AFE", "TRE", "SMMU_CB0_TCR2", "NSCFG1", "SEP", "NSCFG0", "TBI1", "TBI0", "AS", "PASize", "SMMU_CB0_TCR_lpae", "EAE", "NSCFG1_TG1", "SH1", "ORGN1", "IRGN1", "EPD1", "A1", "T1SZ_5_3", "T1SZ_2_0_PASIZE", "NSCFG0_TG0", "SH0", "ORGN0", "IRGN0", "SL0_1_EPD0", "SL0_0", "PD1_T0SZ_5", "S_PD0_T0SZ_4", "T0SZ_3_0", "SMMU_CB0_TLBIALL", "SMMU_CB0_TLBIASID", "SMMU_CB0_TLBIIPAS2L_high", "SMMU_CB0_TLBIIPAS2L_low", "SMMU_CB0_TLBIIPAS2_high", "SMMU_CB0_TLBIIPAS2_low", "SMMU_CB0_TLBIVAAL_high", "SMMU_CB0_TLBIVAAL_low", "SMMU_CB0_TLBIVAA_high", "SMMU_CB0_TLBIVAA_low", "SMMU_CB0_TLBIVAL_high", "SMMU_CB0_TLBIVAL_low", "SMMU_CB0_TLBIVA_high", "SMMU_CB0_TLBIVA_low", "SMMU_CB0_TLBSTATUS", "SACTIVE", "SMMU_CB0_TLBSYNC", "SMMU_CB0_TTBR0_high", "SMMU_CB0_TTBR0_low", "ADDRESS_31_7", "ADDRESS_6_IRGN0", "ADDRESS_5_NOS", "ADDRESS_4_3_RGN", "ADDRESS_2", "ADDRESS_1_S", "ADDRESS_0_IRGN1", "SMMU_CB0_TTBR1_high", "SMMU_CB0_TTBR1_low", "SMMU_CB10_ACTLR", "SMMU_CB10_CONTEXTIDR", "SMMU_CB10_FAR_high", "SMMU_CB10_FAR_low", "SMMU_CB10_FSR", "SMMU_CB10_FSRRESTORE", "SMMU_CB10_FSYNR0", "SMMU_CB10_IPAFAR_high", "SMMU_CB10_IPAFAR_low", "SMMU_CB10_NMRR_MAIR1", "SMMU_CB10_PMCEID", "SMMU_CB10_PMCFGR", "SMMU_CB10_PMCNTENCLR", "SMMU_CB10_PMCNTENSE", "SMMU_CB10_PMCNTENSET", "SMMU_CB10_PMCR", "SMMU_CB10_PMEVCNTR0", "SMMU_CB10_PMEVCNTR1", "SMMU_CB10_PMEVCNTR2", "SMMU_CB10_PMEVCNTR3", "SMMU_CB10_PMEVTYPER0", "SMMU_CB10_PMEVTYPER1", "SMMU_CB10_PMEVTYPER2", "SMMU_CB10_PMEVTYPER3", "SMMU_CB10_PMINTENCLR", "SMMU_CB10_PMOVSCLR", "SMMU_CB10_PMOVSSET", "SMMU_CB10_PRRR_MAIR0", "SMMU_CB10_RESUME", "SMMU_CB10_SCTLR", "SMMU_CB10_TCR2", "SMMU_CB10_TCR_lpae", "SMMU_CB10_TLBIALL", "SMMU_CB10_TLBIASID", "SMMU_CB10_TLBIIPAS2L_high", "SMMU_CB10_TLBIIPAS2L_low", "SMMU_CB10_TLBIIPAS2_high", "SMMU_CB10_TLBIIPAS2_low", "SMMU_CB10_TLBIVAAL_high", "SMMU_CB10_TLBIVAAL_low", "SMMU_CB10_TLBIVAA_high", "SMMU_CB10_TLBIVAA_low", "SMMU_CB10_TLBIVAL_high", "SMMU_CB10_TLBIVAL_low", "SMMU_CB10_TLBIVA_high", "SMMU_CB10_TLBIVA_low", "SMMU_CB10_TLBSTATUS", "SMMU_CB10_TLBSYNC", "SMMU_CB10_TTBR0_high", "SMMU_CB10_TTBR0_low", "SMMU_CB10_TTBR1_high", "SMMU_CB10_TTBR1_low", "SMMU_CB11_ACTLR", "SMMU_CB11_CONTEXTIDR", "SMMU_CB11_FAR_high", "SMMU_CB11_FAR_low", "SMMU_CB11_FSR", "SMMU_CB11_FSRRESTORE", "SMMU_CB11_FSYNR0", "SMMU_CB11_IPAFAR_high", "SMMU_CB11_IPAFAR_low", "SMMU_CB11_NMRR_MAIR1", "SMMU_CB11_PMCEID", "SMMU_CB11_PMCFGR", "SMMU_CB11_PMCNTENCLR", "SMMU_CB11_PMCNTENSE", "SMMU_CB11_PMCNTENSET", "SMMU_CB11_PMCR", "SMMU_CB11_PMEVCNTR0", "SMMU_CB11_PMEVCNTR1", "SMMU_CB11_PMEVCNTR2", "SMMU_CB11_PMEVCNTR3", "SMMU_CB11_PMEVTYPER0", "SMMU_CB11_PMEVTYPER1", "SMMU_CB11_PMEVTYPER2", "SMMU_CB11_PMEVTYPER3", "SMMU_CB11_PMINTENCLR", "SMMU_CB11_PMOVSCLR", "SMMU_CB11_PMOVSSET", "SMMU_CB11_PRRR_MAIR0", "SMMU_CB11_RESUME", "SMMU_CB11_SCTLR", "SMMU_CB11_TCR2", "SMMU_CB11_TCR_lpae", "SMMU_CB11_TLBIALL", "SMMU_CB11_TLBIASID", "SMMU_CB11_TLBIIPAS2L_high", "SMMU_CB11_TLBIIPAS2L_low", "SMMU_CB11_TLBIIPAS2_high", "SMMU_CB11_TLBIIPAS2_low", "SMMU_CB11_TLBIVAAL_high", "SMMU_CB11_TLBIVAAL_low", "SMMU_CB11_TLBIVAA_high", "SMMU_CB11_TLBIVAA_low", "SMMU_CB11_TLBIVAL_high", "SMMU_CB11_TLBIVAL_low", "SMMU_CB11_TLBIVA_high", "SMMU_CB11_TLBIVA_low", "SMMU_CB11_TLBSTATUS", "SMMU_CB11_TLBSYNC", "SMMU_CB11_TTBR0_high", "SMMU_CB11_TTBR0_low", "SMMU_CB11_TTBR1_high", "SMMU_CB11_TTBR1_low", "SMMU_CB12_ACTLR", "SMMU_CB12_CONTEXTIDR", "SMMU_CB12_FAR_high", "SMMU_CB12_FAR_low", "SMMU_CB12_FSR", "SMMU_CB12_FSRRESTORE", "SMMU_CB12_FSYNR0", "SMMU_CB12_IPAFAR_high", "SMMU_CB12_IPAFAR_low", "SMMU_CB12_NMRR_MAIR1", "SMMU_CB12_PMCEID", "SMMU_CB12_PMCFGR", "SMMU_CB12_PMCNTENCLR", "SMMU_CB12_PMCNTENSE", "SMMU_CB12_PMCNTENSET", "SMMU_CB12_PMCR", "SMMU_CB12_PMEVCNTR0", "SMMU_CB12_PMEVCNTR1", "SMMU_CB12_PMEVCNTR2", "SMMU_CB12_PMEVCNTR3", "SMMU_CB12_PMEVTYPER0", "SMMU_CB12_PMEVTYPER1", "SMMU_CB12_PMEVTYPER2", "SMMU_CB12_PMEVTYPER3", "SMMU_CB12_PMINTENCLR", "SMMU_CB12_PMOVSCLR", "SMMU_CB12_PMOVSSET", "SMMU_CB12_PRRR_MAIR0", "SMMU_CB12_RESUME", "SMMU_CB12_SCTLR", "SMMU_CB12_TCR2", "SMMU_CB12_TCR_lpae", "SMMU_CB12_TLBIALL", "SMMU_CB12_TLBIASID", "SMMU_CB12_TLBIIPAS2L_high", "SMMU_CB12_TLBIIPAS2L_low", "SMMU_CB12_TLBIIPAS2_high", "SMMU_CB12_TLBIIPAS2_low", "SMMU_CB12_TLBIVAAL_high", "SMMU_CB12_TLBIVAAL_low", "SMMU_CB12_TLBIVAA_high", "SMMU_CB12_TLBIVAA_low", "SMMU_CB12_TLBIVAL_high", "SMMU_CB12_TLBIVAL_low", "SMMU_CB12_TLBIVA_high", "SMMU_CB12_TLBIVA_low", "SMMU_CB12_TLBSTATUS", "SMMU_CB12_TLBSYNC", "SMMU_CB12_TTBR0_high", "SMMU_CB12_TTBR0_low", "SMMU_CB12_TTBR1_high", "SMMU_CB12_TTBR1_low", "SMMU_CB13_ACTLR", "SMMU_CB13_CONTEXTIDR", "SMMU_CB13_FAR_high", "SMMU_CB13_FAR_low", "SMMU_CB13_FSR", "SMMU_CB13_FSRRESTORE", "SMMU_CB13_FSYNR0", "SMMU_CB13_IPAFAR_high", "SMMU_CB13_IPAFAR_low", "SMMU_CB13_NMRR_MAIR1", "SMMU_CB13_PMCEID", "SMMU_CB13_PMCFGR", "SMMU_CB13_PMCNTENCLR", "SMMU_CB13_PMCNTENSE", "SMMU_CB13_PMCNTENSET", "SMMU_CB13_PMCR", "SMMU_CB13_PMEVCNTR0", "SMMU_CB13_PMEVCNTR1", "SMMU_CB13_PMEVCNTR2", "SMMU_CB13_PMEVCNTR3", "SMMU_CB13_PMEVTYPER0", "SMMU_CB13_PMEVTYPER1", "SMMU_CB13_PMEVTYPER2", "SMMU_CB13_PMEVTYPER3", "SMMU_CB13_PMINTENCLR", "SMMU_CB13_PMOVSCLR", "SMMU_CB13_PMOVSSET", "SMMU_CB13_PRRR_MAIR0", "SMMU_CB13_RESUME", "SMMU_CB13_SCTLR", "SMMU_CB13_TCR2", "SMMU_CB13_TCR_lpae", "SMMU_CB13_TLBIALL", "SMMU_CB13_TLBIASID", "SMMU_CB13_TLBIIPAS2L_high", "SMMU_CB13_TLBIIPAS2L_low", "SMMU_CB13_TLBIIPAS2_high", "SMMU_CB13_TLBIIPAS2_low", "SMMU_CB13_TLBIVAAL_high", "SMMU_CB13_TLBIVAAL_low", "SMMU_CB13_TLBIVAA_high", "SMMU_CB13_TLBIVAA_low", "SMMU_CB13_TLBIVAL_high", "SMMU_CB13_TLBIVAL_low", "SMMU_CB13_TLBIVA_high", "SMMU_CB13_TLBIVA_low", "SMMU_CB13_TLBSTATUS", "SMMU_CB13_TLBSYNC", "SMMU_CB13_TTBR0_high", "SMMU_CB13_TTBR0_low", "SMMU_CB13_TTBR1_high", "SMMU_CB13_TTBR1_low", "SMMU_CB14_ACTLR", "SMMU_CB14_CONTEXTIDR", "SMMU_CB14_FAR_high", "SMMU_CB14_FAR_low", "SMMU_CB14_FSR", "SMMU_CB14_FSRRESTORE", "SMMU_CB14_FSYNR0", "SMMU_CB14_IPAFAR_high", "SMMU_CB14_IPAFAR_low", "SMMU_CB14_NMRR_MAIR1", "SMMU_CB14_PMCEID", "SMMU_CB14_PMCFGR", "SMMU_CB14_PMCNTENCLR", "SMMU_CB14_PMCNTENSE", "SMMU_CB14_PMCNTENSET", "SMMU_CB14_PMCR", "SMMU_CB14_PMEVCNTR0", "SMMU_CB14_PMEVCNTR1", "SMMU_CB14_PMEVCNTR2", "SMMU_CB14_PMEVCNTR3", "SMMU_CB14_PMEVTYPER0", "SMMU_CB14_PMEVTYPER1", "SMMU_CB14_PMEVTYPER2", "SMMU_CB14_PMEVTYPER3", "SMMU_CB14_PMINTENCLR", "SMMU_CB14_PMOVSCLR", "SMMU_CB14_PMOVSSET", "SMMU_CB14_PRRR_MAIR0", "SMMU_CB14_RESUME", "SMMU_CB14_SCTLR", "SMMU_CB14_TCR2", "SMMU_CB14_TCR_lpae", "SMMU_CB14_TLBIALL", "SMMU_CB14_TLBIASID", "SMMU_CB14_TLBIIPAS2L_high", "SMMU_CB14_TLBIIPAS2L_low", "SMMU_CB14_TLBIIPAS2_high", "SMMU_CB14_TLBIIPAS2_low", "SMMU_CB14_TLBIVAAL_high", "SMMU_CB14_TLBIVAAL_low", "SMMU_CB14_TLBIVAA_high", "SMMU_CB14_TLBIVAA_low", "SMMU_CB14_TLBIVAL_high", "SMMU_CB14_TLBIVAL_low", "SMMU_CB14_TLBIVA_high", "SMMU_CB14_TLBIVA_low", "SMMU_CB14_TLBSTATUS", "SMMU_CB14_TLBSYNC", "SMMU_CB14_TTBR0_high", "SMMU_CB14_TTBR0_low", "SMMU_CB14_TTBR1_high", "SMMU_CB14_TTBR1_low", "SMMU_CB15_ACTLR", "SMMU_CB15_CONTEXTIDR", "SMMU_CB15_FAR_high", "SMMU_CB15_FAR_low", "SMMU_CB15_FSR", "SMMU_CB15_FSRRESTORE", "SMMU_CB15_FSYNR0", "SMMU_CB15_IPAFAR_high", "SMMU_CB15_IPAFAR_low", "SMMU_CB15_NMRR_MAIR1", "SMMU_CB15_PMCEID", "SMMU_CB15_PMCFGR", "SMMU_CB15_PMCNTENCLR", "SMMU_CB15_PMCNTENSE", "SMMU_CB15_PMCNTENSET", "SMMU_CB15_PMCR", "SMMU_CB15_PMEVCNTR0", "SMMU_CB15_PMEVCNTR1", "SMMU_CB15_PMEVCNTR2", "SMMU_CB15_PMEVCNTR3", "SMMU_CB15_PMEVTYPER0", "SMMU_CB15_PMEVTYPER1", "SMMU_CB15_PMEVTYPER2", "SMMU_CB15_PMEVTYPER3", "SMMU_CB15_PMINTENCLR", "SMMU_CB15_PMOVSCLR", "SMMU_CB15_PMOVSSET", "SMMU_CB15_PRRR_MAIR0", "SMMU_CB15_RESUME", "SMMU_CB15_SCTLR", "SMMU_CB15_TCR2", "SMMU_CB15_TCR_lpae", "SMMU_CB15_TLBIALL", "SMMU_CB15_TLBIASID", "SMMU_CB15_TLBIIPAS2L_high", "SMMU_CB15_TLBIIPAS2L_low", "SMMU_CB15_TLBIIPAS2_high", "SMMU_CB15_TLBIIPAS2_low", "SMMU_CB15_TLBIVAAL_high", "SMMU_CB15_TLBIVAAL_low", "SMMU_CB15_TLBIVAA_high", "SMMU_CB15_TLBIVAA_low", "SMMU_CB15_TLBIVAL_high", "SMMU_CB15_TLBIVAL_low", "SMMU_CB15_TLBIVA_high", "SMMU_CB15_TLBIVA_low", "SMMU_CB15_TLBSTATUS", "SMMU_CB15_TLBSYNC", "SMMU_CB15_TTBR0_high", "SMMU_CB15_TTBR0_low", "SMMU_CB15_TTBR1_high", "SMMU_CB15_TTBR1_low", "SMMU_CB1_ACTLR", "SMMU_CB1_CONTEXTIDR", "SMMU_CB1_FAR_high", "SMMU_CB1_FAR_low", "SMMU_CB1_FSR", "SMMU_CB1_FSRRESTORE", "SMMU_CB1_FSYNR0", "SMMU_CB1_IPAFAR_high", "SMMU_CB1_IPAFAR_low", "SMMU_CB1_NMRR_MAIR1", "SMMU_CB1_PMCEID", "SMMU_CB1_PMCFGR", "SMMU_CB1_PMCNTENCLR", "SMMU_CB1_PMCNTENSE", "SMMU_CB1_PMCNTENSET", "SMMU_CB1_PMCR", "SMMU_CB1_PMEVCNTR0", "SMMU_CB1_PMEVCNTR1", "SMMU_CB1_PMEVCNTR2", "SMMU_CB1_PMEVCNTR3", "SMMU_CB1_PMEVTYPER0", "SMMU_CB1_PMEVTYPER1", "SMMU_CB1_PMEVTYPER2", "SMMU_CB1_PMEVTYPER3", "SMMU_CB1_PMINTENCLR", "SMMU_CB1_PMOVSCLR", "SMMU_CB1_PMOVSSET", "SMMU_CB1_PRRR_MAIR0", "SMMU_CB1_RESUME", "SMMU_CB1_SCTLR", "SMMU_CB1_TCR2", "SMMU_CB1_TCR_lpae", "SMMU_CB1_TLBIALL", "SMMU_CB1_TLBIASID", "SMMU_CB1_TLBIIPAS2L_high", "SMMU_CB1_TLBIIPAS2L_low", "SMMU_CB1_TLBIIPAS2_high", "SMMU_CB1_TLBIIPAS2_low", "SMMU_CB1_TLBIVAAL_high", "SMMU_CB1_TLBIVAAL_low", "SMMU_CB1_TLBIVAA_high", "SMMU_CB1_TLBIVAA_low", "SMMU_CB1_TLBIVAL_high", "SMMU_CB1_TLBIVAL_low", "SMMU_CB1_TLBIVA_high", "SMMU_CB1_TLBIVA_low", "SMMU_CB1_TLBSTATUS", "SMMU_CB1_TLBSYNC", "SMMU_CB1_TTBR0_high", "SMMU_CB1_TTBR0_low", "SMMU_CB1_TTBR1_high", "SMMU_CB1_TTBR1_low", "SMMU_CB2_ACTLR", "SMMU_CB2_CONTEXTIDR", "SMMU_CB2_FAR_high", "SMMU_CB2_FAR_low", "SMMU_CB2_FSR", "SMMU_CB2_FSRRESTORE", "SMMU_CB2_FSYNR0", "SMMU_CB2_IPAFAR_high", "SMMU_CB2_IPAFAR_low", "SMMU_CB2_NMRR_MAIR1", "SMMU_CB2_PMCEID", "SMMU_CB2_PMCFGR", "SMMU_CB2_PMCNTENCLR", "SMMU_CB2_PMCNTENSE", "SMMU_CB2_PMCNTENSET", "SMMU_CB2_PMCR", "SMMU_CB2_PMEVCNTR0", "SMMU_CB2_PMEVCNTR1", "SMMU_CB2_PMEVCNTR2", "SMMU_CB2_PMEVCNTR3", "SMMU_CB2_PMEVTYPER0", "SMMU_CB2_PMEVTYPER1", "SMMU_CB2_PMEVTYPER2", "SMMU_CB2_PMEVTYPER3", "SMMU_CB2_PMINTENCLR", "SMMU_CB2_PMOVSCLR", "SMMU_CB2_PMOVSSET", "SMMU_CB2_PRRR_MAIR0", "SMMU_CB2_RESUME", "SMMU_CB2_SCTLR", "SMMU_CB2_TCR2", "SMMU_CB2_TCR_lpae", "SMMU_CB2_TLBIALL", "SMMU_CB2_TLBIASID", "SMMU_CB2_TLBIIPAS2L_high", "SMMU_CB2_TLBIIPAS2L_low", "SMMU_CB2_TLBIIPAS2_high", "SMMU_CB2_TLBIIPAS2_low", "SMMU_CB2_TLBIVAAL_high", "SMMU_CB2_TLBIVAAL_low", "SMMU_CB2_TLBIVAA_high", "SMMU_CB2_TLBIVAA_low", "SMMU_CB2_TLBIVAL_high", "SMMU_CB2_TLBIVAL_low", "SMMU_CB2_TLBIVA_high", "SMMU_CB2_TLBIVA_low", "SMMU_CB2_TLBSTATUS", "SMMU_CB2_TLBSYNC", "SMMU_CB2_TTBR0_high", "SMMU_CB2_TTBR0_low", "SMMU_CB2_TTBR1_high", "SMMU_CB2_TTBR1_low", "SMMU_CB3_ACTLR", "SMMU_CB3_CONTEXTIDR", "SMMU_CB3_FAR_high", "SMMU_CB3_FAR_low", "SMMU_CB3_FSR", "SMMU_CB3_FSRRESTORE", "SMMU_CB3_FSYNR0", "SMMU_CB3_IPAFAR_high", "SMMU_CB3_IPAFAR_low", "SMMU_CB3_NMRR_MAIR1", "SMMU_CB3_PMCEID", "SMMU_CB3_PMCFGR", "SMMU_CB3_PMCNTENCLR", "SMMU_CB3_PMCNTENSE", "SMMU_CB3_PMCNTENSET", "SMMU_CB3_PMCR", "SMMU_CB3_PMEVCNTR0", "SMMU_CB3_PMEVCNTR1", "SMMU_CB3_PMEVCNTR2", "SMMU_CB3_PMEVCNTR3", "SMMU_CB3_PMEVTYPER0", "SMMU_CB3_PMEVTYPER1", "SMMU_CB3_PMEVTYPER2", "SMMU_CB3_PMEVTYPER3", "SMMU_CB3_PMINTENCLR", "SMMU_CB3_PMOVSCLR", "SMMU_CB3_PMOVSSET", "SMMU_CB3_PRRR_MAIR0", "SMMU_CB3_RESUME", "SMMU_CB3_SCTLR", "SMMU_CB3_TCR2", "SMMU_CB3_TCR_lpae", "SMMU_CB3_TLBIALL", "SMMU_CB3_TLBIASID", "SMMU_CB3_TLBIIPAS2L_high", "SMMU_CB3_TLBIIPAS2L_low", "SMMU_CB3_TLBIIPAS2_high", "SMMU_CB3_TLBIIPAS2_low", "SMMU_CB3_TLBIVAAL_high", "SMMU_CB3_TLBIVAAL_low", "SMMU_CB3_TLBIVAA_high", "SMMU_CB3_TLBIVAA_low", "SMMU_CB3_TLBIVAL_high", "SMMU_CB3_TLBIVAL_low", "SMMU_CB3_TLBIVA_high", "SMMU_CB3_TLBIVA_low", "SMMU_CB3_TLBSTATUS", "SMMU_CB3_TLBSYNC", "SMMU_CB3_TTBR0_high", "SMMU_CB3_TTBR0_low", "SMMU_CB3_TTBR1_high", "SMMU_CB3_TTBR1_low", "SMMU_CB4_ACTLR", "SMMU_CB4_CONTEXTIDR", "SMMU_CB4_FAR_high", "SMMU_CB4_FAR_low", "SMMU_CB4_FSR", "SMMU_CB4_FSRRESTORE", "SMMU_CB4_FSYNR0", "SMMU_CB4_IPAFAR_high", "SMMU_CB4_IPAFAR_low", "SMMU_CB4_NMRR_MAIR1", "SMMU_CB4_PMCEID", "SMMU_CB4_PMCFGR", "SMMU_CB4_PMCNTENCLR", "SMMU_CB4_PMCNTENSE", "SMMU_CB4_PMCNTENSET", "SMMU_CB4_PMCR", "SMMU_CB4_PMEVCNTR0", "SMMU_CB4_PMEVCNTR1", "SMMU_CB4_PMEVCNTR2", "SMMU_CB4_PMEVCNTR3", "SMMU_CB4_PMEVTYPER0", "SMMU_CB4_PMEVTYPER1", "SMMU_CB4_PMEVTYPER2", "SMMU_CB4_PMEVTYPER3", "SMMU_CB4_PMINTENCLR", "SMMU_CB4_PMOVSCLR", "SMMU_CB4_PMOVSSET", "SMMU_CB4_PRRR_MAIR0", "SMMU_CB4_RESUME", "SMMU_CB4_SCTLR", "SMMU_CB4_TCR2", "SMMU_CB4_TCR_lpae", "SMMU_CB4_TLBIALL", "SMMU_CB4_TLBIASID", "SMMU_CB4_TLBIIPAS2L_high", "SMMU_CB4_TLBIIPAS2L_low", "SMMU_CB4_TLBIIPAS2_high", "SMMU_CB4_TLBIIPAS2_low", "SMMU_CB4_TLBIVAAL_high", "SMMU_CB4_TLBIVAAL_low", "SMMU_CB4_TLBIVAA_high", "SMMU_CB4_TLBIVAA_low", "SMMU_CB4_TLBIVAL_high", "SMMU_CB4_TLBIVAL_low", "SMMU_CB4_TLBIVA_high", "SMMU_CB4_TLBIVA_low", "SMMU_CB4_TLBSTATUS", "SMMU_CB4_TLBSYNC", "SMMU_CB4_TTBR0_high", "SMMU_CB4_TTBR0_low", "SMMU_CB4_TTBR1_high", "SMMU_CB4_TTBR1_low", "SMMU_CB5_ACTLR", "SMMU_CB5_CONTEXTIDR", "SMMU_CB5_FAR_high", "SMMU_CB5_FAR_low", "SMMU_CB5_FSR", "SMMU_CB5_FSRRESTORE", "SMMU_CB5_FSYNR0", "SMMU_CB5_IPAFAR_high", "SMMU_CB5_IPAFAR_low", "SMMU_CB5_NMRR_MAIR1", "SMMU_CB5_PMCEID", "SMMU_CB5_PMCFGR", "SMMU_CB5_PMCNTENCLR", "SMMU_CB5_PMCNTENSE", "SMMU_CB5_PMCNTENSET", "SMMU_CB5_PMCR", "SMMU_CB5_PMEVCNTR0", "SMMU_CB5_PMEVCNTR1", "SMMU_CB5_PMEVCNTR2", "SMMU_CB5_PMEVCNTR3", "SMMU_CB5_PMEVTYPER0", "SMMU_CB5_PMEVTYPER1", "SMMU_CB5_PMEVTYPER2", "SMMU_CB5_PMEVTYPER3", "SMMU_CB5_PMINTENCLR", "SMMU_CB5_PMOVSCLR", "SMMU_CB5_PMOVSSET", "SMMU_CB5_PRRR_MAIR0", "SMMU_CB5_RESUME", "SMMU_CB5_SCTLR", "SMMU_CB5_TCR2", "SMMU_CB5_TCR_lpae", "SMMU_CB5_TLBIALL", "SMMU_CB5_TLBIASID", "SMMU_CB5_TLBIIPAS2L_high", "SMMU_CB5_TLBIIPAS2L_low", "SMMU_CB5_TLBIIPAS2_high", "SMMU_CB5_TLBIIPAS2_low", "SMMU_CB5_TLBIVAAL_high", "SMMU_CB5_TLBIVAAL_low", "SMMU_CB5_TLBIVAA_high", "SMMU_CB5_TLBIVAA_low", "SMMU_CB5_TLBIVAL_high", "SMMU_CB5_TLBIVAL_low", "SMMU_CB5_TLBIVA_high", "SMMU_CB5_TLBIVA_low", "SMMU_CB5_TLBSTATUS", "SMMU_CB5_TLBSYNC", "SMMU_CB5_TTBR0_high", "SMMU_CB5_TTBR0_low", "SMMU_CB5_TTBR1_high", "SMMU_CB5_TTBR1_low", "SMMU_CB6_ACTLR", "SMMU_CB6_CONTEXTIDR", "SMMU_CB6_FAR_high", "SMMU_CB6_FAR_low", "SMMU_CB6_FSR", "SMMU_CB6_FSRRESTORE", "SMMU_CB6_FSYNR0", "SMMU_CB6_IPAFAR_high", "SMMU_CB6_IPAFAR_low", "SMMU_CB6_NMRR_MAIR1", "SMMU_CB6_PMCEID", "SMMU_CB6_PMCFGR", "SMMU_CB6_PMCNTENCLR", "SMMU_CB6_PMCNTENSE", "SMMU_CB6_PMCNTENSET", "SMMU_CB6_PMCR", "SMMU_CB6_PMEVCNTR0", "SMMU_CB6_PMEVCNTR1", "SMMU_CB6_PMEVCNTR2", "SMMU_CB6_PMEVCNTR3", "SMMU_CB6_PMEVTYPER0", "SMMU_CB6_PMEVTYPER1", "SMMU_CB6_PMEVTYPER2", "SMMU_CB6_PMEVTYPER3", "SMMU_CB6_PMINTENCLR", "SMMU_CB6_PMOVSCLR", "SMMU_CB6_PMOVSSET", "SMMU_CB6_PRRR_MAIR0", "SMMU_CB6_RESUME", "SMMU_CB6_SCTLR", "SMMU_CB6_TCR2", "SMMU_CB6_TCR_lpae", "SMMU_CB6_TLBIALL", "SMMU_CB6_TLBIASID", "SMMU_CB6_TLBIIPAS2L_high", "SMMU_CB6_TLBIIPAS2L_low", "SMMU_CB6_TLBIIPAS2_high", "SMMU_CB6_TLBIIPAS2_low", "SMMU_CB6_TLBIVAAL_high", "SMMU_CB6_TLBIVAAL_low", "SMMU_CB6_TLBIVAA_high", "SMMU_CB6_TLBIVAA_low", "SMMU_CB6_TLBIVAL_high", "SMMU_CB6_TLBIVAL_low", "SMMU_CB6_TLBIVA_high", "SMMU_CB6_TLBIVA_low", "SMMU_CB6_TLBSTATUS", "SMMU_CB6_TLBSYNC", "SMMU_CB6_TTBR0_high", "SMMU_CB6_TTBR0_low", "SMMU_CB6_TTBR1_high", "SMMU_CB6_TTBR1_low", "SMMU_CB7_ACTLR", "SMMU_CB7_CONTEXTIDR", "SMMU_CB7_FAR_high", "SMMU_CB7_FAR_low", "SMMU_CB7_FSR", "SMMU_CB7_FSRRESTORE", "SMMU_CB7_FSYNR0", "SMMU_CB7_IPAFAR_high", "SMMU_CB7_IPAFAR_low", "SMMU_CB7_NMRR_MAIR1", "SMMU_CB7_PMCEID", "SMMU_CB7_PMCFGR", "SMMU_CB7_PMCNTENCLR", "SMMU_CB7_PMCNTENSE", "SMMU_CB7_PMCNTENSET", "SMMU_CB7_PMCR", "SMMU_CB7_PMEVCNTR0", "SMMU_CB7_PMEVCNTR1", "SMMU_CB7_PMEVCNTR2", "SMMU_CB7_PMEVCNTR3", "SMMU_CB7_PMEVTYPER0", "SMMU_CB7_PMEVTYPER1", "SMMU_CB7_PMEVTYPER2", "SMMU_CB7_PMEVTYPER3", "SMMU_CB7_PMINTENCLR", "SMMU_CB7_PMOVSCLR", "SMMU_CB7_PMOVSSET", "SMMU_CB7_PRRR_MAIR0", "SMMU_CB7_RESUME", "SMMU_CB7_SCTLR", "SMMU_CB7_TCR2", "SMMU_CB7_TCR_lpae", "SMMU_CB7_TLBIALL", "SMMU_CB7_TLBIASID", "SMMU_CB7_TLBIIPAS2L_high", "SMMU_CB7_TLBIIPAS2L_low", "SMMU_CB7_TLBIIPAS2_high", "SMMU_CB7_TLBIIPAS2_low", "SMMU_CB7_TLBIVAAL_high", "SMMU_CB7_TLBIVAAL_low", "SMMU_CB7_TLBIVAA_high", "SMMU_CB7_TLBIVAA_low", "SMMU_CB7_TLBIVAL_high", "SMMU_CB7_TLBIVAL_low", "SMMU_CB7_TLBIVA_high", "SMMU_CB7_TLBIVA_low", "SMMU_CB7_TLBSTATUS", "SMMU_CB7_TLBSYNC", "SMMU_CB7_TTBR0_high", "SMMU_CB7_TTBR0_low", "SMMU_CB7_TTBR1_high", "SMMU_CB7_TTBR1_low", "SMMU_CB8_ACTLR", "SMMU_CB8_CONTEXTIDR", "SMMU_CB8_FAR_high", "SMMU_CB8_FAR_low", "SMMU_CB8_FSR", "SMMU_CB8_FSRRESTORE", "SMMU_CB8_FSYNR0", "SMMU_CB8_IPAFAR_high", "SMMU_CB8_IPAFAR_low", "SMMU_CB8_NMRR_MAIR1", "SMMU_CB8_PMCEID", "SMMU_CB8_PMCFGR", "SMMU_CB8_PMCNTENCLR", "SMMU_CB8_PMCNTENSE", "SMMU_CB8_PMCNTENSET", "SMMU_CB8_PMCR", "SMMU_CB8_PMEVCNTR0", "SMMU_CB8_PMEVCNTR1", "SMMU_CB8_PMEVCNTR2", "SMMU_CB8_PMEVCNTR3", "SMMU_CB8_PMEVTYPER0", "SMMU_CB8_PMEVTYPER1", "SMMU_CB8_PMEVTYPER2", "SMMU_CB8_PMEVTYPER3", "SMMU_CB8_PMINTENCLR", "SMMU_CB8_PMOVSCLR", "SMMU_CB8_PMOVSSET", "SMMU_CB8_PRRR_MAIR0", "SMMU_CB8_RESUME", "SMMU_CB8_SCTLR", "SMMU_CB8_TCR2", "SMMU_CB8_TCR_lpae", "SMMU_CB8_TLBIALL", "SMMU_CB8_TLBIASID", "SMMU_CB8_TLBIIPAS2L_high", "SMMU_CB8_TLBIIPAS2L_low", "SMMU_CB8_TLBIIPAS2_high", "SMMU_CB8_TLBIIPAS2_low", "SMMU_CB8_TLBIVAAL_high", "SMMU_CB8_TLBIVAAL_low", "SMMU_CB8_TLBIVAA_high", "SMMU_CB8_TLBIVAA_low", "SMMU_CB8_TLBIVAL_high", "SMMU_CB8_TLBIVAL_low", "SMMU_CB8_TLBIVA_high", "SMMU_CB8_TLBIVA_low", "SMMU_CB8_TLBSTATUS", "SMMU_CB8_TLBSYNC", "SMMU_CB8_TTBR0_high", "SMMU_CB8_TTBR0_low", "SMMU_CB8_TTBR1_high", "SMMU_CB8_TTBR1_low", "SMMU_CB9_ACTLR", "SMMU_CB9_CONTEXTIDR", "SMMU_CB9_FAR_high", "SMMU_CB9_FAR_low", "SMMU_CB9_FSR", "SMMU_CB9_FSRRESTORE", "SMMU_CB9_FSYNR0", "SMMU_CB9_IPAFAR_high", "SMMU_CB9_IPAFAR_low", "SMMU_CB9_NMRR_MAIR1", "SMMU_CB9_PMCEID", "SMMU_CB9_PMCFGR", "SMMU_CB9_PMCNTENCLR", "SMMU_CB9_PMCNTENSE", "SMMU_CB9_PMCNTENSET", "SMMU_CB9_PMCR", "SMMU_CB9_PMEVCNTR0", "SMMU_CB9_PMEVCNTR1", "SMMU_CB9_PMEVCNTR2", "SMMU_CB9_PMEVCNTR3", "SMMU_CB9_PMEVTYPER0", "SMMU_CB9_PMEVTYPER1", "SMMU_CB9_PMEVTYPER2", "SMMU_CB9_PMEVTYPER3", "SMMU_CB9_PMINTENCLR", "SMMU_CB9_PMOVSCLR", "SMMU_CB9_PMOVSSET", "SMMU_CB9_PRRR_MAIR0", "SMMU_CB9_RESUME", "SMMU_CB9_SCTLR", "SMMU_CB9_TCR2", "SMMU_CB9_TCR_lpae", "SMMU_CB9_TLBIALL", "SMMU_CB9_TLBIASID", "SMMU_CB9_TLBIIPAS2L_high", "SMMU_CB9_TLBIIPAS2L_low", "SMMU_CB9_TLBIIPAS2_high", "SMMU_CB9_TLBIIPAS2_low", "SMMU_CB9_TLBIVAAL_high", "SMMU_CB9_TLBIVAAL_low", "SMMU_CB9_TLBIVAA_high", "SMMU_CB9_TLBIVAA_low", "SMMU_CB9_TLBIVAL_high", "SMMU_CB9_TLBIVAL_low", "SMMU_CB9_TLBIVA_high", "SMMU_CB9_TLBIVA_low", "SMMU_CB9_TLBSTATUS", "SMMU_CB9_TLBSYNC", "SMMU_CB9_TTBR0_high", "SMMU_CB9_TTBR0_low", "SMMU_CB9_TTBR1_high", "SMMU_CB9_TTBR1_low", "SMMU_CBA2R0", "MONC", "VA64", "SMMU_CBA2R1", "SMMU_CBA2R10", "SMMU_CBA2R11", "SMMU_CBA2R12", "SMMU_CBA2R13", "SMMU_CBA2R14", "SMMU_CBA2R15", "SMMU_CBA2R2", "SMMU_CBA2R3", "SMMU_CBA2R4", "SMMU_CBA2R5", "SMMU_CBA2R6", "SMMU_CBA2R7", "SMMU_CBA2R8", "SMMU_CBA2R9", "SMMU_CBAR0", "IRPTNDX", "BSU", "MEMATTR_CBNDX_7_4", "FB_CBNDX_3", "HYPC_CBNDX_2", "BPSHCFG_CBNDX_1_0", "SMMU_CBAR1", "SMMU_CBAR10", "SMMU_CBAR11", "SMMU_CBAR12", "SMMU_CBAR13", "SMMU_CBAR14", "SMMU_CBAR15", "SMMU_CBAR2", "SMMU_CBAR3", "SMMU_CBAR4", "SMMU_CBAR5", "SMMU_CBAR6", "SMMU_CBAR7", "SMMU_CBAR8", "SMMU_CBAR9", "SMMU_CBFRSYNRA0", "SSD_Index", "StreamID", "SMMU_CBFRSYNRA1", "SMMU_CBFRSYNRA10", "SMMU_CBFRSYNRA11", "SMMU_CBFRSYNRA12", "SMMU_CBFRSYNRA13", "SMMU_CBFRSYNRA14", "SMMU_CBFRSYNRA15", "SMMU_CBFRSYNRA2", "SMMU_CBFRSYNRA3", "SMMU_CBFRSYNRA4", "SMMU_CBFRSYNRA5", "SMMU_CBFRSYNRA6", "SMMU_CBFRSYNRA7", "SMMU_CBFRSYNRA8", "SMMU_CBFRSYNRA9", "SMMU_CIDR0", "SMMU_CIDR1", "SMMU_CIDR2", "SMMU_CIDR3", "SMMU_DBGRDATATBU", "SMMU_DBGRDATATCU", "SMMU_DBGRPTRTBU", "TBU_ID", "TLB_Pointer", "TLB_Entry_Pointer", "SMMU_DBGRPTRTCU", "DATASRC", "WAY_RAM", "SMMU_ITCTRL", "tbu_index", "MODULE", "RAM_DATA", "RAM_MODE", "INTGMODE", "SMMU_ITIP", "SPINDEN", "SMMU_ITOP_CXT0TO31_RAM0", "SMMU_ITOP_GLBL", "TCU_RAM_DATA", "GLBLSF1", "GLBLNSF1", "SMMU_ITOP_PERF_INDEX", "WAY_IPA2PA_PF", "IPA2PA_PF_INDEX", "WAY_MTLB_WC", "MTLB_WC_INDEX", "SMMU_NSACR", "CACHE_LOCK", "DP4K_TBUDISB", "DP4K_TCUDISB", "S2CRB_TLBEN", "MMUDISB_TLBEN", "SMTNMB_TLBEN", "IPA2PA_CEN", "S2WC2EN", "S1WC2EN", "SMMU_NSCR0", "SMCFCFG", "PTM", "VMIDPNE", "USFCFG", "GSE", "STALLD", "GCFGFIE", "GCFGFRE", "GFIE", "GFRE", "CLIENTPD", "SMMU_NSGFAR_high", "FADDR", "SMMU_NSGFAR_low", "SMMU_NSGFSR", "CAF", "UCIF", "UCBF", "SMCF", "USF", "ICF", "SMMU_NSGFSRRESTORE", "SMMU_NSGFSYNDR1", "SMMU_NSGFSYNR0", "ATS", "Nested", "SMMU_NSTLBGSTATUS", "GSACTIVE", "SMMU_NSTLBGSYNC", "SMMU_PER", "PER_TCU", "PER_TBU", "SMMU_PIDR0", "PartNumber0", "SMMU_PIDR1", "JEP106_identity_code", "PartNumber1", "SMMU_PIDR2", "Architecture_Revision", "SMMU_PIDR3", "Customer_modified", "SMMU_PIDR4", "JEP106_Continuation_code", "SMMU_PIDR5", "SMMU_PIDR6", "SMMU_PIDR7", "SMMU_S2CR0", "INSTCFG_1", "INSTCFG_0_FB", "PRIVCFG_BSU", "MEM_ATTR", "CBNDX_VMID", "SMMU_S2CR1", "SMMU_S2CR10", "SMMU_S2CR11", "SMMU_S2CR12", "SMMU_S2CR13", "SMMU_S2CR14", "SMMU_S2CR15", "SMMU_S2CR16", "SMMU_S2CR17", "SMMU_S2CR18", "SMMU_S2CR19", "SMMU_S2CR2", "SMMU_S2CR20", "SMMU_S2CR21", "SMMU_S2CR22", "SMMU_S2CR23", "SMMU_S2CR24", "SMMU_S2CR25", "SMMU_S2CR26", "SMMU_S2CR27", "SMMU_S2CR28", "SMMU_S2CR29", "SMMU_S2CR3", "SMMU_S2CR30", "SMMU_S2CR31", "SMMU_S2CR32", "SMMU_S2CR33", "SMMU_S2CR34", "SMMU_S2CR35", "SMMU_S2CR36", "SMMU_S2CR37", "SMMU_S2CR38", "SMMU_S2CR39", "SMMU_S2CR4", "SMMU_S2CR40", "SMMU_S2CR41", "SMMU_S2CR42", "SMMU_S2CR43", "SMMU_S2CR44", "SMMU_S2CR45", "SMMU_S2CR46", "SMMU_S2CR47", "SMMU_S2CR5", "SMMU_S2CR6", "SMMU_S2CR7", "SMMU_S2CR8", "SMMU_S2CR9", "SMMU_SACR", "NORMALIZE", "PAGESIZE", "SMMU_SCR0", "SMMU_SCR1", "NSCAFRO", "SPMEN", "SIF", "GEFRO", "GASRAE", "NSNUMIRPTO", "NSNUMSMRGO", "NSNUMCBO", "SMMU_SGFAR_high", "SMMU_SGFAR_low", "SMMU_SGFSR", "SMMU_SGFSRRESTORE", "SMMU_SGFSYNR0", "NSSTATE", "SMMU_SGFSYNR1", "SMMU_SIDR0", "SES", "S1TS", "S2TS", "NTS", "SMS", "ATOSNS", "PTFS", "NUMIRPT", "CTTW", "BTM", "NUMSIDB", "NUMSMRG", "SMMU_SIDR1", "NUMPAGENDXB", "NUMS2CB", "SMCD", "SSDTP", "NUMSSDNDXB", "NUMCB", "SMMU_SIDR2", "PTFSV8_64Kb", "PTFSV8_16Kb", "TFSV8_4Kb", "UBS", "OAS", "IAS", "SMMU_SIDR7", "MINOR", "SMMU_SMR0", "SMMU_SMR1", "SMMU_SMR10", "SMMU_SMR11", "SMMU_SMR12", "SMMU_SMR13", "SMMU_SMR14", "SMMU_SMR15", "SMMU_SMR16", "SMMU_SMR17", "SMMU_SMR18", "SMMU_SMR19", "SMMU_SMR2", "SMMU_SMR20", "SMMU_SMR21", "SMMU_SMR22", "SMMU_SMR23", "SMMU_SMR24", "SMMU_SMR25", "SMMU_SMR26", "SMMU_SMR27", "SMMU_SMR28", "SMMU_SMR29", "SMMU_SMR3", "SMMU_SMR30", "SMMU_SMR31", "SMMU_SMR32", "SMMU_SMR33", "SMMU_SMR34", "SMMU_SMR35", "SMMU_SMR36", "SMMU_SMR37", "SMMU_SMR38", "SMMU_SMR39", "SMMU_SMR4", "SMMU_SMR40", "SMMU_SMR41", "SMMU_SMR42", "SMMU_SMR43", "SMMU_SMR44", "SMMU_SMR45", "SMMU_SMR46", "SMMU_SMR47", "SMMU_SMR5", "SMMU_SMR6", "SMMU_SMR7", "SMMU_SMR8", "SMMU_SMR9", "SMMU_STLBGSTATUS", "SMMU_STLBGSYNC", "SMMU_STLBIALL", "SMMU_STLBIALLM", "SMMU_STLBIVALM_high", "SMMU_STLBIVALM_low", "SMMU_STLBIVAM_high", "SMMU_STLBIVAM_low", "SMMU_TBUQOS0", "QOSTBU5", "QOSTBU4", "QOSTBU3", "QOSTBU2", "QOSTBU1", "QOSTBU0", "SMMU_TBU_PWR_STATUS", "SMMU_TLBIALLNSNH", "SMMU_TLBIVMID", "smmu_cb0_pmauthstatus", "smmu_cb10_pmauthstatus", "smmu_cb11_pmauthstatus", "smmu_cb12_pmauthstatus", "smmu_cb13_pmauthstatus", "smmu_cb14_pmauthstatus", "smmu_cb15_pmauthstatus", "smmu_cb1_pmauthstatus", "smmu_cb2_pmauthstatus", "smmu_cb3_pmauthstatus", "smmu_cb4_pmauthstatus", "smmu_cb5_pmauthstatus", "smmu_cb6_pmauthstatus", "smmu_cb7_pmauthstatus", "smmu_cb8_pmauthstatus", "smmu_cb9_pmauthstatus", "SMMU_REG", "CONFIG_SIGNALS", "cfg_normalize", "ECO_INFO", "gbl_flt_irpt_ns", "gbl_flt_irpt_s", "comb_perf_irpt_TBU", "comb_irpt_s", "comb_irpt_ns", "MISC", "spniden", "arqosarb", "awakeup_prog", "emas", "emaw", "ema", "QREQN", "tbu_TBU5_5_cg", "tbu_TBU5_5_pd", "tbu_TBU4_4_cg", "tbu_TBU4_4_pd", "tbu_TBU3_3_cg", "tbu_TBU3_3_pd", "pd_mst_br_TBU2_2", "pd_slv_br_TBU2_2", "tbu_TBU2_2_cg", "tbu_TBU2_2_pd", "tbu_TBU1_1_cg", "tbu_TBU1_1_pd", "tbu_TBU0_0_cg", "tbu_TBU0_0_pd", "tcu", "SPI0", "Config_reg0", "Modefail_gen_en", "PERI_SEL", "Delay_reg0", "En_reg0", "Intr_status_reg0", "MODE_FAIL", "Intrpt_dis_reg0", "Intrpt_en_reg0", "Mod_id_reg0", "module_ID", "RX_thres_reg0", "Rx_data_reg0", "Slave_Idle_count_reg0", "Slave_Idle_coun", "TX_thres_reg0", "Tx_data_reg0", "TX_FIFO_data", "SPI1", "SWDT", "TTC0", "Clock_Control_1", "Ex_E", "C_Src", "PS_V", "PS_En", "Clock_Control_2", "Clock_Control_3", "Counter_Control_1", "Wave_pol", "Wave_en", "Match", "DIS", "Counter_Control_2", "Counter_Control_3", "Counter_Value_1", "Counter_Value_2", "Counter_Value_3", "Event_Control_Timer_1", "E_TM", "E_Ov", "E_Lo", "E_En", "Event_Control_Timer_2", "Event_Control_Timer_3", "Event_Register_1", "Event_Register_2", "Event_Register_3", "Interrupt_Enable_1", "Interrupt_Enable_2", "Interrupt_Enable_3", "Interrupt_Register_1", "Ev", "Ov", "M3", "M2", "M1", "Iv", "Interrupt_Register_2", "Interrupt_Register_3", "Interval_Counter_1", "Interval", "Interval_Counter_2", "Interval_Counter_3", "Match_1_Counter_1", "Match_1_Counter_2", "Match_1_Counter_3", "Match_2_Counter_1", "Match_2_Counter_2", "Match_2_Counter_3", "Match_3_Counter_1", "Match_3_Counter_2", "Match_3_Counter_3", "TTC1", "TTC2", "TTC3", "UART0", "Baud_rate_divider_reg0", "BDIV", "Baud_rate_gen_reg0", "Channel_sts_reg0", "TNFUL", "TTRIG", "FDELT", "TACTIVE", "RACTIVE", "TFUL", "TEMPTY", "RFUL", "REMPTY", "RTRIG", "Chnl_int_sts_reg0", "RBRK", "TOVR", "DMSI", "PARE", "FRAME", "ROVR", "STPBRK", "STTBRK", "RSTTO", "TXDIS", "TXEN", "RXDIS", "RXEN", "TXRES", "RXRES", "Flow_delay_reg0", "FDEL", "IR_min_rcv_pulse_wdth0", "IR_transmitted_pulse_wdth0", "PWID", "Modem_ctrl_reg0", "FCM", "RTS", "DTR", "Modem_sts_reg0", "FCMS", "DCD", "RI", "DSR", "DDCD", "TERI", "DDSR", "DCTS", "Rcvr_FIFO_trigger_level0", "Rcvr_timeout_reg0", "RTO", "Rx_FIFO_byte_status", "byte3_break", "byte3_frm_err", "byte3_par_err", "byte2_break", "byte2_frm_err", "byte2_par_err", "byte1_break", "byte1_frm_err", "byte1_par_err", "byte0_break", "byte0_frm_err", "byte0_par_err", "TX_RX_FIFO0", "FIFO", "Tx_FIFO_trigger_level0", "mode_reg0", "WSIZE", "IRMODE", "UCLKEN", "CHMODE", "NBSTOP", "PAR", "CHRL", "CLKS", "UART1", "USB3_0", "bigendian", "gs", "bus_filter", "bypass", "coherency", "usb", "connect_st", "u2pmu", "u3pmu", "cur_pwr_st", "dbg_snps", "bit_31_0", "dbg_snps_ext", "bit_63_32", "dbg_u2pmu", "dbg_u2pmu_ext1", "dbg_u2pmu_ext2", "bit_67_64", "dbg_u3pmu", "dbg_u3pmu_ext", "bit_38_32", "s", "b", "a", "fpd_pipe_clk", "option", "fpd_power_prsnt", "gpio_in", "gpio_out", "host", "cur_belt", "ir_disable", "host_sys_err", "addr_dec_err", "ir_enable", "ir_mask", "ir_status", "jitter_adjust", "fladj", "logic_anlz_tr", "logic_anlz_tr_ext", "pme_en", "bit", "pmu_usb", "pwr_st_req", "port", "pwr_ctrl_prsnt", "perm_attach", "pwr_config_usb2", "strap", "pwr_config_usb3", "usb3", "USB3_0_XHCI", "ADPEVT", "reserved_31_29", "AdpPrbEvnt", "AdpSnsEvnt", "AdpTmoutEvnt", "ADPRstCmpltEvnt", "reserved_24_16", "RTIM", "CAPLENGTH", "HCIVERSION", "CIE", "U3E", "MAXSLOTSEN", "CRCR_HI", "CMD_RING_PNTR", "CRCR_LO", "reserved_5_4", "CRR", "RCS", "DALEPENA", "USBACTEP", "DB_STREAM_ID", "DB_TARGET", "DB10", "DB11", "DB12", "DB13", "DB14", "DB15", "DB16", "DB17", "DB18", "DB19", "DB20", "DB21", "DB22", "DB23", "DB24", "DB25", "DB26", "DB27", "DB28", "DB29", "DB30", "DB31", "DB32", "DB33", "DB34", "DB35", "DB36", "DB37", "DB38", "DB39", "DB40", "DB41", "DB42", "DB43", "DB44", "DB45", "DB46", "DB47", "DB48", "DB49", "DB50", "DB51", "DB52", "DB53", "DB54", "DB55", "DB56", "DB57", "DB58", "DB59", "DB60", "DB61", "DB62", "DB63", "DB8", "DB9", "DBOFF", "DOORBELL_ARRAY_OFFSET", "DCBAAP_HI", "DEVICE_CONTEXT_BAAP", "DCBAAP_LO", "reserved_5_0", "DCCP_HI", "DCCPR", "DCCP_LO", "DCCTRL", "DCE", "DEVICE_ADDRESS", "DEBUG_MAX_BURST_SIZE", "reserved_15_5", "DRC", "HIT", "HOT", "LSE", "DCDB", "DBTARGET", "reserved_7_0", "DCDDI1", "VENDORID", "DBCPROTOCOL", "DCDDI2", "DEVICEREV", "PRODUCTID", "DCERDP_HI", "DEQUEUE_POINTER", "DCERDP_LO", "DESI", "DCERSTBA_HI", "ERS_TABLE_BAR", "DCERSTBA_LO", "DCERSTSZ", "ERS_TABLE_SIZE", "DCFG", "reserved_31_25", "IgnStrmPP", "LPMCAP", "NUMP", "INTRNUM", "reserved_10_11", "DEVADDR", "DEVSPD", "DCID", "reserved_31_21", "DCERSTMAX", "NEXT_CAPABILITY_POINTER", "CAPABILITY_ID", "DCPORTSC", "PRC", "reserved_20_18", "CSC", "reserved_16_14", "PORTSPEED", "PR", "reserved_3_2", "PED", "DCST", "DEBUG_PORT_NUMBER", "reserved_23_2", "SBR", "DCTL", "RUN_STOP", "CSFTRST", "reserved_29", "HIRDTHRES", "LPM_NYET_thres", "KeepConnect", "L1HibernationEn", "CRS", "CSS", "reserved_15_13", "INITU2ENA", "ACCEPTU2ENA", "INITU1ENA", "ACCEPTU1ENA", "ULSTCHNGREQ", "TSTCTL", "DEPCMDPAR0_0", "PARAMETER", "DEPCMDPAR0_1", "DEPCMDPAR0_10", "DEPCMDPAR0_11", "DEPCMDPAR0_2", "DEPCMDPAR0_3", "DEPCMDPAR0_4", "DEPCMDPAR0_5", "DEPCMDPAR0_6", "DEPCMDPAR0_7", "DEPCMDPAR0_8", "DEPCMDPAR0_9", "DEPCMDPAR1_0", "DEPCMDPAR1_1", "DEPCMDPAR1_10", "DEPCMDPAR1_11", "DEPCMDPAR1_2", "DEPCMDPAR1_3", "DEPCMDPAR1_4", "DEPCMDPAR1_5", "DEPCMDPAR1_6", "DEPCMDPAR1_7", "DEPCMDPAR1_8", "DEPCMDPAR1_9", "DEPCMDPAR2_0", "DEPCMDPAR2_1", "DEPCMDPAR2_10", "DEPCMDPAR2_11", "DEPCMDPAR2_2", "DEPCMDPAR2_3", "DEPCMDPAR2_4", "DEPCMDPAR2_5", "DEPCMDPAR2_6", "DEPCMDPAR2_7", "DEPCMDPAR2_8", "DEPCMDPAR2_9", "DEPCMD_0", "COMMANDPARAM", "CMDSTATUS", "HIPRI_FORCERM", "CMDACT", "CMDIOC", "reserved_7_4", "CMDTYP", "DEPCMD_1", "DEPCMD_10", "DEPCMD_11", "DEPCMD_2", "DEPCMD_3", "DEPCMD_4", "DEPCMD_5", "DEPCMD_6", "DEPCMD_7", "DEPCMD_8", "DEPCMD_9", "DEVTEN", "reserved_31_14", "VENDEVTSTRCVDEN", "reserved_11", "ERRTICERREVTEN", "SOFTEVTEN", "U3L2L1SuspEn", "HibernationReqEvtEn", "WKUPEVTEN", "ULSTCNGEN", "CONNECTDONEEVTEN", "USBRSTEVTEN", "DISSCONNEVTEN", "DGCMD", "DGCMDPAR", "DNCTRL", "N0_N15", "DSTS", "DCNRD", "SRE", "reserved_27_26", "RSS", "COREIDLE", "DEVCTRLHLT", "USBLNKST", "RXFIFOEMPTY", "SOFFN", "CONNECTSPD", "ERDP_HI_0", "ERD_PNTR", "ERDP_HI_1", "ERDP_HI_2", "ERDP_HI_3", "ERDP_LO_0", "EHB", "ERDP_LO_1", "ERDP_LO_2", "ERDP_LO_3", "ERSTBA_HI_0", "ERSTBA_HI_1", "ERSTBA_HI_2", "ERSTBA_HI_3", "ERSTBA_LO_0", "ERSTBA_LO_1", "ERSTBA_LO_2", "ERSTBA_LO_3", "ERSTSZ_0", "ERSTSZ_1", "ERSTSZ_2", "ERSTSZ_3", "GBUSERRADDRHI", "BUSERRADDR", "GBUSERRADDRLO", "GCTL", "PWRDNSCALE", "MASTERFILTBYPASS", "BYPSSETADDR", "U2RSTECN", "FRMSCLDWN", "PRTCAPDIR", "CORESOFTRESET", "SOFITPSYNC", "U1U2TimerScale", "DEBUGATTACH", "RAMCLKSEL", "SCALEDOWN", "DISSCRAMBLE", "U2EXIT_LFPS", "GblHibernationEn", "DSBLCLKGTNG", "GDBGBMU", "BMU_BCU", "BMU_DCU", "BMU_CCU", "GDBGEPINFO0", "EPDEBUG", "GDBGEPINFO1", "GDBGFIFOSPACE", "SPACE_AVAILABLE", "reserved_15_9", "FIFO_QUEUE_SELECT", "GDBGLNMCC", "LNMCC_BERC", "GDBGLSP", "LSPDEBUG", "GDBGLSPMUX_HST", "logic_analyzer_trace", "reserved_15_14", "HOSTSELECT", "GDBGLTSSM", "RxElecidle", "X3_XS_SWAPPING", "X3_DS_HOST_SHUTDOWN", "PRTDIRECTION", "LTDBTIMEOUT", "LTDBLINKSTATE", "LTDBSUBSTATE", "ELASTICBUFFERMODE", "TXELECLDLE", "RXPOLARITY", "TxDetRxLoopback", "LTDBPhyCmdState", "POWERDOWN", "RXEQTRAIN", "TXDEEMPHASIS", "LTDBClkState", "TXSWING", "RXTERMINATION", "TXONESZEROS", "GDMAHLRATIO", "reserved_31_13", "hstrxfifo", "reserved_7_5", "hsttxfifo", "GEVNTADRHI_0", "EVNTADRHI", "GEVNTADRHI_1", "GEVNTADRHI_2", "GEVNTADRHI_3", "GEVNTADRLO_0", "EVNTADRLO", "GEVNTADRLO_1", "GEVNTADRLO_2", "GEVNTADRLO_3", "GEVNTCOUNT_0", "EVNTCOUNT", "GEVNTCOUNT_1", "GEVNTCOUNT_2", "GEVNTCOUNT_3", "GEVNTSIZ_0", "EVNTINTRPTMASK", "EVENTSIZ", "GEVNTSIZ_1", "GEVNTSIZ_2", "GEVNTSIZ_3", "GFIFOPRIDBC", "gfifopridbc", "GFLADJ", "GFLADJ_REFCLK_240MHZDECR_PLS1", "GFLADJ_REFCLK_240MHZ_DECR", "GFLADJ_REFCLK_LPM_SEL", "GFLADJ_REFCLK_FLADJ", "GFLADJ_30MHZ_SDBND_SEL", "GFLADJ_30MHZ", "GGPIO", "GHWPARAMS0", "ghwparams0_31_24", "ghwparams0_23_16", "ghwparams0_15_8", "ghwparams0_7_6", "ghwparams0_5_3", "ghwparams0_2_0", "GHWPARAMS1", "ghwparams1_31", "ghwparams1_30", "ghwparams1_29", "ghwparams1_28", "ghwparams1_27", "ghwparams1_26", "ghwparams1_25_24", "ghwparams1_23", "ghwparams1_22_21", "ghwparams1_20_15", "ghwparams1_14_12", "ghwparams1_11_9", "ghwparams1_8_6", "ghwparams1_5_3", "ghwparams1_2_0", "GHWPARAMS2", "ghwparams2_31_0", "GHWPARAMS3", "ghwparams3_31", "ghwparams3_30_23", "ghwparams3_22_18", "ghwparams3_17_12", "ghwparams3_11", "ghwparams3_10", "ghwparams3_9_8", "ghwparams3_7_6", "ghwparams3_5_4", "ghwparams3_3_2", "ghwparams3_1_0", "GHWPARAMS4", "ghwparams4_31_28", "ghwparams4_27_24", "ghwparams4_23", "ghwparams4_22", "ghwparams4_21", "ghwparams4_20_17", "ghwparams4_16_13", "ghwparams4_12", "ghwparams4_11", "ghwparams4_10_9", "ghwparams4_8_7", "ghwparams4_6", "ghwparams4_5_0", "GHWPARAMS5", "ghwparams5_31_28", "ghwparams5_27_22", "ghwparams5_21_16", "ghwparams5_15_10", "ghwparams5_9_4", "ghwparams5_3_0", "GHWPARAMS6", "ghwparams6_31_16", "BusFltrsSupport", "BCSupport", "OTG_SS_Support", "ADPSupport", "HNPSupport", "SRPSupport", "ghwparams6_9_8", "ghwparams6_7", "ghwparams6_6", "ghwparams6_5_0", "GHWPARAMS7", "ghwparams7_31_16", "ghwparams7_15_0", "GHWPARAMS8", "ghwparams8_32_0", "GPMSTS", "PortSel", "reserved_27_17", "U3Wakeup", "U2Wakeup", "GPRTBIMAPHI", "reserved_31_28", "BINUM15", "BINUM14", "BINUM13", "BINUM12", "BINUM11", "BINUM10", "BINUM9", "GPRTBIMAPLO", "BINUM8", "BINUM7", "BINUM6", "BINUM5", "BINUM4", "BINUM3", "BINUM2", "BINUM1", "GPRTBIMAP_FSHI", "GPRTBIMAP_FSLO", "GPRTBIMAP_HSHI", "GPRTBIMAP_HSLO", "GRXFIFOPRIHST", "grxfifoprihst", "GRXFIFOSIZ0", "RXFSTADDR_N", "RXFDEP_N", "GRXFIFOSIZ1", "GRXFIFOSIZ2", "GRXTHRCFG", "USBRxPktCntSel", "reserved_28", "USBRxPktCnt", "USBMaxRxBurstSize", "reserved_18_16", "reserved_15", "ResvISOCOUTSpc", "GSBUSCFG0", "DATRDREQINFO", "DESRDREQINFO", "DATWRREQINFO", "DESWRREQINFO", "DATBIGEND", "DESBIGEND", "INCR256BRSTENA", "INCR128BRSTENA", "INCR64BRSTENA", "INCR32BRSTENA", "INCR16BRSTENA", "INCR8BRSTENA", "INCR4BRSTENA", "INCRBRSTENA", "GSBUSCFG1", "EN1KPAGE", "PipeTransLimit", "GSNPSID", "SYNOPSYSID", "GSTS", "CBELT", "reserved_19_12", "SSIC_IP", "OTG_IP", "BC_IP", "ADP_IP", "Host_IP", "Device_IP", "CSRTimeout", "BUSERRADDRVLD", "CURMOD", "GTXFIFOPRIDEV", "gtxfifopridev", "GTXFIFOPRIHST", "gtxfifoprihst", "GTXFIFOSIZ0", "TXFSTADDR_N", "TXFDEP_N", "GTXFIFOSIZ1", "GTXFIFOSIZ2", "GTXFIFOSIZ3", "GTXFIFOSIZ4", "GTXFIFOSIZ5", "GTXTHRCFG", "USBTxPktCntSel", "USBTxPktCnt", "USBMaxTxBurstSize", "reserved_13_11", "reserved_10_0", "GUCTL", "REFCLKPER", "NoExtrDl", "SprsCtrlTransEn", "ResBwHSEPS", "CMdevAddr", "USBHstInAutoRetryEn", "EnOverlapChk", "ExtCapSupptEN", "InsrtExtrFSBODI", "DTCT", "DTFT", "GUCTL1", "FILTER_SE0_FSLS_EOP", "TX_IPGAP_LINECHECK_DIS", "DEV_TRB_OUT_SPR_IND", "DEV_FORCE_20_CLK_FOR_30_CLK", "P3_IN_U2", "DEV_L1_EXIT_BY_HW", "IP_GAP_ADD_ON", "DEV_LSP_TAIL_LOCK_DIS", "NAK_PER_ENH_FS", "NAK_PER_ENH_HS", "PARKMODE_DISABLE_SS", "PARKMODE_DISABLE_HS", "PARKMODE_DISABLE_FSLS", "reserved_14_11", "RESUME_TERMSEL_XCVRSEL_UNIFY", "L1_SUSP_THRLD_EN_FOR_HOST", "L1_SUSP_THRLD_FOR_HOST", "HC_ERRATA_ENABLE", "HC_PARCHK_DISABLE", "OVRLD_L1_SUSP_COM", "LOA_FILTER_EN", "GUID", "USERID", "GUSB2I2CCTL", "GUSB2PHYACC_ULPI", "reserved_31_27", "DISUIPIDRVR", "NEWREGREQ", "VSTSDONE", "VSTSBSY", "REGWR", "REGADDR", "EXTREGADDR", "REGDATA", "GUSB2PHYCFG", "PHYSOFTRST", "U2_FREECLK_EXISTS", "ULPI_LPM_WITH_OPMODE_CHK", "HSIC_CON_WIDTH_ADJ", "INV_SEL_HSIC", "LSTRD", "LSIPD", "ULPIEXTVBUSINDIACTOR", "ULPIEXTVBUSDRV", "reserved_16", "ULPIAUTORES", "USBTRDTIM", "XCVRDLY", "ENBLSLPM", "PHYSEL", "SUSPENDUSB20", "FSINTF", "ULPI_UTMI_Sel", "PHYIF", "TOutCal", "GUSB3PIPECTL", "PHYSoftRst", "HstPrtCmpl", "U2SSInactP3ok", "DisRxDetP3", "Ux_exit_in_Px", "ping_enhancement_en", "u1u2exitfail_to_recov", "request_p1p2p3", "StartRxDetU3RxDet", "DisRxDetU3RxDet", "DelayP1P2P3", "DELAYP1TRANS", "SUSPENDENABLE", "DATWIDTH", "AbortRxDetInU2", "SkipRxDet", "LFPSP0Algn", "P3P2TranOK", "P3ExSigP2", "LFPSFILTER", "RX_DETECT_to_Polling_LFPS_Control", "SSICEn", "TX_SWING", "TX_MARGIN", "TX_DE_EPPHASIS", "ELASTIC_BUFFER_MODE", "HCCPARAMS1", "XECP", "MAXPSASIZE", "CFC", "SEC", "SPC", "PAE", "NSS", "LTC", "LHRC", "PIND", "PPC", "CSZ", "BNC", "AC64", "HCCPARAMS2", "CIC", "LEC", "CTC", "FSC", "CMC", "U3C", "HCSPARAMS1", "MAXPORTS", "reserved_23_19", "MAXINTRS", "MAXSLOTS", "HCSPARAMS2", "MAXSCRATCHPADBUFS", "SPR", "MAXSCRATCHPADBUFS_HI", "reserved_20_8", "ERSTMAX", "IST", "HCSPARAMS3", "U2_DEVICE_EXIT_LAT", "U1_DEVICE_EXIT_LAT", "IMAN_0", "IP", "IMAN_1", "IMAN_2", "IMAN_3", "IMOD_0", "IMODC", "IMODI", "IMOD_1", "IMOD_2", "IMOD_3", "MFINDEX", "MICROFRAME_INDEX", "OCFG", "DisPrtPwrCutoff", "OTGHibDisMask", "OTGSftRstMsk", "OTG_Version", "HNPCap", "SRPCap", "OCTL", "OTG3_GOERR", "PeriMode", "PrtPwrCtl", "HNPReq", "SesReq", "TermSelDLPulse", "DevSetHNPEn", "HstSetHNPEn", "OEVT", "DeviceMode", "reserved_30_28", "OTGXhciRunStpSetEvnt", "OTGDevRunStpSetEvnt", "OTGHibEntryEvnt", "OTGConIDStsChngEvnt", "HRRConfNotifEvnt", "HRRInitNotifEvnt", "OTGADevIdleEvnt", "OTGADevBHostEndEvnt", "OTGADevHostEvnt", "OTGADevHNPChngEvnt", "OTGADevSRPDetEvnt", "OTGADevSessEndDetEvnt", "OTGBDevBHostEndEvnt", "OTGBDevHNPChngEvnt", "OTGBDevSessVldDetEvnt", "OTGBDevVBUSChngEvnt", "BSesVld", "HstNegSts", "SesReqSts", "OEVTError", "OEVTEN", "OTGXhciRunStpSetEvntEn", "OTGDevRunStpSetEvntEn", "OTGHibEntryEvntEn", "OTGConIDStsChngEvntEn", "HRRConfNotifEvntEn", "HRRInitNotifEvntEn", "OTGADevIdleEvntEn", "OTGADevBHostEndEvntEn", "OTGADevHostEvntEn", "OTGADevHNPChngEvntEn", "OTGADevSRPDetEvntEn", "OTGADevSessEndDetEvntEn", "OTGBDevBHostEndEvntEn", "OTGBDevHNPChngEvntEn", "OTGBDevSessVldDetEvntEn", "OTGBDevVBUSChngEvntEn", "OSTS", "DevRunStp", "xHciRunStp", "OTGstate", "PeripheralState", "xHCIPrtPower", "ASesVld", "ConIDSts", "PAGE_SIZE", "PORTHLPMC_20", "HIRDD", "L1_TIMEOUT", "HIRDM", "PORTHLPMC_30", "PORTLI_20", "PORTLI_30", "LINK_ERROR_COUNT", "PORTPMSC_20", "PRTTSTCTRL", "HLE", "L1DSLOT", "HIRD", "RWE", "L1S", "PORTPMSC_30", "reserved_31_17", "FLA", "U2_TIMEOUT", "U1_TIMEOUT", "PORTSC_20", "DR", "reserved_29_28", "WOE", "WDE", "WCE", "CAS", "reserved_23", "OCC", "reserved_19", "PEC", "LWS", "PIC", "PP", "OCA", "PORTSC_30", "WPR", "WRC", "RTSOFF", "RUNTIME_REG_SPACE_OFFSET", "Reserved_94", "Reserved_98", "Rsvd0", "Rsvd1", "Rsvd10", "Rsvd11", "Rsvd12", "Rsvd13", "Rsvd14", "Rsvd15", "Rsvd16", "Rsvd17", "Rsvd18", "Rsvd19", "Rsvd2", "Rsvd20", "Rsvd21", "Rsvd22", "Rsvd23", "Rsvd24", "Rsvd25", "Rsvd26", "Rsvd27", "Rsvd28", "Rsvd29", "Rsvd3", "Rsvd30", "Rsvd31", "Rsvd4", "Rsvd5", "Rsvd6", "Rsvd7", "Rsvd8", "Rsvd9", "RsvdP_0", "RsvdP_1", "RsvdP_2", "RsvdP_3", "RsvdZ", "SUPTPRT2_DW0", "MAJOR_REVISION", "MINOR_REVISION", "SUPTPRT2_DW1", "NAME_STRING", "SUPTPRT2_DW2", "PSIC", "MHD", "BLC", "HLC", "IHI", "HSO", "COMPATIBLE_PORT_COUNT", "COMPATIBLE_PORT_OFFSET", "SUPTPRT2_DW3", "reserved_31_5", "PROTCL_SLT_TY", "SUPTPRT3_DW0", "SUPTPRT3_DW1", "SUPTPRT3_DW2", "SUPTPRT3_DW3", "USBCMD", "CME", "reserved_12", "EU3S", "EWE", "LHCRST", "reserved_6_4", "HSEE", "INTE", "HCRST", "R_S", "USBLEGCTLSTS", "SMI_ON_BAR", "SMI_ON_PCI", "SMI_ON_OS", "reserved_28_21", "SMI_ON_HOST", "reserved_19_17", "SMI_ON_EVENT", "SMI_ON_BAR_E", "SMI_ON_PCI_E", "SMI_ON_OS_E", "reserved_12_5", "SMI_ON_HOST_E", "USB_SMI_ENABLE", "USBLEGSUP", "HC_OS_OWNED", "HC_BIOS_OWNED", "USBSTS", "HCE", "CNR", "PCD", "EINT", "HSE", "HCH", "USB3_1", "USB3_1_XHCI", "VCU_SLCR", "ALG_DEC_CORE_CTRL", "ALG_DEC_MCU_CTRL", "ALG_ENC_CORE_CTRL", "ALG_ENC_MCU_CTRL", "ALG_VCU_AXI_CTRL", "MCU_CLK_SEL", "CORE_CLK_SEL", "MCU_CLKACT", "DEC_CLKACT", "ENC_CACHE_CLKACT", "ENC_CLKACT", "APM0_CFG", "rd_id_lat_ff1", "wr_id_lat_ff1", "rd_id_lat_ff0", "wr_id_lat_ff0", "sel_rd_id_lat_ff1", "sel_wr_id_lat_ff1", "sel_rd_id_lat_ff0", "sel_wr_id_lat_ff0", "APM0_RESULT0", "wr_transac_count", "APM0_RESULT1", "rd_transac_count", "APM0_RESULT10", "validity_check", "count_rd_lat0", "APM0_RESULT11", "APM0_RESULT12", "accum_wr_lat1", "APM0_RESULT13", "APM0_RESULT14", "count_wr_lat1", "APM0_RESULT15", "APM0_RESULT16", "accum_rd_lat1", "APM0_RESULT17", "APM0_RESULT18", "count_rd_lat1", "APM0_RESULT19", "APM0_RESULT2", "wrdatabeat_count", "APM0_RESULT20", "min_wr_lat0", "max_wr_lat0", "APM0_RESULT21", "min_rd_lat0", "max_rd_lat0", "APM0_RESULT22", "min_wr_lat1", "max_wr_lat1", "APM0_RESULT23", "min_rd_lat1", "max_rd_lat1", "APM0_RESULT24", "rd_fifo1_sample_present", "rd_fifo0_sample_present", "wr_fifo1_sample_present", "wr_fifo0_sample_present", "APM0_RESULT3", "rddatabeat_count", "APM0_RESULT4", "accum_wr_lat0", "APM0_RESULT5", "APM0_RESULT6", "count_wr_lat0", "APM0_RESULT7", "APM0_RESULT8", "accum_rd_lat0", "APM0_RESULT9", "APM0_TIMER", "burst_max_val", "APM0_TRG", "start_stop", "APM1_CFG", "APM1_RESULT0", "APM1_RESULT1", "APM1_RESULT10", "APM1_RESULT11", "APM1_RESULT12", "APM1_RESULT13", "APM1_RESULT14", "APM1_RESULT15", "APM1_RESULT16", "APM1_RESULT17", "APM1_RESULT18", "APM1_RESULT19", "APM1_RESULT2", "APM1_RESULT20", "APM1_RESULT21", "APM1_RESULT22", "APM1_RESULT23", "APM1_RESULT24", "APM1_RESULT3", "APM1_RESULT4", "APM1_RESULT5", "APM1_RESULT6", "APM1_RESULT7", "APM1_RESULT8", "APM1_RESULT9", "APM1_TIMER", "APM1_TRG", "APM2_CFG", "APM2_RESULT0", "APM2_RESULT1", "APM2_RESULT10", "APM2_RESULT11", "APM2_RESULT12", "APM2_RESULT13", "APM2_RESULT14", "APM2_RESULT15", "APM2_RESULT16", "APM2_RESULT17", "APM2_RESULT18", "APM2_RESULT19", "APM2_RESULT2", "APM2_RESULT20", "APM2_RESULT21", "APM2_RESULT22", "APM2_RESULT23", "APM2_RESULT24", "APM2_RESULT3", "APM2_RESULT4", "APM2_RESULT5", "APM2_RESULT6", "APM2_RESULT7", "APM2_RESULT8", "APM2_RESULT9", "APM2_TIMER", "APM2_TRG", "APM3_CFG", "APM3_RESULT0", "APM3_RESULT1", "APM3_RESULT10", "APM3_RESULT11", "APM3_RESULT12", "APM3_RESULT13", "APM3_RESULT14", "APM3_RESULT15", "APM3_RESULT16", "APM3_RESULT17", "APM3_RESULT18", "APM3_RESULT19", "APM3_RESULT2", "APM3_RESULT20", "APM3_RESULT21", "APM3_RESULT22", "APM3_RESULT23", "APM3_RESULT24", "APM3_RESULT3", "APM3_RESULT4", "APM3_RESULT5", "APM3_RESULT6", "APM3_RESULT7", "APM3_RESULT8", "APM3_RESULT9", "APM3_TIMER", "APM3_TRG", "APM_INT_GBL_CNTL", "IO_CHAR1", "dummy", "IO_CHAR2", "IO_CHAR3", "IO_CHAR4", "IO_CHAR5", "IO_CHAR6", "IO_CHAR7", "IO_CHAR8", "PLL_STABLE", "VCU_DEC_AXI_PROT", "awqos1", "arqos1", "arprot1", "awprot1", "awqos0", "arqos0", "arprot0", "awprot0", "VCU_DEC_CACHE_AXI_PROT", "awcache1", "arcache1", "awcache0", "arcache0", "VCU_ECO", "VCU_ECO1", "VCU_ECO2", "VCU_ECO3", "VCU_ENC_AXI_PROT", "VCU_ENC_CACHE_AXI_PROT", "VCU_ERR_CTRL", "VCU_IDS", "apm3_fifo3_ovfl", "apm3_fifo2_ovfl", "apm3_fifo1_ovfl", "apm3_fifo0_ovfl", "apm3_result_valid", "apm2_fifo3_ovfl", "apm2_fifo2_ovfl", "apm2_fifo1_ovfl", "apm2_fifo0_ovfl", "apm2_result_valid", "apm1_fifo3_ovfl", "apm1_fifo2_ovfl", "apm1_fifo1_ovfl", "apm1_fifo0_ovfl", "apm1_result_valid", "apm0_fifo3_ovfl", "apm0_fifo2_ovfl", "apm0_fifo1_ovfl", "apm0_fifo0_ovfl", "apm0_result_valid", "VCU_IEN", "VCU_IMR", "VCU_ISR", "VCU_PLL_CFG", "VCU_PLL_CTRL", "pctrl_por_in", "pss_pwr_por", "VCU_PLL_FRAC_CFG", "vcu_dec_mcu_mem_static", "emasa_dprfhs", "emab_dprfhs", "emaa_dprfhs", "emas_spsramhde", "emaw_spsramhde", "ema_spsramhde", "vcu_dec_mem_static", "emas_sprfhd_wen", "emaw_sprfhd_wen", "ema_sprfhd_wen", "emas_sprfhd", "emaw_sprfhd", "ema_sprfhd", "vcu_enc_mcu_mem_static", "vcu_enc_mem_static", "vcu_version", "WDT", "alg_vcu_dec_top", "AXI_ADDR_OFFSET_IP", "VideoDataAddrOffset", "AXI_BW", "AxiBandwidthWindow", "AXI_RBL0", "AxiReadBwLimThr0", "AxiReadBwLimWin0", "AXI_RBL1", "AxiReadBwLimThr1", "AxiReadBwLimWin1", "AXI_RBW0", "AxiReadBwStatus0", "AXI_RBW1", "AxiReadBwStatus1", "AXI_WBW0", "AxiWriteBwStatus0", "AXI_WBW1", "AxiWriteBwStatus1", "ITC_CPU_IRQ_CLR", "Extirq1InterruptClear", "Extirq0InterruptClear", "Rresp1InterruptClear", "Bresp1InterruptClear", "Rresp0InterruptClear", "Bresp0InterruptClear", "McuToCpuInterruptClear", "ITC_CPU_IRQ_MSK", "Extirq1InterruptMask", "Extirq0InterruptMask", "Rresp1InterruptMask", "Bresp1InterruptMask", "Rresp0InterruptMask", "Bresp0InterruptMask", "McuToCpuInterruptMask", "ITC_CPU_IRQ_STA", "Extirq1InterruptStatus", "Extirq0InterruptStatus", "Rresp1InterruptStatus", "Bresp1InterruptStatus", "Rresp0InterruptStatus", "Bresp0InterruptStatus", "McuToCpuInterruptStatus", "ITC_MCU_IRQ", "McuInterruptTrigger", "MCU_ADDR_OFFSET_DC0", "McuDCAddrOffset0", "MCU_ADDR_OFFSET_DC1", "McuDCAddrOffset1", "MCU_ADDR_OFFSET_IC0", "McuICAddrOffset0", "MCU_ADDR_OFFSET_IC1", "McuICAddrOffset1", "MCU_RESET", "McuRegSoftReset", "McuSoftReset", "MCU_RESET_MODE", "McuResetMode", "MCU_STA", "McuSleepStatus", "MCU_WAKEUP", "McuWakeUp", "alg_vcu_enc_top"];                               
        //alert(sugg_arr);
        
        function show_sugg() {
        
        
        /*         
            jQuery( "#search" ).autocomplete({                              
            source: sugg_arr,
            multiple: true,
            multipleSeparator: ","
            
         /*/  
            function split( val ) {
                //return val.split( /,\s*/ );
                return val.split( /\s+/ );
            }
            function extractLast( term ) {
                return split( term ).pop();
            }

                jQuery( "#search" )
                        // don't navigate away from the field on tab when selecting an item
                        .bind( "keydown", function( event ) {
                                if ( event.keyCode === jQuery.ui.keyCode.TAB &&
                                                jQuery( this ).data( "autocomplete" ).menu.active ) {
                                        event.preventDefault();
                                }
                        })
                        .autocomplete({
                                minLength: 1,
                                source: function( request, response ) {
                                        // delegate back to autocomplete, but extract the last term
                                        response( jQuery.ui.autocomplete.filter(
                                                sugg_arr, extractLast( request.term ) ).slice(0,10) );
                                },
                                focus: function() {
                                        // prevent value inserted on focus
                                        return false;
                                },
                                select: function( event, ui ) {
                                        var terms = split( this.value );
                                        // remove the current input
                                        terms.pop();
                                        // add the selected item
                                        terms.push( ui.item.value );
                                        // add placeholder to get the comma-and-space at the end
                                        terms.push( "" );
                                        this.value = terms.join( " " );
                                        return false;
                                }
                
            
                });
        
        
           
}  
    
          
    </SCRIPT -->                    
    
    <SCRIPT type="text/javascript" src="static/xrdb_client.js"> </SCRIPT>
    <script type="text/javascript" src="static/jquery-1.7.2.min.js"></script>    
    <script type="text/javascript" src="static/jquery-1.7.2.min.js"></script>    
    <script src="static/jquery-ui.min.js"></script>
    <script type="text/javascript" src="static/xrdb_client.js"></script>
    <script type="text/javascript" src="static/sorttable.js"></script>
    <link rel="stylesheet" href="static/sorttable.css">


<!-- Mirrored from zynq_design:8086/ by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 30 Nov 2017 17:06:02 GMT -->
</HTML>
