library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity reg16b is
	port( clk : in std_logic;
	rst : in std_logic;
	wr_en : in std_logic;
	data_in : in signed(15 downto 0);
	data_out : out signed(15 downto 0)
	 );
end entity;

architecture a_reg16b of reg16b is

signal registro: signed(15 downto 0);	
begin

	process(clk,rst,wr_en) -- acionado se houver mudan√ßa em clk, rst ou wr_en
	begin
		if rst='1' then
			registro <= "0000000000000000";
		elsif wr_en='1' then
			if rising_edge(clk) then
				registro <= data_in;
			end if;
		end if;
	end process;

	data_out <= registro; -- conexao direta, fora do processo
end architecture;
