$date
	Sun Apr 07 22:55:04 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_cont_8bit_adder $end
$var wire 1 ! cout $end
$var wire 8 " sum [7:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % cin $end
$scope module DUT $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 8 ) sum [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11110000 )
1(
b11111111 '
b11110000 &
1%
b11111111 $
b11110000 #
b11110000 "
1!
$end
#1000
b11100001 "
b11100001 )
b11100001 #
b11100001 &
#2000
b11 "
b11 )
b11000011 #
b11000011 &
b111111 $
b111111 '
#3000
0!
b11000101 "
b11000101 )
b10000110 #
b10000110 &
0%
0(
#4000
b11011 "
b11011 )
b1100 #
b1100 &
b1111 $
b1111 '
#5000
b100111 "
b100111 )
b11000 #
b11000 &
#6000
b110101 "
b110101 )
b110001 #
b110001 &
b11 $
b11 '
1%
1(
#7000
b1100111 "
b1100111 )
b1100011 #
b1100011 &
#8000
b11001000 "
b11001000 )
b11000111 #
b11000111 &
b0 $
b0 '
#9000
b10001110 "
b10001110 )
b10001110 #
b10001110 &
0%
0(
#10000
b11100 "
b11100 )
b11100 #
b11100 &
#11000
b111000 "
b111000 )
b111000 #
b111000 &
#12000
b1110010 "
b1110010 )
b1110001 #
b1110001 &
1%
1(
#13000
b11100100 "
b11100100 )
b11100011 #
b11100011 &
#14000
b11001000 "
b11001000 )
b11000111 #
b11000111 &
#15000
b10001110 "
b10001110 )
b10001110 #
b10001110 &
0%
0(
