#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 18:50:07 2020

#Implementation: vga_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\vga_test\vga_controller.v changed - recompiling
Selecting top level module vga_controller
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":2:7:2:20|Synthesizing module vga_controller in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":41:5:41:10|Removing wire h_sync, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":42:5:42:10|Removing wire v_sync, as there is no assignment to it.
@W: CG133 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":72:14:72:20|Object red_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":73:14:73:21|Object blue_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":74:14:74:22|Object green_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":79:4:79:9|Pruning unused register r1_rst. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":79:4:79:9|Pruning unused register rst_sys. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":15:10:15:19|Input i_Switch_1 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 18:50:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":2:7:2:20|Selected library: work cell: vga_controller view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":2:7:2:20|Selected library: work cell: vga_controller view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 18:50:08 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 18:50:08 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\vga_test\vga_test_Implmnt\synwork\vga_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":2:7:2:20|Selected library: work cell: vga_controller view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_test\vga_controller.v":2:7:2:20|Selected library: work cell: vga_controller view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 18:50:09 2020

###########################################################]
Pre-mapping Report

# Sat Sep 05 18:50:09 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\vga_test\vga_test_Implmnt\vga_test_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\vga_test\vga_test_Implmnt\vga_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist vga_controller

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                    Requested     Requested     Clock        Clock                     Clock
Clock                    Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
vga_controller|i_Clk     214.6 MHz     4.661         inferred     Autoconstr_clkgroup_0     20   
=================================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\vga_test\vga_controller.v":87:1:87:6|Found inferred clock vga_controller|i_Clk which controls 20 sequential elements including v_counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\vga_test\vga_test_Implmnt\vga_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 18:50:10 2020

###########################################################]
Map & Optimize Report

# Sat Sep 05 18:50:10 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\seba\documents\go_board\vga_test\vga_controller.v":87:1:87:6|User-specified initial value defined for instance v_counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\vga_test\vga_controller.v":87:1:87:6|User-specified initial value defined for instance h_counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  49 /        20
   2		0h:00m:00s		    -1.56ns		  49 /        20

   3		0h:00m:00s		    -1.56ns		  49 /        20


   4		0h:00m:00s		    -0.81ns		  52 /        20
@N: FX1016 :"c:\users\seba\documents\go_board\vga_test\vga_controller.v":14:10:14:14|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               20         v_counter[0]   
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\vga_test\vga_test_Implmnt\synwork\vga_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\vga_test\vga_test_Implmnt\vga_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock vga_controller|i_Clk with period 6.75ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 05 18:50:11 2020
#


Top view:               vga_controller
Requested Frequency:    148.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.190

                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock           Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
vga_controller|i_Clk     148.3 MHz     126.0 MHz     6.745         7.935         -1.190     inferred     Autoconstr_clkgroup_0
==============================================================================================================================





Clock Relationships
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------
vga_controller|i_Clk  vga_controller|i_Clk  |  6.745       -1.190  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: vga_controller|i_Clk
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference                Type        Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
h_counter[1]     vga_controller|i_Clk     SB_DFF      Q       h_counter[1]     0.540       -1.190
h_counter[0]     vga_controller|i_Clk     SB_DFF      Q       h_counter[0]     0.540       -1.059
h_counter[2]     vga_controller|i_Clk     SB_DFF      Q       h_counter[2]     0.540       -1.050
h_counter[7]     vga_controller|i_Clk     SB_DFF      Q       h_counter[7]     0.540       -1.031
h_counter[4]     vga_controller|i_Clk     SB_DFF      Q       h_sync2lto4      0.540       -1.024
h_counter[8]     vga_controller|i_Clk     SB_DFF      Q       h_sync2lto8      0.540       -0.996
h_counter[5]     vga_controller|i_Clk     SB_DFF      Q       h_counter[5]     0.540       -0.975
h_counter[9]     vga_controller|i_Clk     SB_DFF      Q       h_sync2lto9      0.540       -0.933
h_counter[3]     vga_controller|i_Clk     SB_DFF      Q       h_counter[3]     0.540       -0.910
v_counter[1]     vga_controller|i_Clk     SB_DFFE     Q       v_sync2lto1      0.540       -0.001
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference                Type        Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
h_counter[5]     vga_controller|i_Clk     SB_DFF      D       h_counter_3[5]     6.640        -1.190
h_counter[8]     vga_controller|i_Clk     SB_DFF      D       h_counter_3[8]     6.640        -1.031
h_counter[9]     vga_controller|i_Clk     SB_DFF      D       h_counter_3[9]     6.640        -0.961
v_counter[9]     vga_controller|i_Clk     SB_DFFE     D       v_counter_3[9]     6.640        -0.001
v_counter[2]     vga_controller|i_Clk     SB_DFFE     D       v_counter_3[2]     6.640        0.774 
v_counter[3]     vga_controller|i_Clk     SB_DFFE     D       v_counter_3[3]     6.640        0.774 
v_counter[0]     vga_controller|i_Clk     SB_DFFE     D       v_counter_3[0]     6.640        0.788 
v_counter[0]     vga_controller|i_Clk     SB_DFFE     E       h_counter9         6.745        0.831 
v_counter[1]     vga_controller|i_Clk     SB_DFFE     E       h_counter9         6.745        0.831 
v_counter[2]     vga_controller|i_Clk     SB_DFFE     E       h_counter9         6.745        0.831 
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.745
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.640

    - Propagation time:                      7.830
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.190

    Number of logic level(s):                7
    Starting point:                          h_counter[1] / Q
    Ending point:                            h_counter[5] / D
    The start point is clocked by            vga_controller|i_Clk [rising] on pin C
    The end   point is clocked by            vga_controller|i_Clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
h_counter[1]                      SB_DFF       Q        Out     0.540     0.540       -         
h_counter[1]                      Net          -        -       0.834     -           4         
un2_h_counter_cry_1_c             SB_CARRY     I0       In      -         1.374       -         
un2_h_counter_cry_1_c             SB_CARRY     CO       Out     0.258     1.632       -         
un2_h_counter_cry_1               Net          -        -       0.014     -           2         
un2_h_counter_cry_2_c             SB_CARRY     CI       In      -         1.646       -         
un2_h_counter_cry_2_c             SB_CARRY     CO       Out     0.126     1.772       -         
un2_h_counter_cry_2               Net          -        -       0.014     -           2         
un2_h_counter_cry_3_c             SB_CARRY     CI       In      -         1.786       -         
un2_h_counter_cry_3_c             SB_CARRY     CO       Out     0.126     1.912       -         
un2_h_counter_cry_3               Net          -        -       0.014     -           2         
un2_h_counter_cry_4_c             SB_CARRY     CI       In      -         1.926       -         
un2_h_counter_cry_4_c             SB_CARRY     CO       Out     0.126     2.052       -         
un2_h_counter_cry_4               Net          -        -       0.386     -           2         
un2_h_counter_cry_4_c_RNIHF3L     SB_LUT4      I3       In      -         2.438       -         
un2_h_counter_cry_4_c_RNIHF3L     SB_LUT4      O        Out     0.316     2.754       -         
un2_h_counter_cry_4_c_RNIHF3L     Net          -        -       1.371     -           2         
h_counter_RNO_0[5]                SB_LUT4      I0       In      -         4.125       -         
h_counter_RNO_0[5]                SB_LUT4      O        Out     0.449     4.574       -         
h_counter_RNO_0[5]                Net          -        -       1.371     -           1         
h_counter_RNO[5]                  SB_LUT4      I2       In      -         5.944       -         
h_counter_RNO[5]                  SB_LUT4      O        Out     0.379     6.323       -         
h_counter_3[5]                    Net          -        -       1.507     -           1         
h_counter[5]                      SB_DFF       D        In      -         7.830       -         
================================================================================================
Total path delay (propagation time + setup) of 7.935 is 2.424(30.6%) logic and 5.511(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.745
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.640

    - Propagation time:                      7.699
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.059

    Number of logic level(s):                7
    Starting point:                          h_counter[0] / Q
    Ending point:                            h_counter[5] / D
    The start point is clocked by            vga_controller|i_Clk [rising] on pin C
    The end   point is clocked by            vga_controller|i_Clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
h_counter[0]                      SB_DFF       Q        Out     0.540     0.540       -         
h_counter[0]                      Net          -        -       0.834     -           5         
un2_h_counter_cry_1_c             SB_CARRY     CI       In      -         1.374       -         
un2_h_counter_cry_1_c             SB_CARRY     CO       Out     0.126     1.500       -         
un2_h_counter_cry_1               Net          -        -       0.014     -           2         
un2_h_counter_cry_2_c             SB_CARRY     CI       In      -         1.514       -         
un2_h_counter_cry_2_c             SB_CARRY     CO       Out     0.126     1.640       -         
un2_h_counter_cry_2               Net          -        -       0.014     -           2         
un2_h_counter_cry_3_c             SB_CARRY     CI       In      -         1.654       -         
un2_h_counter_cry_3_c             SB_CARRY     CO       Out     0.126     1.781       -         
un2_h_counter_cry_3               Net          -        -       0.014     -           2         
un2_h_counter_cry_4_c             SB_CARRY     CI       In      -         1.795       -         
un2_h_counter_cry_4_c             SB_CARRY     CO       Out     0.126     1.921       -         
un2_h_counter_cry_4               Net          -        -       0.386     -           2         
un2_h_counter_cry_4_c_RNIHF3L     SB_LUT4      I3       In      -         2.307       -         
un2_h_counter_cry_4_c_RNIHF3L     SB_LUT4      O        Out     0.316     2.622       -         
un2_h_counter_cry_4_c_RNIHF3L     Net          -        -       1.371     -           2         
h_counter_RNO_0[5]                SB_LUT4      I0       In      -         3.993       -         
h_counter_RNO_0[5]                SB_LUT4      O        Out     0.449     4.442       -         
h_counter_RNO_0[5]                Net          -        -       1.371     -           1         
h_counter_RNO[5]                  SB_LUT4      I2       In      -         5.813       -         
h_counter_RNO[5]                  SB_LUT4      O        Out     0.379     6.192       -         
h_counter_3[5]                    Net          -        -       1.507     -           1         
h_counter[5]                      SB_DFF       D        In      -         7.699       -         
================================================================================================
Total path delay (propagation time + setup) of 7.804 is 2.293(29.4%) logic and 5.511(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.745
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.640

    - Propagation time:                      7.690
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.050

    Number of logic level(s):                6
    Starting point:                          h_counter[2] / Q
    Ending point:                            h_counter[5] / D
    The start point is clocked by            vga_controller|i_Clk [rising] on pin C
    The end   point is clocked by            vga_controller|i_Clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
h_counter[2]                      SB_DFF       Q        Out     0.540     0.540       -         
h_counter[2]                      Net          -        -       0.834     -           5         
un2_h_counter_cry_2_c             SB_CARRY     I0       In      -         1.374       -         
un2_h_counter_cry_2_c             SB_CARRY     CO       Out     0.258     1.632       -         
un2_h_counter_cry_2               Net          -        -       0.014     -           2         
un2_h_counter_cry_3_c             SB_CARRY     CI       In      -         1.646       -         
un2_h_counter_cry_3_c             SB_CARRY     CO       Out     0.126     1.772       -         
un2_h_counter_cry_3               Net          -        -       0.014     -           2         
un2_h_counter_cry_4_c             SB_CARRY     CI       In      -         1.786       -         
un2_h_counter_cry_4_c             SB_CARRY     CO       Out     0.126     1.912       -         
un2_h_counter_cry_4               Net          -        -       0.386     -           2         
un2_h_counter_cry_4_c_RNIHF3L     SB_LUT4      I3       In      -         2.298       -         
un2_h_counter_cry_4_c_RNIHF3L     SB_LUT4      O        Out     0.316     2.614       -         
un2_h_counter_cry_4_c_RNIHF3L     Net          -        -       1.371     -           2         
h_counter_RNO_0[5]                SB_LUT4      I0       In      -         3.985       -         
h_counter_RNO_0[5]                SB_LUT4      O        Out     0.449     4.433       -         
h_counter_RNO_0[5]                Net          -        -       1.371     -           1         
h_counter_RNO[5]                  SB_LUT4      I2       In      -         5.804       -         
h_counter_RNO[5]                  SB_LUT4      O        Out     0.379     6.183       -         
h_counter_3[5]                    Net          -        -       1.507     -           1         
h_counter[5]                      SB_DFF       D        In      -         7.690       -         
================================================================================================
Total path delay (propagation time + setup) of 7.795 is 2.298(29.5%) logic and 5.497(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.745
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.640

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.031

    Number of logic level(s):                3
    Starting point:                          h_counter[7] / Q
    Ending point:                            h_counter[8] / D
    The start point is clocked by            vga_controller|i_Clk [rising] on pin C
    The end   point is clocked by            vga_controller|i_Clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
h_counter[7]              SB_DFF      Q        Out     0.540     0.540       -         
h_counter[7]              Net         -        -       1.599     -           5         
h_counter_RNIO2PM1[9]     SB_LUT4     I0       In      -         2.139       -         
h_counter_RNIO2PM1[9]     SB_LUT4     O        Out     0.386     2.525       -         
h_counter9_3              Net         -        -       1.371     -           4         
h_counter_RNO_0[8]        SB_LUT4     I0       In      -         3.896       -         
h_counter_RNO_0[8]        SB_LUT4     O        Out     0.449     4.345       -         
h_counter_RNO_0[8]        Net         -        -       1.371     -           1         
h_counter_RNO[8]          SB_LUT4     I0       In      -         5.715       -         
h_counter_RNO[8]          SB_LUT4     O        Out     0.449     6.164       -         
h_counter_3[8]            Net         -        -       1.507     -           1         
h_counter[8]              SB_DFF      D        In      -         7.671       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.776 is 1.928(24.8%) logic and 5.848(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.745
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.640

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.024

    Number of logic level(s):                3
    Starting point:                          h_counter[4] / Q
    Ending point:                            h_counter[8] / D
    The start point is clocked by            vga_controller|i_Clk [rising] on pin C
    The end   point is clocked by            vga_controller|i_Clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
h_counter[4]              SB_DFF      Q        Out     0.540     0.540       -         
h_sync2lto4               Net         -        -       1.599     -           6         
h_counter_RNIO2PM1[9]     SB_LUT4     I1       In      -         2.139       -         
h_counter_RNIO2PM1[9]     SB_LUT4     O        Out     0.379     2.518       -         
h_counter9_3              Net         -        -       1.371     -           4         
h_counter_RNO_0[8]        SB_LUT4     I0       In      -         3.889       -         
h_counter_RNO_0[8]        SB_LUT4     O        Out     0.449     4.338       -         
h_counter_RNO_0[8]        Net         -        -       1.371     -           1         
h_counter_RNO[8]          SB_LUT4     I0       In      -         5.708       -         
h_counter_RNO[8]          SB_LUT4     O        Out     0.449     6.157       -         
h_counter_3[8]            Net         -        -       1.507     -           1         
h_counter[8]              SB_DFF      D        In      -         7.664       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for vga_controller 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        16 uses
SB_DFF          10 uses
SB_DFFE         10 uses
SB_LUT4         50 uses

I/O ports: 13
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   vga_controller|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 50 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 50 = 50 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 18:50:11 2020

###########################################################]
