// Seed: 106879214
module module_0 (
    input supply1 id_0,
    input supply0 id_1
    , id_5,
    input supply0 id_2,
    input supply1 id_3
);
  wire id_6;
  logic [-1 'b0 : -1] id_7;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output tri   id_2,
    input  uwire id_3,
    input  wire  id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_3
  );
  wire id_8;
endmodule
module module_2 (
    inout logic id_0,
    input supply0 id_1,
    input wire id_2,
    output uwire id_3,
    input tri0 id_4
);
  supply1 id_6;
  initial begin : LABEL_0
    id_0 = -1'd0;
  end
  assign id_6 = -1;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
