$date
	Sun Aug  9 13:40:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! led6 $end
$var wire 1 " led5 $end
$var wire 1 # led4 $end
$var wire 1 $ led3 $end
$var wire 1 % led2 $end
$var wire 1 & led1 $end
$var wire 1 ' g $end
$var wire 1 ( SOP $end
$var wire 1 ) POS $end
$var wire 1 * D $end
$var wire 1 + C $end
$var reg 1 , c1 $end
$var reg 1 - c2 $end
$var reg 1 . c3 $end
$var reg 1 / c4 $end
$var reg 1 0 d5 $end
$var reg 1 1 d6 $end
$var reg 1 2 d7 $end
$var reg 1 3 g1 $end
$var reg 1 4 g2 $end
$var reg 1 5 g3 $end
$var reg 1 6 o1 $end
$var reg 1 7 o2 $end
$var reg 1 8 o3 $end
$var reg 1 9 p1 $end
$var reg 1 : p2 $end
$var reg 1 ; p3 $end
$var reg 1 < p4 $end
$var reg 1 = p5 $end
$var reg 1 > p6 $end
$var reg 1 ? p7 $end
$scope module G1 $end
$var wire 1 9 A $end
$var wire 1 : B $end
$var wire 1 ; C $end
$var wire 1 & Y1 $end
$var wire 1 % Y2 $end
$var wire 1 @ nota $end
$var wire 1 A notb $end
$var wire 1 B notc $end
$var wire 1 C w1 $end
$var wire 1 D w2 $end
$var wire 1 E w3 $end
$upscope $end
$scope module G2 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 / D $end
$var wire 1 F NOTA $end
$var wire 1 G NOTB $end
$var wire 1 H NOTC $end
$var wire 1 I NOTD $end
$var wire 1 + Y1 $end
$var wire 1 * Y2 $end
$var wire 1 J v1 $end
$var wire 1 K v2 $end
$var wire 1 L v3 $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$var wire 1 O w3 $end
$var wire 1 P w4 $end
$var wire 1 Q w5 $end
$var wire 1 R w6 $end
$var wire 1 S w7 $end
$var wire 1 T w8 $end
$upscope $end
$scope module G5 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 U NOTB $end
$var wire 1 ' Y $end
$var wire 1 V w1 $end
$var wire 1 W w2 $end
$upscope $end
$scope module OP1 $end
$var wire 1 < A $end
$var wire 1 = B $end
$var wire 1 > C $end
$var wire 1 ? D $end
$var wire 1 $ Y1 $end
$var wire 1 # Y2 $end
$upscope $end
$scope module OP2 $end
$var wire 1 0 A $end
$var wire 1 1 B $end
$var wire 1 2 C $end
$var wire 1 " Y1 $end
$var wire 1 ! Y2 $end
$upscope $end
$scope module OP5 $end
$var wire 1 6 A $end
$var wire 1 7 B $end
$var wire 1 8 C $end
$var wire 1 ) POS $end
$var wire 1 ( SOP $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1&
1C
1B
1A
1%
1@
0D
0E
0;
0:
09
#2
0&
0C
0B
1;
#3
1&
1C
1B
0A
0%
0;
1:
#4
0&
0C
0B
1;
#5
1&
1D
1B
1A
1%
0@
0;
0:
19
#6
0B
1E
1;
#7
0&
0D
1B
0E
0A
0%
0;
1:
#8
1&
0B
1E
1;
#9
1+
1N
0*
1I
1H
0R
1G
0P
0T
1F
0M
0O
0Q
0S
0J
0K
0L
0/
0.
0-
0,
#10
0+
0N
0I
1/
#11
1I
0H
0/
1.
#12
1+
0I
1R
1/
#13
0+
1I
1H
0R
0G
0/
0.
1-
#14
1+
0I
1P
1/
#15
1+
1T
1I
0P
0H
0/
1.
#16
0+
0T
0I
1/
#17
1*
1J
1I
1H
1G
0F
0/
0.
0-
1,
#18
0*
1+
0J
0I
1Q
1/
#19
1+
1M
1J
1*
1I
0Q
0H
1K
0/
1.
#20
0+
0M
0J
0I
1/
#21
1+
1J
1O
1I
1H
0K
0G
1L
0/
0.
1-
#22
0+
0O
0J
0I
1/
#23
1J
1I
0H
1K
0/
1.
#24
1+
0J
0I
1S
1/
#29
1$
0#
0?
0>
0=
0<
#30
0$
1#
1?
#31
0#
0?
1>
#32
1?
#33
1#
0?
0>
1=
#34
1?
#35
0?
1>
#36
1?
#37
1$
0#
0?
0>
0=
1<
#38
1#
1?
#39
0#
0?
1>
#40
1#
1?
#41
0?
0>
1=
#42
1?
#43
0?
1>
#44
0$
1?
#45
1!
1"
02
01
00
#46
0!
12
#47
0"
1!
02
11
#48
1"
12
#49
0!
02
01
10
#50
12
#51
0"
1!
02
11
#52
1"
12
#55
0'
1U
0V
0W
05
04
03
#56
15
#57
0U
05
14
#58
15
#59
1'
1W
1U
05
04
13
#60
1V
15
#61
0'
0W
0V
0U
05
14
#62
1'
1V
15
#65
0)
0(
08
07
06
#66
18
#67
08
17
#68
18
#69
1(
1)
08
07
16
#70
18
#71
0)
0(
08
17
#72
1(
1)
18
#75
