<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:////home/timothyjabez/lscc/radiant/2023.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:////home/timothyjabez/lscc/radiant/2023.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: DESKTOP-TOAOPO9

# Mon Oct  2 17:34:40 2023

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:Can&apos;t find top module!
Top entity isn&apos;t set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.vhd&apos;.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Mon Oct  2 17:34:40 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\pmi_def.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_dpram.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_spram.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:126:11:126:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:135:11:135:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3267:17:3267:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3274:17:3274:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4907:25:4907:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4911:25:4911:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4942:29:4942:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4946:29:4946:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1059:25:1059:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1063:25:1063:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1094:29:1094:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1098:29:1098:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_true.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_true.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1876:29:1876:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1881:29:1881:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1912:33:1912:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1916:33:1916:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1949:29:1949:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1954:29:1954:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1984:33:1984:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1988:33:1988:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2504:29:2504:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2509:29:2509:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2540:33:2540:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2544:33:2544:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2577:29:2577:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2582:29:2582:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2613:33:2613:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2617:33:2617:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3104:29:3104:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3109:29:3109:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3140:33:3140:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3144:33:3144:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3177:29:3177:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3182:29:3182:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3213:33:3213:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3217:33:3217:44|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1481:25:1481:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1487:25:1487:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:969:25:969:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:975:25:975:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot; (library work)
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:3207:23:3207:34|Net lmmi_rdata_o is not declared.
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:3208:23:3208:40|Net lmmi_rdata_valid_o is not declared.
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:3209:23:3209:34|Net lmmi_ready_o is not declared.
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot; (library work)
@N: CG347 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3531:50:3531:62|Read a parallel_case directive.
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot; (library work)
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:3227:23:3227:34|Net lmmi_rdata_o is not declared.
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:3228:23:3228:40|Net lmmi_rdata_valid_o is not declared.
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:3229:23:3229:34|Net lmmi_ready_o is not declared.
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot; (library work)
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_1\I2C_DPHY_1\rtl\I2C_DPHY_1.v&quot; (library work)
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_2\I2C_DPHY_2\rtl\I2C_DPHY_2.v&quot; (library work)
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot; (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 134MB)


Process completed successfully.
# Mon Oct  2 17:34:44 2023

###########################################################]
###########################################################[
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\pmi_def.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_dpram.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_spram.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:126:11:126:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:135:11:135:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3267:17:3267:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3274:17:3274:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4907:25:4907:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4911:25:4911:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4942:29:4942:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4946:29:4946:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1059:25:1059:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1063:25:1063:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1094:29:1094:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1098:29:1098:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_true.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_true.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1876:29:1876:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1881:29:1881:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1912:33:1912:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1916:33:1916:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1949:29:1949:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1954:29:1954:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1984:33:1984:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1988:33:1988:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2504:29:2504:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2509:29:2509:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2540:33:2540:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2544:33:2544:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2577:29:2577:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2582:29:2582:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2613:33:2613:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2617:33:2617:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3104:29:3104:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3109:29:3109:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3140:33:3140:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3144:33:3144:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3177:29:3177:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3182:29:3182:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3213:33:3213:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3217:33:3217:44|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1481:25:1481:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1487:25:1487:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:969:25:969:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:975:25:975:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot; (library work)
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:3207:23:3207:34|Net lmmi_rdata_o is not declared.
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:3208:23:3208:40|Net lmmi_rdata_valid_o is not declared.
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:3209:23:3209:34|Net lmmi_ready_o is not declared.
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot; (library work)
@N: CG347 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3531:50:3531:62|Read a parallel_case directive.
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot; (library work)
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:3227:23:3227:34|Net lmmi_rdata_o is not declared.
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:3228:23:3228:40|Net lmmi_rdata_valid_o is not declared.
@W: CG1337 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:3229:23:3229:34|Net lmmi_ready_o is not declared.
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot; (library work)
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_1\I2C_DPHY_1\rtl\I2C_DPHY_1.v&quot; (library work)
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_2\I2C_DPHY_2\rtl\I2C_DPHY_2.v&quot; (library work)
@I::&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot; (library work)
Verilog syntax check successful!
File C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v changed - recompiling
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:3574:7:3574:13|Synthesizing module ECLKDIV in library work.
Running optimization stage 1 on ECLKDIV .......
Finished optimization stage 1 on ECLKDIV (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:3593:7:3593:14|Synthesizing module ECLKSYNC in library work.
Running optimization stage 1 on ECLKSYNC .......
Finished optimization stage 1 on ECLKSYNC (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:680:7:680:30|Synthesizing module DDR_MEM_1_ipgen_mem_sync in library work.
Running optimization stage 1 on DDR_MEM_1_ipgen_mem_sync .......
@W: CL177 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:778:4:778:9|Sharing sequential element ddr_rst_d1 and merging dll_rst. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on DDR_MEM_1_ipgen_mem_sync (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1518:7:1518:12|Synthesizing module DDRDLL in library work.
Running optimization stage 1 on DDRDLL .......
Finished optimization stage 1 on DDRDLL (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:1016:7:1016:34|Synthesizing module DDR_MEM_1_ipgen_common_logic in library work.

	GEARING=32&apos;b00000000000000000000000000000010
	GEARING_STR=8&apos;b00110010
   Generated name = DDR_MEM_1_ipgen_common_logic_2s_2
Running optimization stage 1 on DDR_MEM_1_ipgen_common_logic_2s_2 .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_common_logic_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2988:7:2988:34|Synthesizing module DDR_MEM_1_ipgen_lscc_ddr_mem in library work.

	INTERFACE_TYPE=32&apos;b01000100010001000101001000110011
	IO_TYPE=72&apos;b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80&apos;b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	BUS_WIDTH=32&apos;b00000000000000000000000000010000
	CLK_FREQ=32&apos;b00000000000000000000000110010000
	GEARING=32&apos;b00000000000000000000000000000010
	DATA_MASK_ENABLE=32&apos;b00000000000000000000000000000000
	CLK_ADDR_CMD_ENABLE=32&apos;b00000000000000000000000000000001
	DYN_MARGIN_ENABLE=32&apos;b00000000000000000000000000000000
	NUM_DDRCLK=32&apos;b00000000000000000000000000000001
	ADDR_WIDTH=32&apos;b00000000000000000000000000001101
	NUM_CS=32&apos;b00000000000000000000000000000001
	NUM_CKE=32&apos;b00000000000000000000000000000001
	NUM_ODT=32&apos;b00000000000000000000000000000001
	BA_WIDTH=32&apos;b00000000000000000000000000000011
	NUM_DQS_GROUP=32&apos;b00000000000000000000000000000010
	DQS_RD_DEL_VALUE=8&apos;b00110000
	DQS_RD_DEL_VALUE_INT=32&apos;b00000000000000000000000000000000
	DQS_RD_DEL_SIGN=64&apos;b0101000001001111010100110100100101010100010010010101011001000101
	DQS_WR_DEL_VALUE=8&apos;b00110000
	DQS_WR_DEL_VALUE_INT=32&apos;b00000000000000000000000000000000
	DQS_WR_DEL_SIGN=64&apos;b0101000001001111010100110100100101010100010010010101011001000101
	CKE_WIDTH=32&apos;b00000000000000000000000000000001
	ODT_WIDTH=32&apos;b00000000000000000000000000000001
	PLL_EN=32&apos;b00000000000000000000000000000000
	CLKI_FREQ=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80&apos;b00110100001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32&apos;b00000000000000000000000000000001
	CLKOS2_EN=32&apos;b00000000000000000000000000000000
	CLKOS3_EN=32&apos;b00000000000000000000000000000000
	CLKOS4_EN=32&apos;b00000000000000000000000000000000
	CLKOS5_EN=32&apos;b00000000000000000000000000000000
	CLKOP_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS2_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS3_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS4_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS5_BYPASS=32&apos;b00000000000000000000000000000000
	ENCLKOP_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS2_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS3_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS4_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS5_EN=32&apos;b00000000000000000000000000000000
	FRAC_N_EN=32&apos;b00000000000000000000000000000000
	SS_EN=32&apos;b00000000000000000000000000000000
	DYN_PORTS_EN=32&apos;b00000000000000000000000000000000
	PLL_RST=32&apos;b00000000000000000000000000000001
	LOCK_EN=32&apos;b00000000000000000000000000000001
	PLL_LOCK_STICKY=32&apos;b00000000000000000000000000000000
	LEGACY_EN=32&apos;b00000000000000000000000000000000
	LMMI_EN=32&apos;b00000000000000000000000000000000
	APB_EN=32&apos;b00000000000000000000000000000000
	POWERDOWN_EN=32&apos;b00000000000000000000000000000000
	TRIM_EN_P=32&apos;b00000000000000000000000000000000
	TRIM_EN_S=32&apos;b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32&apos;b00000000000000000000000000000000
	PLL_IO_TYPE=32&apos;b01010011010011000101011001010011
	CLKOP_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	FBK_MODE=40&apos;b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8&apos;b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8&apos;b00110100
	DIVOP_ACTUAL_STR=8&apos;b00110011
	DIVOS_ACTUAL_STR=16&apos;b0011000100110101
	DIVOS2_ACTUAL_STR=8&apos;b00110111
	DIVOS3_ACTUAL_STR=8&apos;b00110111
	DIVOS4_ACTUAL_STR=8&apos;b00110111
	DIVOS5_ACTUAL_STR=8&apos;b00110111
	SSC_N_CODE_STR=88&apos;b0011000001100010001100000011000000110000001100000011000000110000001100010011000000110000
	SSC_F_CODE_STR=136&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32&apos;b01000100010011110101011101001110
	SSC_TBASE_STR=112&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72&apos;b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40&apos;b0011000001100010001100000011000000110000
	DELA=8&apos;b00110011
	DELB=16&apos;b0011000100110101
	DELC=8&apos;b00110111
	DELD=8&apos;b00110111
	DELE=8&apos;b00110111
	DELF=8&apos;b00110111
	PHIA=8&apos;b00110000
	PHIB=8&apos;b00110000
	PHIC=8&apos;b00110000
	PHID=8&apos;b00110000
	PHIE=8&apos;b00110000
	PHIF=8&apos;b00110000
	EN_REFCLK_MON=32&apos;b00000000000000000000000000000000
	REF_COUNTS=32&apos;b00110000001100000011000000110000
	INTFBKDEL_SEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56&apos;b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24&apos;b001100110101000000110010
	SIM_FLOAT_PRECISION=24&apos;b001100000010111000110001
	IPI_CMP=48&apos;b001100000110001000110001001100010011000000110000
	CSET=16&apos;b0011100001010000
	CRIPPLE=16&apos;b0011000101010000
	IPP_CTRL=48&apos;b001100000110001000110000001100010011000100110000
	IPP_SEL=48&apos;b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48&apos;b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16&apos;b0011100101001011
	KP_VCO=56&apos;b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16&apos;b0011011000110000
	V2I_1V_EN=56&apos;b01000101010011100100000101000010010011000100010101000100
	X4_WIDTH=32&apos;b00000000000000000000000000000010
	LDN_START=4&apos;b0100
	LDN_END=4&apos;b1100
	MV_START=4&apos;b0111
	MV_END=4&apos;b1001
	D_IDLE=2&apos;b00
	D_ACT=2&apos;b01
	D_DONE=2&apos;b10
   Generated name = DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:3190:7:3190:12|Synthesizing module DQSBUF in library work.
Running optimization stage 1 on DQSBUF .......
Finished optimization stage 1 on DQSBUF (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:1190:7:1190:36|Synthesizing module DDR_MEM_1_ipgen_dq_dqs_dm_unit in library work.

	IO_TYPE=72&apos;b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80&apos;b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	INTERFACE_TYPE=32&apos;b01000100010001000101001000110011
	DATA_MASK_ENABLE=32&apos;b00000000000000000000000000000000
	BUS_WIDTH=32&apos;b00000000000000000000000000010000
	GEARING=32&apos;b00000000000000000000000000000010
	DQS_RD_DEL_VALUE=8&apos;b00110000
	DQS_RD_DEL_SIGN=64&apos;b0101000001001111010100110100100101010100010010010101011001000101
	DQS_WR_DEL_VALUE=8&apos;b00110000
	DQS_WR_DEL_SIGN=64&apos;b0101000001001111010100110100100101010100010010010101011001000101
	MODX_VALUE=48&apos;b010011010100010001000100010100100101100000110010
	DEL_MODE=112&apos;b0100010001010001010100110101111101000001010011000100100101000111010011100100010101000100010111110101100000110010
   Generated name = DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1001:7:1001:8|Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:5902:7:5902:15|Synthesizing module ODDRX2DQS in library work.
Running optimization stage 1 on ODDRX2DQS .......
Finished optimization stage 1 on ODDRX2DQS (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:11112:7:11112:13|Synthesizing module TSHX2DQ in library work.
Running optimization stage 1 on TSHX2DQ .......
Finished optimization stage 1 on TSHX2DQ (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:11101:7:11101:14|Synthesizing module TSHX2DQS in library work.
Running optimization stage 1 on TSHX2DQS .......
Finished optimization stage 1 on TSHX2DQS (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1553:7:1553:12|Synthesizing module DELAYB in library work.
Running optimization stage 1 on DELAYB .......
Finished optimization stage 1 on DELAYB (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:4051:7:4051:14|Synthesizing module IDDRX2DQ in library work.
Running optimization stage 1 on IDDRX2DQ .......
Finished optimization stage 1 on IDDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:5915:7:5915:14|Synthesizing module ODDRX2DQ in library work.
Running optimization stage 1 on ODDRX2DQ .......
Finished optimization stage 1 on ODDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:1239:11:1239:14|Removing wire dm_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:1259:34:1259:41|Removing wire data_o_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:1263:9:1263:14|Removing wire dm_o_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:1264:9:1264:13|Removing wire dqs_w, as there is no assignment to it.
Running optimization stage 1 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 .......
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:1239:11:1239:14|*Output dm_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2406:7:2406:34|Synthesizing module DDR_MEM_1_ipgen_moshx2_4_csn in library work.

	IO_TYPE=72&apos;b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80&apos;b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	GEARING=32&apos;b00000000000000000000000000000010
	NUM_CS=32&apos;b00000000000000000000000000000001
	DEL_MODE=88&apos;b0100010001010001010100110101111101000011010011010100010001011111010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:6193:7:6193:11|Synthesizing module OSHX2 in library work.
Running optimization stage 1 on OSHX2 .......
Finished optimization stage 1 on OSHX2 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 1 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2535:7:2535:47|Synthesizing module DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt in library work.

	IO_TYPE=72&apos;b010100110101001101010100010011000011000100110101010111110100100101001001
	ADDR_WIDTH=32&apos;b00000000000000000000000000001101
	GEARING=32&apos;b00000000000000000000000000000010
	X4_WIDTH=32&apos;b00000000000000000000000000000010
	BA_WIDTH=32&apos;b00000000000000000000000000000011
	NUM_ODT=32&apos;b00000000000000000000000000000001
	NUM_CKE=32&apos;b00000000000000000000000000000001
	OUTMODE_VALUE=88&apos;b0100111101000100010001000101001001011000001100010101111101010011010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:5893:7:5893:12|Synthesizing module ODDRX1 in library work.
Running optimization stage 1 on ODDRX1 .......
Finished optimization stage 1 on ODDRX1 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2572:30:2572:40|Removing wire dout_addr_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2573:28:2573:36|Removing wire dout_ba_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2574:9:2574:19|Removing wire dout_casn_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2575:9:2575:19|Removing wire dout_rasn_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2576:9:2576:18|Removing wire dout_wen_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2577:27:2577:36|Removing wire dout_odt_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2578:27:2578:36|Removing wire dout_cke_w, as there is no assignment to it.
Running optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2904:7:2904:33|Synthesizing module DDR_MEM_1_ipgen_oddrx2_4_ck in library work.

	IO_TYPE=72&apos;b010100110101001101010100010011000011000100110101010111110100100101001001
	NUM_DDRCLK=32&apos;b00000000000000000000000000000001
	GEARING=32&apos;b00000000000000000000000000000010
	DEL_MODE=88&apos;b0100010001010001010100110101111101000011010011010100010001011111010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:5928:7:5928:12|Synthesizing module ODDRX2 in library work.
Running optimization stage 1 on ODDRX2 .......
Finished optimization stage 1 on ODDRX2 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3116:11:3116:20|Removing wire pll_lock_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3139:17:3139:20|Removing wire ca_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3367:17:3367:27|Removing wire dqwl_dqs2_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3368:17:3368:27|Removing wire dqwl_dqs3_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3369:17:3369:27|Removing wire dqwl_dqs4_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3370:17:3370:27|Removing wire dqwl_dqs5_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3371:17:3371:27|Removing wire dqwl_dqs6_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3372:17:3372:27|Removing wire dqwl_dqs7_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3373:17:3373:27|Removing wire dqwl_dqs8_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3490:34:3490:46|Removing wire data_dqs2_o_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3491:34:3491:46|Removing wire data_dqs3_o_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3492:34:3492:46|Removing wire data_dqs4_o_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3493:34:3493:46|Removing wire data_dqs5_o_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3494:34:3494:46|Removing wire data_dqs6_o_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3495:34:3495:46|Removing wire data_dqs7_o_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3496:34:3496:46|Removing wire data_dqs8_o_w, as there is no assignment to it.
Running optimization stage 1 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 .......
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3116:11:3116:20|*Output pll_lock_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3139:17:3139:20|*Output ca_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3367:17:3367:27|*Output dqwl_dqs2_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3368:17:3368:27|*Output dqwl_dqs3_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3369:17:3369:27|*Output dqwl_dqs4_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3370:17:3370:27|*Output dqwl_dqs5_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3371:17:3371:27|*Output dqwl_dqs6_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3372:17:3372:27|*Output dqwl_dqs7_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3373:17:3373:27|*Output dqwl_dqs8_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3517:4:3517:9|Optimizing register bit init_dir_r to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3517:4:3517:9|Pruning unused register init_dir_r. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:11:7:11:15|Synthesizing module DDR_MEM_1 in library work.
Running optimization stage 1 on DDR_MEM_1 .......
Finished optimization stage 1 on DDR_MEM_1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:5306:7:5306:38|Synthesizing module MIPI_DPHY_1_ipgen_lscc_mipi_dphy in library work.

	FAMILY=40&apos;b0100110001001001010001100100001101001100
	INT_TYPE=16&apos;b0101001001011000
	INTF=64&apos;b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56&apos;b01001000010000010101001001000100010111110100100101010000
	INT_FREQ=88&apos;b0011000100110010001101010011000000101110001100000011000000110000001100000011000000110000
	INT_DATA_RATE=80&apos;b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	GEAR=32&apos;b00000000000000000000000000001000
	NUM_LANE=32&apos;b00000000000000000000000000000100
	SYNC_CLOCK_FREQ=32&apos;b00000000000000000000000000011000
	HSEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	PLL_MODE=64&apos;b0100010101011000010101000100010101010010010011100100000101001100
	CN=40&apos;b0011000100110001001100010011000100110001
	CO=24&apos;b001100000011000100110000
	CM=64&apos;b0011000100110001001100000011000100110000001100010011000000110001
	CLK_MODE=56&apos;b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=88&apos;b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	REF_CLOCK_FROM_IO_PIN=32&apos;b00000000000000000000000000000000
	REF_CLK_INPUT_BUF_TYPE=72&apos;b010011010100100101010000010010010101111101000100010100000100100001011001
	START_UP_SYNCH_LOGIC=32&apos;b00000000000000000000000000000000
	DPHY_TEST_PATTERN=272&apos;b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	LOW=32&apos;b00000000000000000000000000000101
	LDW=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	LP_RX_DW=32&apos;b00000000000000000000000000000100
	LP_TX_DW=32&apos;b00000000000000000000000000000001
	T_DATA_SETTLE=48&apos;b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48&apos;b000000000000000000000000000000000011000100110000
	FVCO=80&apos;b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32&apos;b00000000000000000000000000000001
	CLKOS2_EN=32&apos;b00000000000000000000000000000000
	CLKOS3_EN=32&apos;b00000000000000000000000000000000
	CLKOS4_EN=32&apos;b00000000000000000000000000000000
	CLKOS5_EN=32&apos;b00000000000000000000000000000000
	CLKOP_BYPASS=32&apos;b00000000000000000000000000000001
	CLKOS_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS2_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS3_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS4_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS5_BYPASS=32&apos;b00000000000000000000000000000000
	ENCLKOP_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS2_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS3_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS4_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS5_EN=32&apos;b00000000000000000000000000000000
	FRAC_N_EN=32&apos;b00000000000000000000000000000000
	SS_EN=32&apos;b00000000000000000000000000000000
	DYN_PORTS_EN=32&apos;b00000000000000000000000000000000
	PLL_RST=32&apos;b00000000000000000000000000000001
	LOCK_EN=32&apos;b00000000000000000000000000000001
	PLL_LOCK_STICKY=32&apos;b00000000000000000000000000000000
	LEGACY_EN=32&apos;b00000000000000000000000000000000
	LMMI_EN=32&apos;b00000000000000000000000000000000
	APB_EN=32&apos;b00000000000000000000000000000000
	POWERDOWN_EN=32&apos;b00000000000000000000000000000000
	TRIM_EN_P=32&apos;b00000000000000000000000000000000
	TRIM_EN_S=32&apos;b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32&apos;b00000000000000000000000000000000
	IO_TYPE=32&apos;b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	FBK_MODE=40&apos;b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8&apos;b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8&apos;b00110001
	DIVOP_ACTUAL_STR=8&apos;b00110111
	DIVOS_ACTUAL_STR=8&apos;b00110111
	DIVOS2_ACTUAL_STR=8&apos;b00110111
	DIVOS3_ACTUAL_STR=8&apos;b00110111
	DIVOS4_ACTUAL_STR=8&apos;b00110111
	DIVOS5_ACTUAL_STR=8&apos;b00110111
	SSC_N_CODE_STR=88&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32&apos;b01000100010011110101011101001110
	SSC_TBASE_STR=112&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72&apos;b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40&apos;b0011000001100010001100000011000000110000
	DELA=8&apos;b00110111
	DELB=8&apos;b00110111
	DELC=8&apos;b00110111
	DELD=8&apos;b00110111
	DELE=8&apos;b00110111
	DELF=8&apos;b00110111
	PHIA=8&apos;b00110000
	PHIB=8&apos;b00110000
	PHIC=8&apos;b00110000
	PHID=8&apos;b00110000
	PHIE=8&apos;b00110000
	PHIF=8&apos;b00110000
	EN_REFCLK_MON=32&apos;b00000000000000000000000000000000
	REF_COUNTS=32&apos;b00110000001100000011000000110000
	INTFBKDEL_SEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56&apos;b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24&apos;b001100110101000000110010
	SIM_FLOAT_PRECISION=24&apos;b001100000010111000110001
	IPI_CMP=48&apos;b001100000110001000110000001100010011000000110000
	CSET=24&apos;b001100100011010001010000
	CRIPPLE=16&apos;b0011001101010000
	IPP_CTRL=48&apos;b001100000110001000110000001100010011000000110000
	IPP_SEL=48&apos;b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48&apos;b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16&apos;b0011100101001011
	KP_VCO=56&apos;b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16&apos;b0011011000110000
	V2I_1V_EN=56&apos;b01000101010011100100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:657:7:657:44|Synthesizing module MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx in library work.

	NUM_LANE=32&apos;b00000000000000000000000000000100
	GEAR=32&apos;b00000000000000000000000000001000
	INTF=64&apos;b0100001101010011010010010011001001011111010000010101000001010000
	HSEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	CLK_MODE=56&apos;b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=88&apos;b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	INT_DATA_RATE=80&apos;b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	REF_CLOCK_FREQ=32&apos;b00000000000000000000000000011000
	CM=64&apos;b0011000100110001001100000011000100110000001100010011000000110001
	CN=40&apos;b0011000100110001001100010011000100110001
	CO=24&apos;b001100000011000100110000
	DPHY_IP=56&apos;b01001000010000010101001001000100010111110100100101010000
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	T_DATA_SETTLE=48&apos;b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48&apos;b000000000000000000000000000000000011000100110000
	DPHY_TEST_PATTERN=272&apos;b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	DPHY_CLK_MODE=56&apos;b01000101010011100100000101000010010011000100010101000100
	DPHY_GEAR=32&apos;b00110000011000100011000000110000
	DPHY_DESKEW_EN=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:269:7:269:42|Synthesizing module MIPI_DPHY_1_ipgen_lscc_clock_divider in library work.

	TGT_FREQ_IN=32&apos;b00000000000000000000000000011000
	DIVIDER=32&apos;b00000000000000000000000000000010
   Generated name = MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s .......
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:2615:7:2615:10|Synthesizing module DPHY in library work.

	GSR=56&apos;b01000101010011100100000101000010010011000100010101000100
	AUTO_PD_EN=80&apos;b01010000010011110101011101000101010100100100010101000100010111110101010101010000
	CFG_NUM_LANES=88&apos;b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	CM=80&apos;b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	CN=56&apos;b00110000011000100011000000110000001100000011000000110000
	CO=40&apos;b0011000001100010001100000011000000110000
	CONT_CLK_MODE=56&apos;b01000101010011100100000101000010010011000100010101000100
	DESKEW_EN=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	DSI_CSI=64&apos;b0100001101010011010010010011001001011111010000010101000001010000
	EN_CIL=88&apos;b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	HSEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	LANE0_SEL=48&apos;b010011000100000101001110010001010101111100110000
	LOCK_BYP=128&apos;b01000111010000010101010001000101010111110101010001011000010000100101100101010100010001010100001101001100010010110100100001010011
	MASTER_SLAVE=40&apos;b0101001101001100010000010101011001000101
	PLLCLKBYPASS=64&apos;b0100001001011001010100000100000101010011010100110100010101000100
	RSEL=32&apos;b00110000011000100011000000110000
	RXCDRP=32&apos;b00110000011000100011000000110001
	RXDATAWIDTHHS=32&apos;b00110000011000100011000000110000
	RXLPRP=40&apos;b0011000001100010001100000011000000110001
	TEST_ENBL=64&apos;b0011000001100010001100000011000000110000001100000011000000110000
	TEST_PATTERN=272&apos;b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	TST=48&apos;b001100000110001000110000001100000011000000110000
	TXDATAWIDTHHS=32&apos;b00110000011000100011000000110000
	U_PRG_HS_PREPARE=32&apos;b00110000011000100011000000110000
	U_PRG_HS_TRAIL=64&apos;b0011000001100010001100000011000000110000001100000011000000110000
	U_PRG_HS_ZERO=64&apos;b0011000001100010001100000011000000110000001100000011000000110000
	U_PRG_RXHS_SETTLE=64&apos;b0011000001100010001100000011000000110000001100000011000100110001
	UC_PRG_HS_PREPARE=96&apos;b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	UC_PRG_HS_TRAIL=56&apos;b00110000011000100011000000110000001100000011000000110000
	UC_PRG_HS_ZERO=72&apos;b001100000110001000110000001100000011000000110000001100000011000000110000
	UC_PRG_RXHS_SETTLE=64&apos;b0011000001100010001100000011000000110000001100000011000100110000
   Generated name = DPHY_Z6_layer0
@W: CG146 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:2615:7:2615:10|Creating black box for empty module DPHY_Z6_layer0

@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:705:16:705:28|Removing wire lp_rx_clk_p_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:706:16:706:28|Removing wire lp_rx_clk_n_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:735:15:735:25|Removing wire lp_data_p_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:736:15:736:25|Removing wire lp_data_n_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:742:9:742:21|Removing wire clk_lp_ctrl_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:744:9:744:15|Removing wire cd_d0_p, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:745:9:745:15|Removing wire cd_d0_n, as there is no assignment to it.
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 .......
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:705:16:705:28|*Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:706:16:706:28|*Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 .......
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:11:7:11:17|Synthesizing module MIPI_DPHY_1 in library work.
Running optimization stage 1 on MIPI_DPHY_1 .......
Finished optimization stage 1 on MIPI_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5326:7:5326:38|Synthesizing module MIPI_DPHY_2_ipgen_lscc_mipi_dphy in library work.

	FAMILY=40&apos;b0100110001001001010001100100001101001100
	INT_TYPE=16&apos;b0101010001011000
	INTF=64&apos;b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56&apos;b01001000010000010101001001000100010111110100100101010000
	INT_FREQ=88&apos;b0011000100110010001101010011000000101110001100000011000000110000001100000011000000110000
	INT_DATA_RATE=80&apos;b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	GEAR=32&apos;b00000000000000000000000000001000
	NUM_LANE=32&apos;b00000000000000000000000000000100
	SYNC_CLOCK_FREQ=32&apos;b00000000000000000000000000011000
	HSEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	PLL_MODE=64&apos;b0100100101001110010101000100010101010010010011100100000101001100
	CN=40&apos;b0011000100110001001100010011000100110001
	CO=24&apos;b001100000011000100110000
	CM=64&apos;b0011000100110001001100000011000100110000001100010011000000110001
	CLK_MODE=56&apos;b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=88&apos;b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	REF_CLOCK_FROM_IO_PIN=32&apos;b00000000000000000000000000000000
	REF_CLK_INPUT_BUF_TYPE=72&apos;b010011010100100101010000010010010101111101000100010100000100100001011001
	START_UP_SYNCH_LOGIC=32&apos;b00000000000000000000000000000000
	DPHY_TEST_PATTERN=272&apos;b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	LOW=32&apos;b00000000000000000000000000000101
	LDW=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	LP_RX_DW=32&apos;b00000000000000000000000000000001
	LP_TX_DW=32&apos;b00000000000000000000000000000100
	T_DATA_SETTLE=48&apos;b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48&apos;b000000000000000000000000000000000011000100110000
	FVCO=80&apos;b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32&apos;b00000000000000000000000000000001
	CLKOS2_EN=32&apos;b00000000000000000000000000000000
	CLKOS3_EN=32&apos;b00000000000000000000000000000000
	CLKOS4_EN=32&apos;b00000000000000000000000000000000
	CLKOS5_EN=32&apos;b00000000000000000000000000000000
	CLKOP_BYPASS=32&apos;b00000000000000000000000000000001
	CLKOS_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS2_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS3_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS4_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS5_BYPASS=32&apos;b00000000000000000000000000000000
	ENCLKOP_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS2_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS3_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS4_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS5_EN=32&apos;b00000000000000000000000000000000
	FRAC_N_EN=32&apos;b00000000000000000000000000000000
	SS_EN=32&apos;b00000000000000000000000000000000
	DYN_PORTS_EN=32&apos;b00000000000000000000000000000000
	PLL_RST=32&apos;b00000000000000000000000000000001
	LOCK_EN=32&apos;b00000000000000000000000000000001
	PLL_LOCK_STICKY=32&apos;b00000000000000000000000000000000
	LEGACY_EN=32&apos;b00000000000000000000000000000000
	LMMI_EN=32&apos;b00000000000000000000000000000000
	APB_EN=32&apos;b00000000000000000000000000000000
	POWERDOWN_EN=32&apos;b00000000000000000000000000000000
	TRIM_EN_P=32&apos;b00000000000000000000000000000000
	TRIM_EN_S=32&apos;b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32&apos;b00000000000000000000000000000000
	IO_TYPE=32&apos;b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	FBK_MODE=40&apos;b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8&apos;b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8&apos;b00110001
	DIVOP_ACTUAL_STR=8&apos;b00110111
	DIVOS_ACTUAL_STR=8&apos;b00110111
	DIVOS2_ACTUAL_STR=8&apos;b00110111
	DIVOS3_ACTUAL_STR=8&apos;b00110111
	DIVOS4_ACTUAL_STR=8&apos;b00110111
	DIVOS5_ACTUAL_STR=8&apos;b00110111
	SSC_N_CODE_STR=88&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32&apos;b01000100010011110101011101001110
	SSC_TBASE_STR=112&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72&apos;b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40&apos;b0011000001100010001100000011000000110000
	DELA=8&apos;b00110111
	DELB=8&apos;b00110111
	DELC=8&apos;b00110111
	DELD=8&apos;b00110111
	DELE=8&apos;b00110111
	DELF=8&apos;b00110111
	PHIA=8&apos;b00110000
	PHIB=8&apos;b00110000
	PHIC=8&apos;b00110000
	PHID=8&apos;b00110000
	PHIE=8&apos;b00110000
	PHIF=8&apos;b00110000
	EN_REFCLK_MON=32&apos;b00000000000000000000000000000000
	REF_COUNTS=32&apos;b00110000001100000011000000110000
	INTFBKDEL_SEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56&apos;b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24&apos;b001100110101000000110010
	SIM_FLOAT_PRECISION=24&apos;b001100000010111000110001
	IPI_CMP=48&apos;b001100000110001000110000001100010011000000110000
	CSET=24&apos;b001100100011010001010000
	CRIPPLE=16&apos;b0011001101010000
	IPP_CTRL=48&apos;b001100000110001000110000001100010011000000110000
	IPP_SEL=48&apos;b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48&apos;b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16&apos;b0011100101001011
	KP_VCO=56&apos;b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16&apos;b0011011000110000
	V2I_1V_EN=56&apos;b01000101010011100100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1635:7:1635:44|Synthesizing module MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx in library work.

	NUM_LANE=32&apos;b00000000000000000000000000000100
	GEAR=32&apos;b00000000000000000000000000001000
	INTF=64&apos;b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56&apos;b01001000010000010101001001000100010111110100100101010000
	CLK_MODE=64&apos;b0000000001000101010011100100000101000010010011000100010101000100
	DPHY_CIL_BYPASS=96&apos;b000000000100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	HSEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	CIL_DATA_PREPARE=16&apos;b0011000000110001
	CIL_DATA_TRAIL=48&apos;b001100000011000000110000001100000011000000110001
	CIL_DATA_ZERO=48&apos;b001100000011000000110000001100000011000000110001
	CIL_CLK_PREPARE=96&apos;b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	CIL_CLK_TRAIL=40&apos;b0011000000110000001100000011000000110001
	CIL_CLK_ZERO=56&apos;b00110000001100000011000000110000001100000011000000110001
	INT_DATA_RATE=80&apos;b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	TX_FREQ_TGT=32&apos;b00000000000000000000000000000000
	REF_CLOCK_FREQ=32&apos;b00000000000000000000000000011000
	PLL_MODE=64&apos;b0100100101001110010101000100010101010010010011100100000101001100
	CM=64&apos;b0011000100110001001100000011000100110000001100010011000000110001
	CN=40&apos;b0011000100110001001100010011000100110001
	CO=24&apos;b001100000011000100110000
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	LDW=32&apos;b00000000000000000000000000000100
	LOW=32&apos;b00000000000000000000000000000101
	FVCO=80&apos;b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32&apos;b00000000000000000000000000000001
	CLKOS2_EN=32&apos;b00000000000000000000000000000000
	CLKOS3_EN=32&apos;b00000000000000000000000000000000
	CLKOS4_EN=32&apos;b00000000000000000000000000000000
	CLKOS5_EN=32&apos;b00000000000000000000000000000000
	CLKOP_BYPASS=32&apos;b00000000000000000000000000000001
	CLKOS_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS2_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS3_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS4_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS5_BYPASS=32&apos;b00000000000000000000000000000000
	ENCLKOP_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS2_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS3_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS4_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS5_EN=32&apos;b00000000000000000000000000000000
	FRAC_N_EN=32&apos;b00000000000000000000000000000000
	SS_EN=32&apos;b00000000000000000000000000000000
	DYN_PORTS_EN=32&apos;b00000000000000000000000000000000
	PLL_RST=32&apos;b00000000000000000000000000000001
	LOCK_EN=32&apos;b00000000000000000000000000000001
	PLL_LOCK_STICKY=32&apos;b00000000000000000000000000000000
	LEGACY_EN=32&apos;b00000000000000000000000000000000
	LMMI_EN=32&apos;b00000000000000000000000000000000
	APB_EN=32&apos;b00000000000000000000000000000000
	POWERDOWN_EN=32&apos;b00000000000000000000000000000000
	TRIM_EN_P=32&apos;b00000000000000000000000000000000
	TRIM_EN_S=32&apos;b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32&apos;b00000000000000000000000000000000
	IO_TYPE=32&apos;b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	FBK_MODE=40&apos;b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8&apos;b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8&apos;b00110001
	DIVOP_ACTUAL_STR=8&apos;b00110111
	DIVOS_ACTUAL_STR=8&apos;b00110111
	DIVOS2_ACTUAL_STR=8&apos;b00110111
	DIVOS3_ACTUAL_STR=8&apos;b00110111
	DIVOS4_ACTUAL_STR=8&apos;b00110111
	DIVOS5_ACTUAL_STR=8&apos;b00110111
	SSC_N_CODE_STR=88&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32&apos;b01000100010011110101011101001110
	SSC_TBASE_STR=112&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72&apos;b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40&apos;b0011000001100010001100000011000000110000
	DELA=8&apos;b00110111
	DELB=8&apos;b00110111
	DELC=8&apos;b00110111
	DELD=8&apos;b00110111
	DELE=8&apos;b00110111
	DELF=8&apos;b00110111
	PHIA=8&apos;b00110000
	PHIB=8&apos;b00110000
	PHIC=8&apos;b00110000
	PHID=8&apos;b00110000
	PHIE=8&apos;b00110000
	PHIF=8&apos;b00110000
	EN_REFCLK_MON=32&apos;b00000000000000000000000000000000
	REF_COUNTS=32&apos;b00110000001100000011000000110000
	INTFBKDEL_SEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56&apos;b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24&apos;b001100110101000000110010
	SIM_FLOAT_PRECISION=24&apos;b001100000010111000110001
	IPI_CMP=48&apos;b001100000110001000110000001100010011000000110000
	CSET=24&apos;b001100100011010001010000
	CRIPPLE=16&apos;b0011001101010000
	IPP_CTRL=48&apos;b001100000110001000110000001100010011000000110000
	IPP_SEL=48&apos;b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48&apos;b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16&apos;b0011100101001011
	KP_VCO=56&apos;b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16&apos;b0011011000110000
	V2I_1V_EN=56&apos;b01000101010011100100000101000010010011000100010101000100
	EMPTY=32&apos;b00000000000000000000000000011000
	DPHY_NUM_LANE=88&apos;b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	DPHY_CLK_MODE=64&apos;b0000000001000101010011100100000101000010010011000100010101000100
	DPHY_DSI_CSI=64&apos;b0000000001000100010100110100100101011111010000010101000001010000
	DPHY_DESKEW_EN=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	DPHY_GEAR=32&apos;b00110000011000100011000000110000
	DPHY_HSEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	DPHY_PLL=80&apos;b01010010010001010100011101001001010100110101010001000101010100100100010101000100
	DPHY_CM=64&apos;b0011000100110001001100000011000100110000001100010011000000110001
	DPHY_CN=40&apos;b0011000100110001001100010011000100110001
	DPHY_CO=24&apos;b001100000011000100110000
   Generated name = MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:289:7:289:42|Synthesizing module MIPI_DPHY_2_ipgen_lscc_clock_divider in library work.

	TGT_FREQ_IN=32&apos;b00000000000000000000000000011000
	DIVIDER=32&apos;b00000000000000000000000000000010
   Generated name = MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s .......
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:2615:7:2615:10|Synthesizing module DPHY in library work.

	GSR=56&apos;b01000101010011100100000101000010010011000100010101000100
	AUTO_PD_EN=80&apos;b01010000010011110101011101000101010100100100010101000100010111110101010101010000
	CFG_NUM_LANES=88&apos;b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	CM=80&apos;b00110000011000100011000100110001001100000011000100110000001100010011000000110001
	CN=56&apos;b00110000011000100011000100110001001100010011000100110001
	CO=40&apos;b0011000001100010001100000011000100110000
	CONT_CLK_MODE=64&apos;b0000000001000101010011100100000101000010010011000100010101000100
	DESKEW_EN=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	DSI_CSI=64&apos;b0000000001000100010100110100100101011111010000010101000001010000
	EN_CIL=96&apos;b000000000100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	HSEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	LANE0_SEL=48&apos;b010011000100000101001110010001010101111100110000
	LOCK_BYP=128&apos;b01000111010000010101010001000101010111110101010001011000010000100101100101010100010001010100001101001100010010110100100001010011
	MASTER_SLAVE=48&apos;b010011010100000101010011010101000100010101010010
	PLLCLKBYPASS=80&apos;b01010010010001010100011101001001010100110101010001000101010100100100010101000100
	RSEL=32&apos;b00110000011000100011000000110001
	RXCDRP=32&apos;b00110000011000100011000000110000
	RXDATAWIDTHHS=32&apos;b00110000011000100011000000110001
	RXLPRP=40&apos;b0011000001100010001100000011000000110000
	TEST_ENBL=64&apos;b0011000001100010001100000011000000110000001100000011000000110000
	TEST_PATTERN=272&apos;b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	TST=48&apos;b001100000110001000110001001100000011000000110001
	TXDATAWIDTHHS=32&apos;b00110000011000100011000000110000
	U_PRG_HS_PREPARE=32&apos;b00110000011000100011000000110001
	U_PRG_HS_TRAIL=64&apos;b0011000001100010001100000011000000110000001100000011000000110001
	U_PRG_HS_ZERO=64&apos;b0011000001100010001100000011000000110000001100000011000000110001
	U_PRG_RXHS_SETTLE=64&apos;b0011000001100010001100000011000000110000001100000011000000110001
	UC_PRG_HS_PREPARE=96&apos;b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	UC_PRG_HS_TRAIL=56&apos;b00110000011000100011000000110000001100000011000000110001
	UC_PRG_HS_ZERO=72&apos;b001100000110001000110000001100000011000000110000001100000011000000110001
	UC_PRG_RXHS_SETTLE=64&apos;b0011000001100010001100000011000000110000001100000011000000110001
   Generated name = DPHY_Z9_layer0
@W: CG146 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:2615:7:2615:10|Creating black box for empty module DPHY_Z9_layer0

@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1796:16:1796:29|Removing wire lp_rx_data_p_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1797:16:1797:29|Removing wire lp_rx_data_n_o, as there is no assignment to it.
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 .......
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1796:16:1796:29|*Output lp_rx_data_p_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1797:16:1797:29|*Output lp_rx_data_n_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5508:35:5508:49|Removing wire hs_rx_data_en_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5520:16:5520:28|Removing wire lp_rx_clk_p_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5521:16:5521:28|Removing wire lp_rx_clk_n_o, as there is no assignment to it.
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 .......
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5508:35:5508:49|*Output hs_rx_data_en_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5520:16:5520:28|*Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5521:16:5521:28|*Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:11:7:11:17|Synthesizing module MIPI_DPHY_2 in library work.
Running optimization stage 1 on MIPI_DPHY_2 .......
Finished optimization stage 1 on MIPI_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_sclk_gen .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on lscc_fifo_fwft_fabric_reg_0s_8s .......
Finished optimization stage 1 on lscc_fifo_fwft_fabric_reg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on lscc_soft_fifo_Z12_layer0 .......
Finished optimization stage 1 on lscc_soft_fifo_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on lscc_fifo_main_Z11_layer0 .......
Finished optimization stage 1 on lscc_fifo_main_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on lscc_fifo_Z13_layer0 .......
Finished optimization stage 1 on lscc_fifo_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on pmi_fifo_Z14_layer0 .......
Finished optimization stage 1 on pmi_fifo_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
Finished optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on lscc_soft_fifo_Z16_layer0 .......
Finished optimization stage 1 on lscc_soft_fifo_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on lscc_fifo_main_Z15_layer0 .......
Finished optimization stage 1 on lscc_fifo_main_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on lscc_fifo_Z17_layer0 .......
Finished optimization stage 1 on lscc_fifo_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on pmi_fifo_Z18_layer0 .......
Finished optimization stage 1 on pmi_fifo_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_1\I2C_DPHY_1\rtl\I2C_DPHY_1.v&quot;:11:7:11:16|Synthesizing module I2C_DPHY_1 in library work.
Running optimization stage 1 on I2C_DPHY_1 .......
Finished optimization stage 1 on I2C_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_sclk_gen .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_2\I2C_DPHY_2\rtl\I2C_DPHY_2.v&quot;:11:7:11:16|Synthesizing module I2C_DPHY_2 in library work.
Running optimization stage 1 on I2C_DPHY_2 .......
Finished optimization stage 1 on I2C_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:161:7:161:26|Synthesizing module PLL_1_ipgen_lscc_pll in library work.

	FVCO=88&apos;b0011000100110100001100000011011000101110001100100011010100110000001100000011000000110000
	CLKI_FREQ=80&apos;b00110001001101010011011000101110001100100011010100110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80&apos;b00110001001101010011011000101110001100100011010100110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80&apos;b00110100001101100011100000101110001101110011010100110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80&apos;b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64&apos;b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32&apos;b00000000000000000000000000000001
	CLKOS2_EN=32&apos;b00000000000000000000000000000000
	CLKOS3_EN=32&apos;b00000000000000000000000000000000
	CLKOS4_EN=32&apos;b00000000000000000000000000000000
	CLKOS5_EN=32&apos;b00000000000000000000000000000000
	CLKOP_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS2_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS3_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS4_BYPASS=32&apos;b00000000000000000000000000000000
	CLKOS5_BYPASS=32&apos;b00000000000000000000000000000000
	ENCLKOP_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS2_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS3_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS4_EN=32&apos;b00000000000000000000000000000000
	ENCLKOS5_EN=32&apos;b00000000000000000000000000000000
	FRAC_N_EN=32&apos;b00000000000000000000000000000000
	SS_EN=32&apos;b00000000000000000000000000000000
	DYN_PORTS_EN=32&apos;b00000000000000000000000000000000
	PLL_RST=32&apos;b00000000000000000000000000000001
	LOCK_EN=32&apos;b00000000000000000000000000000001
	PLL_LOCK_STICKY=32&apos;b00000000000000000000000000000000
	LEGACY_EN=32&apos;b00000000000000000000000000000000
	LMMI_EN=32&apos;b00000000000000000000000000000000
	APB_EN=32&apos;b00000000000000000000000000000000
	POWERDOWN_EN=32&apos;b00000000000000000000000000000000
	TRIM_EN_P=32&apos;b00000000000000000000000000000000
	TRIM_EN_S=32&apos;b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32&apos;b00000000000000000000000000000001
	IO_TYPE=32&apos;b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56&apos;b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48&apos;b001100000110001000110000001100000011000000110000
	FBK_MODE=40&apos;b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8&apos;b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8&apos;b00110001
	DIVOP_ACTUAL_STR=8&apos;b00111000
	DIVOS_ACTUAL_STR=8&apos;b00110010
	DIVOS2_ACTUAL_STR=8&apos;b00110111
	DIVOS3_ACTUAL_STR=8&apos;b00110111
	DIVOS4_ACTUAL_STR=8&apos;b00110111
	DIVOS5_ACTUAL_STR=8&apos;b00110111
	SSC_N_CODE_STR=88&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32&apos;b01000100010011110101011101001110
	SSC_TBASE_STR=112&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72&apos;b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40&apos;b0011000001100010001100000011000000110000
	DELA=8&apos;b00111000
	DELB=8&apos;b00110010
	DELC=8&apos;b00110111
	DELD=8&apos;b00110111
	DELE=8&apos;b00110111
	DELF=8&apos;b00110111
	PHIA=8&apos;b00110000
	PHIB=8&apos;b00110000
	PHIC=8&apos;b00110000
	PHID=8&apos;b00110000
	PHIE=8&apos;b00110000
	PHIF=8&apos;b00110000
	EN_REFCLK_MON=32&apos;b00000000000000000000000000000000
	REF_COUNTS=32&apos;b00110000001100000011000000110000
	INTFBKDEL_SEL=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56&apos;b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24&apos;b001100110101000000110010
	SIM_FLOAT_PRECISION=24&apos;b001100000010111000110001
	IPI_CMP=48&apos;b001100000110001000110000001100000011000000110001
	CSET=16&apos;b0011100001010000
	CRIPPLE=16&apos;b0011000101010000
	IPP_CTRL=48&apos;b001100000110001000110000001100010011000000110000
	IPP_SEL=48&apos;b001100000110001000110000001100010011000100110001
	BW_CTL_BIAS=48&apos;b001100000110001000110000001100010011000000110001
	V2I_PP_RES=16&apos;b0011100101001011
	KP_VCO=56&apos;b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16&apos;b0011011000110000
	V2I_1V_EN=56&apos;b01000101010011100100000101000010010011000100010101000100
	MAX_STRING_LENGTH=32&apos;b00000000000000000000000000010000
	CONVWIDTH=32&apos;b00000000000000000000000000100000
	SEL_FBK=56&apos;b01000110010000100100101101000011010011000100101100110000
	CLKMUX_FB=88&apos;b0000000001000011010011010101010101011000010111110100001101001100010010110100111101010000
	SEL_OUTA=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTB=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTC=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTD=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTE=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTF=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	REF_INTEGER_MODE=56&apos;b01000101010011100100000101000010010011000100010101000100
	FBK_INTEGER_MODE=64&apos;b0000000001000101010011100100000101000010010011000100010101000100
	SSC_EN_SSC=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	SSC_EN_SDM=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	SSC_ORDER=80&apos;b01010011010001000100110101011111010011110101001001000100010001010101001000110001
	SSC_DITHER=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	SSC_N_CODE=88&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_F_CODE=136&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PI_BYPASS=96&apos;b010011100100111101010100010111110100001001011001010100000100000101010011010100110100010101000100
	SSC_SQUARE_MODE=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	SSC_EN_CENTER_IN=120&apos;b000000000000000001000100010011110101011101001110010111110101010001010010010010010100000101001110010001110100110001000101
	SSC_TBASE=112&apos;b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN=72&apos;b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL=40&apos;b0011000001100010001100000011000000110000
	ENCLK_CLKOP=64&apos;b0000000001000101010011100100000101000010010011000100010101000100
	ENCLK_CLKOS=64&apos;b0000000001000101010011100100000101000010010011000100010101000100
	ENCLK_CLKOS2=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS3=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS4=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS5=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	DYN_SOURCE=56&apos;b00000000010100110101010001000001010101000100100101000011
	PLLRESET_ENA=64&apos;b0000000001000101010011100100000101000010010011000100010101000100
	PLLPDN_EN=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	PLLPD_N=32&apos;b01010101010100110100010101000100
	LEGACY_ATT=64&apos;b0100010001001001010100110100000101000010010011000100010101000100
	LDT_LOCK_SEL=40&apos;b0101010101000110010100100100010101010001
	TRIMOP_BYPASS_N=64&apos;b0100001001011001010100000100000101010011010100110100010101000100
	TRIMOS_BYPASS_N=64&apos;b0100001001011001010100000100000101010011010100110100010101000100
	FBK_MMD_DIG=8&apos;b00110001
	REF_MMD_DIG=8&apos;b00110001
	REF_MASK=80&apos;b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_MASK=80&apos;b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_MMD_PULS_CTL=48&apos;b001100000110001000110000001100000011000000110000
	FBK_CUR_BLE=80&apos;b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_PI_RC=48&apos;b001100000110001000110001001100010011000000110000
	FBK_PR_CC=48&apos;b001100000110001000110000001100000011000000110000
	FBK_PR_IC=48&apos;b001100000110001000110001001100000011000000110000
	REF_MMD_PULS_CTL=48&apos;b001100000110001000110000001100000011000000110000
	DIVA=8&apos;b00111000
	DIVB=8&apos;b00110010
	DIVC=8&apos;b00110111
	DIVD=8&apos;b00110111
	DIVE=8&apos;b00110111
	DIVF=8&apos;b00110111
	V2I_PP_ICTRL=56&apos;b00110000011000100011000100110001001100010011000100110001
	IPI_CMPN=48&apos;b001100000110001000110000001100000011000100110001
	FBK_CLK_DIV_O=32&apos;b00000000000000000000000000001000
	DIV_DEL=72&apos;b001100000110001000110000001100000011000000110001001100000011000000110000
   Generated name = PLL_1_ipgen_lscc_pll_Z26_layer0
@W: CG1273 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:647:29:647:34|An input port (port clki_i) is the target of an assignment - please check if this is intentional
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:1301:67:1301:71|Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:10022:7:10022:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:287:16:287:24|Removing wire refdetlos, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:306:16:306:27|Removing wire apb_pready_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:307:16:307:28|Removing wire apb_pslverr_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:308:22:308:33|Removing wire apb_prdata_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:627:9:627:26|Removing wire apb_lmmi_request_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:628:15:628:31|Removing wire apb_lmmi_offset_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:629:15:629:30|Removing wire apb_lmmi_wdata_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:630:15:630:30|Removing wire apb_lmmi_rdata_w, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:631:9:631:25|Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.
Running optimization stage 1 on PLL_1_ipgen_lscc_pll_Z26_layer0 .......
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:287:16:287:24|*Output refdetlos has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:306:16:306:27|*Output apb_pready_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:307:16:307:28|*Output apb_pslverr_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:308:22:308:33|*Output apb_prdata_o has undriven bits; assigning undriven bits to &apos;Z&apos;.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on PLL_1_ipgen_lscc_pll_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:11:7:11:11|Synthesizing module PLL_1 in library work.
Running optimization stage 1 on PLL_1 .......
Finished optimization stage 1 on PLL_1 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:1:7:1:10|Synthesizing module main in library work.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:28:5:28:20|Removing wire DDR_MEM_1_eclk_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:29:5:29:24|Removing wire DDR_MEM_1_sync_clk_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:30:5:30:24|Removing wire DDR_MEM_1_sync_rst_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:31:5:31:24|Removing wire DDR_MEM_1_pll_lock_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:32:5:32:26|Removing wire DDR_MEM_1_pll_refclk_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:33:5:33:25|Removing wire DDR_MEM_1_pll_rst_n_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:34:5:34:24|Removing wire DDR_MEM_1_pll_lock_o, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:36:5:36:27|Removing wire DDR_MEM_1_sync_update_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:37:11:37:36|Removing wire DDR_MEM_1_rd_clksel_dqs0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:38:11:38:36|Removing wire DDR_MEM_1_rd_clksel_dqs1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:39:11:39:29|Removing wire DDR_MEM_1_rd_dqs0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:40:11:40:29|Removing wire DDR_MEM_1_rd_dqs1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:41:5:41:22|Removing wire DDR_MEM_1_selclk_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:42:5:42:21|Removing wire DDR_MEM_1_pause_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:43:11:43:32|Removing wire DDR_MEM_1_dq_outen_n_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:44:12:44:32|Removing wire DDR_MEM_1_data_dqs0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:45:12:45:32|Removing wire DDR_MEM_1_data_dqs1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:56:11:56:38|Removing wire DDR_MEM_1_dqs_outen_n_dqs0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:57:11:57:38|Removing wire DDR_MEM_1_dqs_outen_n_dqs1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:58:11:58:26|Removing wire DDR_MEM_1_dqs0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:59:11:59:26|Removing wire DDR_MEM_1_dqs1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:60:11:60:30|Removing wire DDR_MEM_1_csn_din0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:61:11:61:30|Removing wire DDR_MEM_1_csn_din1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:62:12:62:32|Removing wire DDR_MEM_1_addr_din0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:63:12:63:32|Removing wire DDR_MEM_1_addr_din1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:64:11:64:29|Removing wire DDR_MEM_1_ba_din0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:65:11:65:29|Removing wire DDR_MEM_1_ba_din1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:66:5:66:25|Removing wire DDR_MEM_1_casn_din0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:67:5:67:25|Removing wire DDR_MEM_1_casn_din1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:68:5:68:25|Removing wire DDR_MEM_1_rasn_din0_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:69:5:69:25|Removing wire DDR_MEM_1_rasn_din1_i, as there is no assignment to it.
@W: CG360 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:70:5:70:24|Removing wire DDR_MEM_1_wen_din0_i, as there is no assignment to it.

Only the first 100 messages of id &apos;CG360&apos; are reported. To see all messages use &apos;report_messages -log C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synlog\Lattice_Project_1_impl_1_compiler.srr -id CG360&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG360} -count unlimited&apos; in the Tcl shell.
Running optimization stage 1 on main .......
Finished optimization stage 1 on main (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 2 on main .......
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:29:5:29:24|*Input DDR_MEM_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:30:5:30:24|*Input DDR_MEM_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:36:5:36:27|*Input DDR_MEM_1_sync_update_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:37:11:37:36|*Input DDR_MEM_1_rd_clksel_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:38:11:38:36|*Input DDR_MEM_1_rd_clksel_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:39:11:39:29|*Input DDR_MEM_1_rd_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:40:11:40:29|*Input DDR_MEM_1_rd_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:41:5:41:22|*Input DDR_MEM_1_selclk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:42:5:42:21|*Input DDR_MEM_1_pause_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:43:11:43:32|*Input DDR_MEM_1_dq_outen_n_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:44:12:44:32|*Input DDR_MEM_1_data_dqs0_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:45:12:45:32|*Input DDR_MEM_1_data_dqs1_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:56:11:56:38|*Input DDR_MEM_1_dqs_outen_n_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:57:11:57:38|*Input DDR_MEM_1_dqs_outen_n_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:58:11:58:26|*Input DDR_MEM_1_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:59:11:59:26|*Input DDR_MEM_1_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:60:11:60:30|*Input DDR_MEM_1_csn_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:61:11:61:30|*Input DDR_MEM_1_csn_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:62:12:62:32|*Input DDR_MEM_1_addr_din0_i[12:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:63:12:63:32|*Input DDR_MEM_1_addr_din1_i[12:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:64:11:64:29|*Input DDR_MEM_1_ba_din0_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:65:11:65:29|*Input DDR_MEM_1_ba_din1_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:66:5:66:25|*Input DDR_MEM_1_casn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:67:5:67:25|*Input DDR_MEM_1_casn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:68:5:68:25|*Input DDR_MEM_1_rasn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:69:5:69:25|*Input DDR_MEM_1_rasn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:70:5:70:24|*Input DDR_MEM_1_wen_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:71:5:71:24|*Input DDR_MEM_1_wen_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:72:11:72:30|*Input DDR_MEM_1_odt_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:73:11:73:30|*Input DDR_MEM_1_odt_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:74:11:74:30|*Input DDR_MEM_1_cke_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:75:11:75:30|*Input DDR_MEM_1_cke_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:93:5:93:26|*Input MIPI_DPHY_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:94:5:94:26|*Input MIPI_DPHY_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:96:5:96:29|*Input MIPI_DPHY_1_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:97:11:97:34|*Input MIPI_DPHY_1_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:98:5:98:29|*Input MIPI_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:99:11:99:35|*Input MIPI_DPHY_1_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:100:5:100:30|*Input MIPI_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:114:5:114:26|*Input MIPI_DPHY_1_pll_lock_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:122:5:122:25|*Input MIPI_DPHY_1_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:126:5:126:26|*Input MIPI_DPHY_2_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:127:5:127:26|*Input MIPI_DPHY_2_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:129:5:129:29|*Input MIPI_DPHY_2_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:130:11:130:34|*Input MIPI_DPHY_2_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:131:5:131:29|*Input MIPI_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:132:11:132:35|*Input MIPI_DPHY_2_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:133:5:133:30|*Input MIPI_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:137:5:137:26|*Input MIPI_DPHY_2_hs_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:138:12:138:35|*Input MIPI_DPHY_2_hs_tx_data_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:139:5:139:31|*Input MIPI_DPHY_2_hs_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:140:5:140:26|*Input MIPI_DPHY_2_lp_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:141:11:141:36|*Input MIPI_DPHY_2_lp_tx_data_p_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:142:11:142:36|*Input MIPI_DPHY_2_lp_tx_data_n_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:143:5:143:31|*Input MIPI_DPHY_2_lp_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:144:5:144:29|*Input MIPI_DPHY_2_lp_tx_clk_p_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:145:5:145:29|*Input MIPI_DPHY_2_lp_tx_clk_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:309:16:309:37|*Input MIPI_DPHY_2_usrstdby_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:310:15:310:35|*Input MIPI_DPHY_2_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:169:5:169:22|*Input I2C_DPHY_1_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:170:5:170:29|*Input I2C_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:171:5:171:28|*Input I2C_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:172:11:172:34|*Input I2C_DPHY_1_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:173:11:173:33|*Input I2C_DPHY_1_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:182:5:182:22|*Input I2C_DPHY_2_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:183:5:183:29|*Input I2C_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:184:5:184:28|*Input I2C_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:185:11:185:34|*Input I2C_DPHY_2_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:186:11:186:33|*Input I2C_DPHY_2_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v&quot;:195:5:195:16|*Input PLL_1_rstn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on main (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 2 on PLL_1 .......
Finished optimization stage 2 on PLL_1 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 2 on PLL_1_ipgen_lscc_pll_Z26_layer0 .......
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:262:10:262:20|Input usr_fbclk_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:286:10:286:20|Input refdetreset is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:299:10:299:19|Input apb_pclk_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:300:10:300:23|Input apb_preset_n_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:301:15:301:27|Input apb_penable_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:302:15:302:24|Input apb_psel_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:303:15:303:26|Input apb_pwrite_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:304:21:304:31|Input apb_paddr_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\PLL_1\PLL_1\rtl\PLL_1.v&quot;:305:21:305:32|Input apb_pwdata_i is unused.
Finished optimization stage 2 on PLL_1_ipgen_lscc_pll_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 2 on I2C_DPHY_2 .......
Finished optimization stage 2 on I2C_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm .......
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 .......
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 150MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_sclk_gen .......
Extracted state machine for register sclk_state_r
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1 .......
Finished optimization stage 2 on I2C_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on pmi_fifo_Z18_layer0 .......
Finished optimization stage 2 on pmi_fifo_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on lscc_fifo_Z17_layer0 .......
Finished optimization stage 2 on lscc_fifo_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on lscc_soft_fifo_Z16_layer0 .......
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:2904:30:2904:45|Input almost_full_th_i is unused.
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:2905:30:2905:49|Input almost_full_clr_th_i is unused.
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:2906:30:2906:46|Input almost_empty_th_i is unused.
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:2907:30:2907:50|Input almost_empty_clr_th_i is unused.
Finished optimization stage 2 on lscc_soft_fifo_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on lscc_fifo_main_Z15_layer0 .......
Finished optimization stage 2 on lscc_fifo_main_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:259:26:259:30|Input clk_i is unused.
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:260:26:260:30|Input rst_i is unused.
Finished optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on pmi_fifo_Z14_layer0 .......
Finished optimization stage 2 on pmi_fifo_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on lscc_fifo_Z13_layer0 .......
Finished optimization stage 2 on lscc_fifo_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on lscc_soft_fifo_Z12_layer0 .......
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:2904:30:2904:45|Input almost_full_th_i is unused.
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:2905:30:2905:49|Input almost_full_clr_th_i is unused.
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:2906:30:2906:46|Input almost_empty_th_i is unused.
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:2907:30:2907:50|Input almost_empty_clr_th_i is unused.
Finished optimization stage 2 on lscc_soft_fifo_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on lscc_fifo_main_Z11_layer0 .......
Finished optimization stage 2 on lscc_fifo_main_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on lscc_fifo_fwft_fabric_reg_0s_8s .......
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:259:26:259:30|Input clk_i is unused.
@N: CL159 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:260:26:260:30|Input rst_i is unused.
Finished optimization stage 2 on lscc_fifo_fwft_fabric_reg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm .......
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 .......
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_sclk_gen .......
Extracted state machine for register sclk_state_r
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on MIPI_DPHY_2 .......
Finished optimization stage 2 on MIPI_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s .......
@W: CL260 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[30] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[29] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[28] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[27] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[26] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[25] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[24] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[23] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[22] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[21] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[20] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[19] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[18] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[17] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[16] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[15] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[14] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[13] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[12] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[11] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[10] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[9] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[8] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[7] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[6] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[5] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[4] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[3] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[2] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Register bit count[1] is always 0.
@W: CL279 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:327:4:327:9|Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 .......
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1779:15:1779:25|Input pll_clkop_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1780:15:1780:25|Input pll_clkos_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1781:15:1781:24|Input pll_lock_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1783:15:1783:24|Input hs_tx_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1784:15:1784:28|Input hs_tx_clk_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1788:15:1788:24|Input lp_tx_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1789:34:1789:47|Input lp_tx_data_p_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1790:34:1790:47|Input lp_tx_data_n_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1791:15:1791:29|Input lp_tx_data_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1792:15:1792:27|Input lp_tx_clk_p_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1793:15:1793:27|Input lp_tx_clk_n_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1795:15:1795:24|Input lp_rx_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:1801:15:1801:28|Input txclk_hsgate_i is unused.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 .......
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5503:15:5503:28|Input hs_rx_clk_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5504:15:5504:29|Input hs_rx_data_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5505:15:5505:24|Input hs_rx_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v&quot;:5506:15:5506:30|Input hs_data_des_en_i is unused.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on MIPI_DPHY_1 .......
Finished optimization stage 2 on MIPI_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s .......
@W: CL260 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[30] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[29] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[28] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[27] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[26] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[25] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[24] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[23] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[22] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[21] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[20] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[19] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[18] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[17] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[16] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[15] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[14] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[13] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[12] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[11] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[10] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[9] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[8] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[7] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[6] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[5] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[4] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[3] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[2] is always 0.
@N: CL189 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Register bit count[1] is always 0.
@W: CL279 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:307:4:307:9|Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 .......
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:684:15:684:27|Input lmmi_resetn_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:693:15:693:24|Input pll_lock_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:695:15:695:28|Input hs_rx_clk_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:696:15:696:29|Input hs_rx_data_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:697:15:697:30|Input hs_data_des_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:698:15:698:24|Input hs_rx_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:702:15:702:24|Input lp_rx_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:708:15:708:24|Input lp_tx_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:709:15:709:28|Input lp_tx_data_p_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:710:15:710:28|Input lp_tx_data_n_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:711:15:711:29|Input lp_tx_data_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:712:15:712:27|Input lp_tx_clk_p_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:713:15:713:27|Input lp_tx_clk_n_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:717:15:717:24|Input usrstdby_i is unused.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 .......
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:5478:15:5478:24|Input hs_tx_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:5479:15:5479:28|Input hs_tx_clk_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:5480:36:5480:47|Input hs_tx_data_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:5481:15:5481:29|Input hs_tx_data_en_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:5503:15:5503:25|Input pll_clkop_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:5504:15:5504:25|Input pll_clkos_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v&quot;:5517:15:5517:28|Input txclk_hsgate_i is unused.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DDR_MEM_1 .......
Finished optimization stage 2 on DDR_MEM_1 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on ODDRX2 .......
Finished optimization stage 2 on ODDRX2 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on ODDRX1 .......
Finished optimization stage 2 on ODDRX1 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 .......
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:2564:10:2564:15|Input eclk_i is unused.
Finished optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on OSHX2 .......
Finished optimization stage 2 on OSHX2 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on ODDRX2DQ .......
Finished optimization stage 2 on ODDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on IDDRX2DQ .......
Finished optimization stage 2 on IDDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DELAYB .......
Finished optimization stage 2 on DELAYB (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on TSHX2DQS .......
Finished optimization stage 2 on TSHX2DQS (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on TSHX2DQ .......
Finished optimization stage 2 on TSHX2DQ (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on ODDRX2DQS .......
Finished optimization stage 2 on ODDRX2DQS (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 .......
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:1240:34:1240:44|Input data_mask_i is unused.
Finished optimization stage 2 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DQSBUF .......
Finished optimization stage 2 on DQSBUF (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 .......
@N: CL201 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3517:4:3517:9|Trying to extract state machine for register delay_st_r.
Extracted state machine for register delay_st_r
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3114:10:3114:21|Input pll_refclk_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3115:10:3115:20|Input pll_rst_n_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3128:10:3128:20|Input pause_cmd_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3129:41:3129:44|Input ca_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3151:35:3151:45|Input data_dqs2_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3152:35:3152:45|Input data_dqs3_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3153:35:3153:45|Input data_dqs4_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3154:35:3154:45|Input data_dqs5_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3155:35:3155:45|Input data_dqs6_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3156:35:3156:45|Input data_dqs7_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3157:35:3157:45|Input data_dqs8_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3160:34:3160:49|Input data_mask_dqs2_i is unused.
@N: CL159 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3161:34:3161:49|Input data_mask_dqs3_i is unused.

Only the first 100 messages of id &apos;CL159&apos; are reported. To see all messages use &apos;report_messages -log C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synlog\Lattice_Project_1_impl_1_compiler.srr -id CL159&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL159} -count unlimited&apos; in the Tcl shell.
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3349:10:3349:16|Inout dqs2_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3350:10:3350:16|Inout dqs3_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3351:10:3351:16|Inout dqs4_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3352:10:3352:16|Inout dqs5_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3353:10:3353:16|Inout dqs6_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3354:10:3354:16|Inout dqs7_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3355:10:3355:16|Inout dqs8_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3358:16:3358:25|Inout dq_dqs2_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3359:16:3359:25|Inout dq_dqs3_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3360:16:3360:25|Inout dq_dqs4_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3361:16:3361:25|Inout dq_dqs5_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3362:16:3362:25|Inout dq_dqs6_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3363:16:3363:25|Inout dq_dqs7_io is unused
@W: CL158 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:3364:16:3364:25|Inout dq_dqs8_io is unused
Finished optimization stage 2 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_common_logic_2s_2 .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_common_logic_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DDRDLL .......
Finished optimization stage 2 on DDRDLL (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_mem_sync .......
@N: CL201 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:778:4:778:9|Trying to extract state machine for register flag.
Extracted state machine for register flag
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :&quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v&quot;:778:4:778:9|Trying to extract state machine for register cs_memsync.
Extracted state machine for register cs_memsync
State machine has 9 reachable states with original encodings of:
   000010
   000011
   000100
   000101
   000110
   000111
   100010
   110010
   111010
Finished optimization stage 2 on DDR_MEM_1_ipgen_mem_sync (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on ECLKSYNC .......
Finished optimization stage 2 on ECLKSYNC (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)
Running optimization stage 2 on ECLKDIV .......
Finished optimization stage 2 on ECLKDIV (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 151MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:15s; Memory used current: 149MB peak: 151MB)


Process completed successfully.
# Mon Oct  2 17:36:01 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 100MB peak: 100MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime

Process completed successfully.
# Mon Oct  2 17:36:06 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synwork\Lattice_Project_1_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:24s; Memory used current: 23MB peak: 24MB)

Process took 0h:01m:26s realtime, 0h:01m:24s cputime

Process completed successfully.
# Mon Oct  2 17:36:06 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
File C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synwork\Lattice_Project_1_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 104MB peak: 104MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Mon Oct  2 17:36:13 2023

###########################################################]
# Mon Oct  2 17:36:13 2023


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 070R, Built Jun  8 2023 11:14:23, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 122MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 131MB peak: 136MB)

Reading constraint file: C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\Lattice_Project_1_impl_1_cpe.ldc
@W: MT536 |Found constraint file with both legacy-style and FPGA timing constraints. 
@L: C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\Lattice_Project_1_impl_1_scck.rpt 
See clock summary report &quot;C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\Lattice_Project_1_impl_1_scck.rpt&quot;
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 144MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 145MB)


Start loading timing files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 157MB)


Finished loading timing files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 159MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value &quot;00000000&quot; on instance mem_LUT\.mem_reg\.async\.data_buff_r[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 209MB peak: 209MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 209MB peak: 210MB)

@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1239:11:1239:14|Tristate driver dm_o (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) on net dm_o (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1239:11:1239:14|Tristate driver dm_o (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) on net dm_o (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1:1:1:2|Tristate driver burst_detect_dqs2_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs2_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1:1:1:2|Tristate driver burst_detect_dqs3_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs3_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1:1:1:2|Tristate driver burst_detect_dqs4_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs4_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1:1:1:2|Tristate driver burst_detect_dqs5_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs5_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1:1:1:2|Tristate driver burst_detect_dqs6_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs6_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1:1:1:2|Tristate driver burst_detect_dqs7_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs7_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1:1:1:2|Tristate driver burst_detect_dqs8_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs8_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v&quot;:1:1:1:2|Tristate driver burst_detect_sclk_dqs2_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_sclk_dqs2_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 209MB peak: 210MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 209MB peak: 210MB)

@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[0\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[1\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[2\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[3\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[4\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[5\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[6\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[7\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[0\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[1\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[2\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[3\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[4\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[5\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[6\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1472:29:1472:41|Removing instance DQ_BLOCK\[7\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[0\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[1\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[2\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[3\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[4\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[5\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[6\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[7\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[0\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[1\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[2\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[3\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[4\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[5\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[6\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1467:41:1467:48|Removing instance DQ_BLOCK\[7\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.
Encoding state machine cs_memsync[8:0] (in view: work.DDR_MEM_1_ipgen_mem_sync(verilog))
original code -&gt; new code
   000010 -&gt; 000000001
   000011 -&gt; 000000010
   000100 -&gt; 000000100
   000101 -&gt; 000001000
   000110 -&gt; 000010000
   000111 -&gt; 000100000
   100010 -&gt; 001000000
   110010 -&gt; 010000000
   111010 -&gt; 100000000
Encoding state machine flag[2:0] (in view: work.DDR_MEM_1_ipgen_mem_sync(verilog))
original code -&gt; new code
   00 -&gt; 00
   01 -&gt; 01
   10 -&gt; 10
Encoding state machine delay_st_r[2:0] (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog))
original code -&gt; new code
   00 -&gt; 00
   01 -&gt; 01
   10 -&gt; 10
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_1_ipgen_lscc_sclk_gen(verilog))
original code -&gt; new code
   0001 -&gt; 00
   0010 -&gt; 01
   0100 -&gt; 10
   1000 -&gt; 11
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0(verilog))
original code -&gt; new code
   000 -&gt; 0000001
   001 -&gt; 0000010
   010 -&gt; 0000100
   011 -&gt; 0001000
   100 -&gt; 0010000
   101 -&gt; 0100000
   110 -&gt; 1000000
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3(verilog))
original code -&gt; new code
   00 -&gt; 00
   01 -&gt; 01
   10 -&gt; 10
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm(verilog))
original code -&gt; new code
   0000 -&gt; 000000000001
   0001 -&gt; 000000000010
   0010 -&gt; 000000000100
   0011 -&gt; 000000001000
   0100 -&gt; 000000010000
   0101 -&gt; 000000100000
   0110 -&gt; 000001000000
   0111 -&gt; 000010000000
   1000 -&gt; 000100000000
   1001 -&gt; 001000000000
   1010 -&gt; 010000000000
   1011 -&gt; 100000000000
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm(verilog))
original code -&gt; new code
   0000 -&gt; 0000000001
   0001 -&gt; 0000000010
   0010 -&gt; 0000000100
   0011 -&gt; 0000001000
   0100 -&gt; 0000010000
   0101 -&gt; 0000100000
   0110 -&gt; 0001000000
   0111 -&gt; 0010000000
   1000 -&gt; 0100000000
   1001 -&gt; 1000000000
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm(verilog))
original code -&gt; new code
   0000 -&gt; 0000000001
   0001 -&gt; 0000000010
   0010 -&gt; 0000000100
   0011 -&gt; 0000001000
   0100 -&gt; 0000010000
   0101 -&gt; 0000100000
   0110 -&gt; 0001000000
   0111 -&gt; 0010000000
   1000 -&gt; 0100000000
   1001 -&gt; 1000000000
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_2_ipgen_lscc_sclk_gen(verilog))
original code -&gt; new code
   0001 -&gt; 00
   0010 -&gt; 01
   0100 -&gt; 10
   1000 -&gt; 11
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0(verilog))
original code -&gt; new code
   000 -&gt; 0000001
   001 -&gt; 0000010
   010 -&gt; 0000100
   011 -&gt; 0001000
   100 -&gt; 0010000
   101 -&gt; 0100000
   110 -&gt; 1000000
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3(verilog))
original code -&gt; new code
   00 -&gt; 00
   01 -&gt; 01
   10 -&gt; 10
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm(verilog))
original code -&gt; new code
   0000 -&gt; 000000000001
   0001 -&gt; 000000000010
   0010 -&gt; 000000000100
   0011 -&gt; 000000001000
   0100 -&gt; 000000010000
   0101 -&gt; 000000100000
   0110 -&gt; 000001000000
   0111 -&gt; 000010000000
   1000 -&gt; 000100000000
   1001 -&gt; 001000000000
   1010 -&gt; 010000000000
   1011 -&gt; 100000000000
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm(verilog))
original code -&gt; new code
   0000 -&gt; 0000000001
   0001 -&gt; 0000000010
   0010 -&gt; 0000000100
   0011 -&gt; 0000001000
   0100 -&gt; 0000010000
   0101 -&gt; 0000100000
   0110 -&gt; 0001000000
   0111 -&gt; 0010000000
   1000 -&gt; 0100000000
   1001 -&gt; 1000000000
Encoding state machine &lt;encrypted&gt; (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm(verilog))
original code -&gt; new code
   0000 -&gt; 0000000001
   0001 -&gt; 0000000010
   0010 -&gt; 0000000100
   0011 -&gt; 0000001000
   0100 -&gt; 0000010000
   0101 -&gt; 0000100000
   0110 -&gt; 0001000000
   0111 -&gt; 0010000000
   1000 -&gt; 0100000000
   1001 -&gt; 1000000000

Starting clock optimization report phase (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 215MB peak: 215MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 216MB peak: 216MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=84 on top level netlist main 

Finished netlist restructuring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 216MB peak: 217MB)

Some data will not be shown as it is part of encrypted module


Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     588  
                                                                                                                                              
0 -       main|DDR_MEM_1_sync_clk_i_inferred_clock                    200.0 MHz     5.000         inferred     Inferred_clkgroup_0_5     17   
                                                                                                                                              
0 -       DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     8    
                                                                                                                                              
0 -       main|MIPI_DPHY_1_sync_clk_i_inferred_clock                  200.0 MHz     5.000         inferred     Inferred_clkgroup_0_4     2    
                                                                                                                                              
0 -       main|MIPI_DPHY_2_sync_clk_i_inferred_clock                  200.0 MHz     5.000         inferred     Inferred_clkgroup_0_3     2    
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                                                          Clock Pin                                                                                                            Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                                                             Seq Example                                                                                                          Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                                                               -                                                                                                                    -                 -            
                                                                                                                                                                                                                                                                                                          
PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock      588       PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOP(PLL)                    -                                                                                                                    -                 -            
                                                                                                                                                                                                                                                                                                          
main|DDR_MEM_1_sync_clk_i_inferred_clock                    17        DDR_MEM_1_sync_clk_i.OUT[0](tri)                                                DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.lock_d2.C                                               -                 -            
                                                                                                                                                                                                                                                                                                          
DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     8         DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.DIVOUT(ECLKDIV)     DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[3:0].C                                                                 -                 -            
                                                                                                                                                                                                                                                                                                          
main|MIPI_DPHY_1_sync_clk_i_inferred_clock                  2         MIPI_DPHY_1_sync_clk_i.OUT[0](tri)                                              MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER\.lscc_mipi_wrapper_rx.HARD_IP\.CIL\.u_clock_divider.clk_r.C            -                 -            
                                                                                                                                                                                                                                                                                                          
main|MIPI_DPHY_2_sync_clk_i_inferred_clock                  2         MIPI_DPHY_2_sync_clk_i.OUT[0](tri)                                              MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER\.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER\.u_clock_divider.clk_r.C     -                 -            
==========================================================================================================================================================================================================================================================================================================

@W: MT530 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Found inferred clock DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock which controls 8 sequential elements including DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\mipi_dphy_2\rtl\mipi_dphy_2.v&quot;:327:4:327:9|Found inferred clock main|MIPI_DPHY_2_sync_clk_i_inferred_clock which controls 2 sequential elements including MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER\.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER\.u_clock_divider.count[0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\mipi_dphy_1\rtl\mipi_dphy_1.v&quot;:307:4:307:9|Found inferred clock main|MIPI_DPHY_1_sync_clk_i_inferred_clock which controls 2 sequential elements including MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER\.lscc_mipi_wrapper_rx.HARD_IP\.CIL\.u_clock_divider.count[0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Found inferred clock main|DDR_MEM_1_sync_clk_i_inferred_clock which controls 17 sequential elements including DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.flag[1]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 582 clock pin(s) of sequential element(s)
0 instances converted, 582 sequential instances remain driven by gated/generated clocks

================================================================================================ Gated/Generated Clocks ================================================================================================
Clock Tree ID     Driving Element                                                        Drive Element Type     Unconverted Fanout     Sample Instance                                    Explanation                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_31      PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOP                PLL                    574                    ENCRYPTED                                          Clock Optimization not enabled
@KP:ckid0_32      DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.DIVOUT     ECLKDIV                8                      DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1]     Clock Optimization not enabled
========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 215MB peak: 217MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 215MB peak: 217MB)


Finished constraint checker (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 217MB peak: 217MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 125MB peak: 217MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime
# Mon Oct  2 17:36:27 2023

###########################################################]
Map &amp; Optimize Report

# Mon Oct  2 17:36:28 2023


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 070R, Built Jun  8 2023 11:14:23, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 122MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 136MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 136MB)


Start loading timing files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 140MB peak: 140MB)


Finished loading timing files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 141MB peak: 143MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 204MB peak: 204MB)

@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1239:11:1239:14|Tristate driver dm_o (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0(verilog)) on net dm_o (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3373:17:3373:27|Tristate driver dqwl_dqs8_o_1 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_1 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3373:17:3373:27|Tristate driver dqwl_dqs8_o_2 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_2 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3373:17:3373:27|Tristate driver dqwl_dqs8_o_3 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_3 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3373:17:3373:27|Tristate driver dqwl_dqs8_o_4 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_4 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3373:17:3373:27|Tristate driver dqwl_dqs8_o_5 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_5 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3373:17:3373:27|Tristate driver dqwl_dqs8_o_6 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_6 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3373:17:3373:27|Tristate driver dqwl_dqs8_o_7 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_7 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3373:17:3373:27|Tristate driver dqwl_dqs8_o_8 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_8 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3372:17:3372:27|Tristate driver dqwl_dqs7_o_1 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs7_o_1 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 210MB peak: 210MB)

@W: MO197 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Removing FSM register DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1] (in view view:work.main(verilog)) because its output is a constant.
@W: MO197 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Removing FSM register DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[0] (in view view:work.main(verilog)) because its output is a constant.
@W: MO129 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\mipi_dphy_1\rtl\mipi_dphy_1.v&quot;:307:4:307:9|Sequential instance MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_clock_divider.clk_r is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\mipi_dphy_1\rtl\mipi_dphy_1.v&quot;:307:4:307:9|Sequential instance MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_clock_divider.count[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\mipi_dphy_2\rtl\mipi_dphy_2.v&quot;:327:4:327:9|Sequential instance MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER.u_clock_divider.clk_r is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\mipi_dphy_2\rtl\mipi_dphy_2.v&quot;:327:4:327:9|Sequential instance MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER.u_clock_divider.count[0] is reduced to a combinational gate by constant propagation.
@W: MO161 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Register bit DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1] (in view view:work.main(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.init_load_n_r (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:3517:4:3517:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.init_move_r (in view: work.main(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:38s; Memory used current: 212MB peak: 212MB)

@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[6] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[5] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[4] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[3] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[2] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[1] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[0] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:760:4:760:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.lock_d1 (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.dll_rst (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:760:4:760:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.lock_d2 (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[8] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[7] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.flag[1] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:778:4:778:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.flag[0] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:992:4:992:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.count[2] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:992:4:992:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.count[1] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:992:4:992:9|Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.count[0] (in view: work.main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:38s; Memory used current: 215MB peak: 215MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:38s; Memory used current: 216MB peak: 216MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:39s; Memory used current: 216MB peak: 217MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 216MB peak: 217MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:40s; Memory used current: 216MB peak: 217MB)


Finished preparing to map (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:40s; Memory used current: 216MB peak: 217MB)


Finished technology mapping (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 216MB peak: 217MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:41s		     1.95ns		   0 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:41s; Memory used current: 216MB peak: 217MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:42s; Memory used current: 217MB peak: 217MB)

@N: MT611 :|Automatically generated clock main|MIPI_DPHY_2_sync_clk_i_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock main|MIPI_DPHY_1_sync_clk_i_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock main|DDR_MEM_1_sync_clk_i_inferred_clock is not used and is being removed

Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:42s; Memory used current: 217MB peak: 218MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:42s; Memory used current: 217MB peak: 218MB)


Start Writing Netlists (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:44s; Memory used current: 156MB peak: 218MB)

Writing Analyst data base C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synwork\Lattice_Project_1_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:45s; Memory used current: 206MB peak: 218MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:47s; Memory used current: 207MB peak: 218MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :|Clock main|MIPI_DPHY_2_sync_clk_i_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW150 :|Clock main|MIPI_DPHY_1_sync_clk_i_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW150 :|Clock main|DDR_MEM_1_sync_clk_i_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:47s; Memory used current: 207MB peak: 218MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:48s; Memory used current: 207MB peak: 218MB)


Start final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:49s; Memory used current: 206MB peak: 218MB)

@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\pll_1\pll_1\rtl\pll_1.v&quot;:1301:67:1301:71|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\mipi_dphy_2\rtl\mipi_dphy_2.v&quot;:2331:65:2331:77|Blackbox DPHY_Z9_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\mipi_dphy_1\rtl\mipi_dphy_1.v&quot;:1205:69:1205:78|Blackbox DPHY_Z6_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:2948:27:2948:37|Blackbox ODDRX2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:2942:41:2942:48|Blackbox DELAYB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:2815:27:2815:38|Blackbox ODDRX1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:2449:26:2449:36|Blackbox OSHX2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1490:29:1490:41|Blackbox ODDRX2DQ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1411:29:1411:38|Blackbox TSHX2DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1398:28:1398:36|Blackbox TSHX2DQ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1349:30:1349:40|Blackbox ODDRX2DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1299:55:1299:63|Blackbox DQSBUF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1070:60:1070:68|Blackbox DDRDLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1053:35:1053:45|Blackbox ECLKSYNC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;c:\users\timot\documents\programming\fpga-accelerator\software\lattice_project_1\ip\ddr_mem_1\ddr_mem_1\rtl\ddr_mem_1.v&quot;:1047:30:1047:39|Blackbox ECLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_1_inst.lscc_pll_inst.PLL_1_clkop_o.
@W: MT420 |Found inferred clock DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.sclk_o.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Oct  2 17:37:19 2023
#


Top view:               main
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\Lattice_Project_1_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.949

                                                            Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     200.0 MHz     NA            5.000         NA            NA        inferred     Inferred_clkgroup_0_2
PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock      200.0 MHz     NA            5.000         NA            NA        inferred     Inferred_clkgroup_0_1
System                                                      200.0 MHz     327.8 MHz     5.000         3.051         1.949     system       system_clkgroup      
================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
System    System  |  5.000       1.949  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: &apos;No paths&apos; indicates there are no paths in the design for that pair of clock edges.
       &apos;Diff grp&apos; indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                           Starting                                                   Arrival          
Instance                                                                                                                   Reference     Type          Pin         Net                Time        Slack
                                                                                                                           Clock                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS                                   System        ODDRX2DQS     Q           dqs_o_w            0.000       1.949
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS                                    System        ODDRX2DQS     Q           dqs_o_w            0.000       1.949
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_oddrx2_4_ck.DDR_CLK\[0\]\.DDR_CLK_X2\.u_ck_ODDRX2      System        ODDRX2        Q           q_out_clk_w[0]     0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_moshx2_4_csn.DDR_CSN\[0\]\.DDR_CSN_X2\.u_CSN_OSHX2     System        OSHX2         Q           q_out_csn_w[0]     0.000       5.000
PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL                                                                          System        PLL           CLKOS       PLL_1_clkos_o      0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL                                                                 System        DDRDLL        CODE[0]     code_w[0]          0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL                                                                 System        DDRDLL        CODE[1]     code_w[1]          0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL                                                                 System        DDRDLL        CODE[2]     code_w[2]          0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL                                                                 System        DDRDLL        CODE[3]     code_w[3]          0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL                                                                 System        DDRDLL        CODE[4]     code_w[4]          0.000       5.000
=======================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                           Starting                                                Required          
Instance                                                                                                                   Reference     Type          Pin      Net                Time         Slack
                                                                                                                           Clock                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.u0_DQSBUF                                                         System        DQSBUF        DQSI     dqs_bb_out_w       5.000        1.949
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.u0_DQSBUF                                                        System        DQSBUF        DQSI     dqs_bb_out_w       5.000        1.949
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_oddrx2_4_ck.DDR_CLK\[0\]\.DDR_CLK_X2\.u_ck_ODDRX2      System        ODDRX2        ECLK     eclkout_w          5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_oddrx2_4_ck.DDR_CLK\[0\]\.u_DELAYB                     System        DELAYB        A        q_out_clk_w[0]     5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_moshx2_4_csn.DDR_CSN\[0\]\.DDR_CSN_X2\.u_CSN_OSHX2     System        OSHX2         ECLK     eclkout_w          5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_moshx2_4_csn.DDR_CSN\[0\]\.u_DELAYB                    System        DELAYB        A        q_out_csn_w[0]     5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS                                   System        ODDRX2DQS     DQSW     dqswout_w          5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS                                    System        ODDRX2DQS     DQSW     dqswout_w          5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS                                    System        ODDRX2DQS     ECLK     eclkout_w          5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS                                   System        ODDRX2DQS     ECLK     eclkout_w          5.000        5.000
=====================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      3.051
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     1.949

    Number of logic level(s):                1
    Starting point:                          DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS / Q
    Ending point:                            DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.u0_DQSBUF / DQSI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS     ODDRX2DQS     Q        Out     0.000     0.000 r     -         
dqs_o_w                                                                                      Net           -        -       -         -           1         
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DQS_BLOCK\.u_DQS_BB                BB            I        In      0.000     0.000 r     -         
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DQS_BLOCK\.u_DQS_BB                BB            O        Out     3.051     3.051 r     -         
dqs_bb_out_w                                                                                 Net           -        -       -         -           1         
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.u0_DQSBUF                          DQSBUF        DQSI     In      0.000     3.051 r     -         
============================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:49s; Memory used current: 207MB peak: 218MB)


Finished timing report (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:49s; Memory used current: 207MB peak: 218MB)

---------------------------------------
Resource Usage Report
Part: lifcl_40-7

Register bits: 0 of 32256 (0%)
PIC Latch:       0
I/O cells:       46


Details:
BB:             23
DDRDLL:         1
DELAYB:         2
DPHY:           1
DPHY:           1
DQSBUF:         2
ECLKDIV:        1
ECLKSYNC:       1
GSR:            1
OB:             23
ODDRX1:         21
ODDRX2:         1
ODDRX2DQ:       16
ODDRX2DQS:      2
OSHX2:          1
PLL:            1
TSHX2DQ:        2
TSHX2DQS:       2
VHI:            23
VLO:            23

Resource Usage inside macros:
Registers: 0
LUTs: 0
EBRs: 0
LRAMs: 0
DSPs: 0
Distributed RAMs: 0
Carry Chains: 0
Blackboxes: 0

Mapping Summary:
Total number of registers: 0 + 0 = 0 of 32256 (0.00%)
Total number of LUTs: 0 + 0 = 0 
Total number of EBRs: 0 + 0 = 0 of 84 (0.00%)
Total number of LRAMs: 0 + 0 = 0 of 2 (0.00%)
Total number of DSPs: 0 + 0 = 0 of 56 (0.00%)
Total number of Distributed RAMs: 0 + 0 = 0 
Total number of Carry Chains: 0 + 0 = 0 
Total number of BlackBoxes: 102 + 0 = 102 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:49s; Memory used current: 71MB peak: 218MB)

Process took 0h:00m:52s realtime, 0h:00m:50s cputime
# Mon Oct  2 17:37:20 2023

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

