\hypertarget{group___r_c_c___flag}{}\doxysection{Flags}
\label{group___r_c_c___flag}\index{Flags@{Flags}}
Collaboration diagram for Flags\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=283pt]{group___r_c_c___flag}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c_ex___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\+\_\+\+FLAG\+\_\+\+HSERDY}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c_ex___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c_ex___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{RCC\+\_\+\+FLAG\+\_\+\+PINRST}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}{RCC\+\_\+\+FLAG\+\_\+\+PORRST}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d531dd5cf68eb67b1bce22ceddaac4}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{RCC\+\_\+\+FLAG\+\_\+\+SFTRST}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f}{RCC\+\_\+\+FLAG\+\_\+\+IWDGRST}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7}{RCC\+\_\+\+FLAG\+\_\+\+WWDGRST}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga67049531354aed7546971163d02c9920}{RCC\+\_\+\+FLAG\+\_\+\+LPWRRST}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\+\_\+\+FLAG\+\_\+\+LSERDY}}~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_ga114b3e5b2a2cdb5d85f65511fe085a6d}{BDCR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Elements values convention\+: XXXYYYYYb
\begin{DoxyItemize}
\item YYYYY \+: Flag position in the register
\item XXX \+: Register index
\begin{DoxyItemize}
\item 001\+: CR register
\item 010\+: BDCR register
\item 011\+: CSR register 
\end{DoxyItemize}
\end{DoxyItemize}

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}\label{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}} 
\index{Flags@{Flags}!RCC\_FLAG\_HSERDY@{RCC\_FLAG\_HSERDY}}
\index{RCC\_FLAG\_HSERDY@{RCC\_FLAG\_HSERDY}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_HSERDY}{RCC\_FLAG\_HSERDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+HSERDY~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c_ex___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}}))}

External High Speed clock ready flag 

Definition at line 287 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}\label{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}} 
\index{Flags@{Flags}!RCC\_FLAG\_HSIRDY@{RCC\_FLAG\_HSIRDY}}
\index{RCC\_FLAG\_HSIRDY@{RCC\_FLAG\_HSIRDY}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_HSIRDY}{RCC\_FLAG\_HSIRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+HSIRDY~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c_ex___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}}))}

Internal High Speed clock ready flag 

Definition at line 286 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f}\label{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f}} 
\index{Flags@{Flags}!RCC\_FLAG\_IWDGRST@{RCC\_FLAG\_IWDGRST}}
\index{RCC\_FLAG\_IWDGRST@{RCC\_FLAG\_IWDGRST}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_IWDGRST}{RCC\_FLAG\_IWDGRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+IWDGRST~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}}))}

Independent Watchdog reset flag 

Definition at line 295 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_ga67049531354aed7546971163d02c9920}\label{group___r_c_c___flag_ga67049531354aed7546971163d02c9920}} 
\index{Flags@{Flags}!RCC\_FLAG\_LPWRRST@{RCC\_FLAG\_LPWRRST}}
\index{RCC\_FLAG\_LPWRRST@{RCC\_FLAG\_LPWRRST}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_LPWRRST}{RCC\_FLAG\_LPWRRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+LPWRRST~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}}))}

Low-\/\+Power reset flag 

Definition at line 297 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}\label{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}} 
\index{Flags@{Flags}!RCC\_FLAG\_LSERDY@{RCC\_FLAG\_LSERDY}}
\index{RCC\_FLAG\_LSERDY@{RCC\_FLAG\_LSERDY}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_LSERDY}{RCC\_FLAG\_LSERDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+LSERDY~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_ga114b3e5b2a2cdb5d85f65511fe085a6d}{BDCR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}}))}

External Low Speed oscillator Ready 

Definition at line 300 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}\label{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}} 
\index{Flags@{Flags}!RCC\_FLAG\_LSIRDY@{RCC\_FLAG\_LSIRDY}}
\index{RCC\_FLAG\_LSIRDY@{RCC\_FLAG\_LSIRDY}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_LSIRDY}{RCC\_FLAG\_LSIRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+LSIRDY~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}}))}

Internal Low Speed oscillator Ready 

Definition at line 291 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}\label{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}} 
\index{Flags@{Flags}!RCC\_FLAG\_PINRST@{RCC\_FLAG\_PINRST}}
\index{RCC\_FLAG\_PINRST@{RCC\_FLAG\_PINRST}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_PINRST}{RCC\_FLAG\_PINRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+PINRST~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}}))}

PIN reset flag 

Definition at line 292 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}\label{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}} 
\index{Flags@{Flags}!RCC\_FLAG\_PLLRDY@{RCC\_FLAG\_PLLRDY}}
\index{RCC\_FLAG\_PLLRDY@{RCC\_FLAG\_PLLRDY}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_PLLRDY}{RCC\_FLAG\_PLLRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+PLLRDY~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c_ex___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}}))}

PLL clock ready flag 

Definition at line 288 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}\label{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}} 
\index{Flags@{Flags}!RCC\_FLAG\_PORRST@{RCC\_FLAG\_PORRST}}
\index{RCC\_FLAG\_PORRST@{RCC\_FLAG\_PORRST}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_PORRST}{RCC\_FLAG\_PORRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+PORRST~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d531dd5cf68eb67b1bce22ceddaac4}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}}))}

POR/\+PDR reset flag 

Definition at line 293 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}\label{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}} 
\index{Flags@{Flags}!RCC\_FLAG\_SFTRST@{RCC\_FLAG\_SFTRST}}
\index{RCC\_FLAG\_SFTRST@{RCC\_FLAG\_SFTRST}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_SFTRST}{RCC\_FLAG\_SFTRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+SFTRST~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}}))}

Software Reset flag 

Definition at line 294 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7}\label{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7}} 
\index{Flags@{Flags}!RCC\_FLAG\_WWDGRST@{RCC\_FLAG\_WWDGRST}}
\index{RCC\_FLAG\_WWDGRST@{RCC\_FLAG\_WWDGRST}!Flags@{Flags}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_WWDGRST}{RCC\_FLAG\_WWDGRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+WWDGRST~((uint8\+\_\+t)((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}}))}

Window watchdog reset flag 

Definition at line 296 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

