
Door-Locker-Security-System-Control-ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002702  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  00800060  00002702  00002796  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  00800178  00800178  000028ae  2**0
                  ALLOC
  3 .stab         000029ac  00000000  00000000  000028b0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001924  00000000  00000000  0000525c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00006b80  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001b6  00000000  00000000  00006ce0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001f0d  00000000  00000000  00006e96  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010d2  00000000  00000000  00008da3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001030  00000000  00000000  00009e75  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000aea8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002e6  00000000  00000000  0000b028  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008f6  00000000  00000000  0000b30e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000bc04  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 80 0a 	jmp	0x1500	; 0x1500 <__vector_3>
      10:	0c 94 4d 0a 	jmp	0x149a	; 0x149a <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 1a 0a 	jmp	0x1434	; 0x1434 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 e7 09 	jmp	0x13ce	; 0x13ce <__vector_8>
      24:	0c 94 81 09 	jmp	0x1302	; 0x1302 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 b4 09 	jmp	0x1368	; 0x1368 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e0       	ldi	r30, 0x02	; 2
      68:	f7 e2       	ldi	r31, 0x27	; 39
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 38       	cpi	r26, 0x80	; 128
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ff 08 	call	0x11fe	; 0x11fe <main>
      8a:	0c 94 7f 13 	jmp	0x26fe	; 0x26fe <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 48 13 	jmp	0x2690	; 0x2690 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 64 13 	jmp	0x26c8	; 0x26c8 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 54 13 	jmp	0x26a8	; 0x26a8 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 70 13 	jmp	0x26e0	; 0x26e0 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 54 13 	jmp	0x26a8	; 0x26a8 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 70 13 	jmp	0x26e0	; 0x26e0 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 48 13 	jmp	0x2690	; 0x2690 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 64 13 	jmp	0x26c8	; 0x26c8 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 50 13 	jmp	0x26a0	; 0x26a0 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 6c 13 	jmp	0x26d8	; 0x26d8 <__epilogue_restores__+0x10>

0000078a <__gesf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 54 13 	jmp	0x26a8	; 0x26a8 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gesf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gesf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 5e 06 	call	0xcbc	; 0xcbc <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gesf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 70 13 	jmp	0x26e0	; 0x26e0 <__epilogue_restores__+0x18>

000007ea <__fixsfsi>:
     7ea:	ac e0       	ldi	r26, 0x0C	; 12
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 58 13 	jmp	0x26b0	; 0x26b0 <__prologue_saves__+0x20>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	ce 01       	movw	r24, r28
     800:	01 96       	adiw	r24, 0x01	; 1
     802:	be 01       	movw	r22, r28
     804:	6b 5f       	subi	r22, 0xFB	; 251
     806:	7f 4f       	sbci	r23, 0xFF	; 255
     808:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     80c:	8d 81       	ldd	r24, Y+5	; 0x05
     80e:	82 30       	cpi	r24, 0x02	; 2
     810:	61 f1       	breq	.+88     	; 0x86a <__fixsfsi+0x80>
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	50 f1       	brcs	.+84     	; 0x86a <__fixsfsi+0x80>
     816:	84 30       	cpi	r24, 0x04	; 4
     818:	21 f4       	brne	.+8      	; 0x822 <__fixsfsi+0x38>
     81a:	8e 81       	ldd	r24, Y+6	; 0x06
     81c:	88 23       	and	r24, r24
     81e:	51 f1       	breq	.+84     	; 0x874 <__fixsfsi+0x8a>
     820:	2e c0       	rjmp	.+92     	; 0x87e <__fixsfsi+0x94>
     822:	2f 81       	ldd	r18, Y+7	; 0x07
     824:	38 85       	ldd	r19, Y+8	; 0x08
     826:	37 fd       	sbrc	r19, 7
     828:	20 c0       	rjmp	.+64     	; 0x86a <__fixsfsi+0x80>
     82a:	6e 81       	ldd	r22, Y+6	; 0x06
     82c:	2f 31       	cpi	r18, 0x1F	; 31
     82e:	31 05       	cpc	r19, r1
     830:	1c f0       	brlt	.+6      	; 0x838 <__fixsfsi+0x4e>
     832:	66 23       	and	r22, r22
     834:	f9 f0       	breq	.+62     	; 0x874 <__fixsfsi+0x8a>
     836:	23 c0       	rjmp	.+70     	; 0x87e <__fixsfsi+0x94>
     838:	8e e1       	ldi	r24, 0x1E	; 30
     83a:	90 e0       	ldi	r25, 0x00	; 0
     83c:	82 1b       	sub	r24, r18
     83e:	93 0b       	sbc	r25, r19
     840:	29 85       	ldd	r18, Y+9	; 0x09
     842:	3a 85       	ldd	r19, Y+10	; 0x0a
     844:	4b 85       	ldd	r20, Y+11	; 0x0b
     846:	5c 85       	ldd	r21, Y+12	; 0x0c
     848:	04 c0       	rjmp	.+8      	; 0x852 <__fixsfsi+0x68>
     84a:	56 95       	lsr	r21
     84c:	47 95       	ror	r20
     84e:	37 95       	ror	r19
     850:	27 95       	ror	r18
     852:	8a 95       	dec	r24
     854:	d2 f7       	brpl	.-12     	; 0x84a <__fixsfsi+0x60>
     856:	66 23       	and	r22, r22
     858:	b1 f0       	breq	.+44     	; 0x886 <__fixsfsi+0x9c>
     85a:	50 95       	com	r21
     85c:	40 95       	com	r20
     85e:	30 95       	com	r19
     860:	21 95       	neg	r18
     862:	3f 4f       	sbci	r19, 0xFF	; 255
     864:	4f 4f       	sbci	r20, 0xFF	; 255
     866:	5f 4f       	sbci	r21, 0xFF	; 255
     868:	0e c0       	rjmp	.+28     	; 0x886 <__fixsfsi+0x9c>
     86a:	20 e0       	ldi	r18, 0x00	; 0
     86c:	30 e0       	ldi	r19, 0x00	; 0
     86e:	40 e0       	ldi	r20, 0x00	; 0
     870:	50 e0       	ldi	r21, 0x00	; 0
     872:	09 c0       	rjmp	.+18     	; 0x886 <__fixsfsi+0x9c>
     874:	2f ef       	ldi	r18, 0xFF	; 255
     876:	3f ef       	ldi	r19, 0xFF	; 255
     878:	4f ef       	ldi	r20, 0xFF	; 255
     87a:	5f e7       	ldi	r21, 0x7F	; 127
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__fixsfsi+0x9c>
     87e:	20 e0       	ldi	r18, 0x00	; 0
     880:	30 e0       	ldi	r19, 0x00	; 0
     882:	40 e0       	ldi	r20, 0x00	; 0
     884:	50 e8       	ldi	r21, 0x80	; 128
     886:	b9 01       	movw	r22, r18
     888:	ca 01       	movw	r24, r20
     88a:	2c 96       	adiw	r28, 0x0c	; 12
     88c:	e2 e0       	ldi	r30, 0x02	; 2
     88e:	0c 94 74 13 	jmp	0x26e8	; 0x26e8 <__epilogue_restores__+0x20>

00000892 <__floatunsisf>:
     892:	a8 e0       	ldi	r26, 0x08	; 8
     894:	b0 e0       	ldi	r27, 0x00	; 0
     896:	ef e4       	ldi	r30, 0x4F	; 79
     898:	f4 e0       	ldi	r31, 0x04	; 4
     89a:	0c 94 50 13 	jmp	0x26a0	; 0x26a0 <__prologue_saves__+0x10>
     89e:	7b 01       	movw	r14, r22
     8a0:	8c 01       	movw	r16, r24
     8a2:	61 15       	cp	r22, r1
     8a4:	71 05       	cpc	r23, r1
     8a6:	81 05       	cpc	r24, r1
     8a8:	91 05       	cpc	r25, r1
     8aa:	19 f4       	brne	.+6      	; 0x8b2 <__floatunsisf+0x20>
     8ac:	82 e0       	ldi	r24, 0x02	; 2
     8ae:	89 83       	std	Y+1, r24	; 0x01
     8b0:	60 c0       	rjmp	.+192    	; 0x972 <__floatunsisf+0xe0>
     8b2:	83 e0       	ldi	r24, 0x03	; 3
     8b4:	89 83       	std	Y+1, r24	; 0x01
     8b6:	8e e1       	ldi	r24, 0x1E	; 30
     8b8:	c8 2e       	mov	r12, r24
     8ba:	d1 2c       	mov	r13, r1
     8bc:	dc 82       	std	Y+4, r13	; 0x04
     8be:	cb 82       	std	Y+3, r12	; 0x03
     8c0:	ed 82       	std	Y+5, r14	; 0x05
     8c2:	fe 82       	std	Y+6, r15	; 0x06
     8c4:	0f 83       	std	Y+7, r16	; 0x07
     8c6:	18 87       	std	Y+8, r17	; 0x08
     8c8:	c8 01       	movw	r24, r16
     8ca:	b7 01       	movw	r22, r14
     8cc:	0e 94 c2 04 	call	0x984	; 0x984 <__clzsi2>
     8d0:	fc 01       	movw	r30, r24
     8d2:	31 97       	sbiw	r30, 0x01	; 1
     8d4:	f7 ff       	sbrs	r31, 7
     8d6:	3b c0       	rjmp	.+118    	; 0x94e <__floatunsisf+0xbc>
     8d8:	22 27       	eor	r18, r18
     8da:	33 27       	eor	r19, r19
     8dc:	2e 1b       	sub	r18, r30
     8de:	3f 0b       	sbc	r19, r31
     8e0:	57 01       	movw	r10, r14
     8e2:	68 01       	movw	r12, r16
     8e4:	02 2e       	mov	r0, r18
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__floatunsisf+0x5e>
     8e8:	d6 94       	lsr	r13
     8ea:	c7 94       	ror	r12
     8ec:	b7 94       	ror	r11
     8ee:	a7 94       	ror	r10
     8f0:	0a 94       	dec	r0
     8f2:	d2 f7       	brpl	.-12     	; 0x8e8 <__floatunsisf+0x56>
     8f4:	40 e0       	ldi	r20, 0x00	; 0
     8f6:	50 e0       	ldi	r21, 0x00	; 0
     8f8:	60 e0       	ldi	r22, 0x00	; 0
     8fa:	70 e0       	ldi	r23, 0x00	; 0
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	a0 e0       	ldi	r26, 0x00	; 0
     902:	b0 e0       	ldi	r27, 0x00	; 0
     904:	04 c0       	rjmp	.+8      	; 0x90e <__floatunsisf+0x7c>
     906:	88 0f       	add	r24, r24
     908:	99 1f       	adc	r25, r25
     90a:	aa 1f       	adc	r26, r26
     90c:	bb 1f       	adc	r27, r27
     90e:	2a 95       	dec	r18
     910:	d2 f7       	brpl	.-12     	; 0x906 <__floatunsisf+0x74>
     912:	01 97       	sbiw	r24, 0x01	; 1
     914:	a1 09       	sbc	r26, r1
     916:	b1 09       	sbc	r27, r1
     918:	8e 21       	and	r24, r14
     91a:	9f 21       	and	r25, r15
     91c:	a0 23       	and	r26, r16
     91e:	b1 23       	and	r27, r17
     920:	00 97       	sbiw	r24, 0x00	; 0
     922:	a1 05       	cpc	r26, r1
     924:	b1 05       	cpc	r27, r1
     926:	21 f0       	breq	.+8      	; 0x930 <__floatunsisf+0x9e>
     928:	41 e0       	ldi	r20, 0x01	; 1
     92a:	50 e0       	ldi	r21, 0x00	; 0
     92c:	60 e0       	ldi	r22, 0x00	; 0
     92e:	70 e0       	ldi	r23, 0x00	; 0
     930:	4a 29       	or	r20, r10
     932:	5b 29       	or	r21, r11
     934:	6c 29       	or	r22, r12
     936:	7d 29       	or	r23, r13
     938:	4d 83       	std	Y+5, r20	; 0x05
     93a:	5e 83       	std	Y+6, r21	; 0x06
     93c:	6f 83       	std	Y+7, r22	; 0x07
     93e:	78 87       	std	Y+8, r23	; 0x08
     940:	8e e1       	ldi	r24, 0x1E	; 30
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	8e 1b       	sub	r24, r30
     946:	9f 0b       	sbc	r25, r31
     948:	9c 83       	std	Y+4, r25	; 0x04
     94a:	8b 83       	std	Y+3, r24	; 0x03
     94c:	12 c0       	rjmp	.+36     	; 0x972 <__floatunsisf+0xe0>
     94e:	30 97       	sbiw	r30, 0x00	; 0
     950:	81 f0       	breq	.+32     	; 0x972 <__floatunsisf+0xe0>
     952:	0e 2e       	mov	r0, r30
     954:	04 c0       	rjmp	.+8      	; 0x95e <__floatunsisf+0xcc>
     956:	ee 0c       	add	r14, r14
     958:	ff 1c       	adc	r15, r15
     95a:	00 1f       	adc	r16, r16
     95c:	11 1f       	adc	r17, r17
     95e:	0a 94       	dec	r0
     960:	d2 f7       	brpl	.-12     	; 0x956 <__floatunsisf+0xc4>
     962:	ed 82       	std	Y+5, r14	; 0x05
     964:	fe 82       	std	Y+6, r15	; 0x06
     966:	0f 83       	std	Y+7, r16	; 0x07
     968:	18 87       	std	Y+8, r17	; 0x08
     96a:	ce 1a       	sub	r12, r30
     96c:	df 0a       	sbc	r13, r31
     96e:	dc 82       	std	Y+4, r13	; 0x04
     970:	cb 82       	std	Y+3, r12	; 0x03
     972:	1a 82       	std	Y+2, r1	; 0x02
     974:	ce 01       	movw	r24, r28
     976:	01 96       	adiw	r24, 0x01	; 1
     978:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     97c:	28 96       	adiw	r28, 0x08	; 8
     97e:	ea e0       	ldi	r30, 0x0A	; 10
     980:	0c 94 6c 13 	jmp	0x26d8	; 0x26d8 <__epilogue_restores__+0x10>

00000984 <__clzsi2>:
     984:	ef 92       	push	r14
     986:	ff 92       	push	r15
     988:	0f 93       	push	r16
     98a:	1f 93       	push	r17
     98c:	7b 01       	movw	r14, r22
     98e:	8c 01       	movw	r16, r24
     990:	80 e0       	ldi	r24, 0x00	; 0
     992:	e8 16       	cp	r14, r24
     994:	80 e0       	ldi	r24, 0x00	; 0
     996:	f8 06       	cpc	r15, r24
     998:	81 e0       	ldi	r24, 0x01	; 1
     99a:	08 07       	cpc	r16, r24
     99c:	80 e0       	ldi	r24, 0x00	; 0
     99e:	18 07       	cpc	r17, r24
     9a0:	88 f4       	brcc	.+34     	; 0x9c4 <__clzsi2+0x40>
     9a2:	8f ef       	ldi	r24, 0xFF	; 255
     9a4:	e8 16       	cp	r14, r24
     9a6:	f1 04       	cpc	r15, r1
     9a8:	01 05       	cpc	r16, r1
     9aa:	11 05       	cpc	r17, r1
     9ac:	31 f0       	breq	.+12     	; 0x9ba <__clzsi2+0x36>
     9ae:	28 f0       	brcs	.+10     	; 0x9ba <__clzsi2+0x36>
     9b0:	88 e0       	ldi	r24, 0x08	; 8
     9b2:	90 e0       	ldi	r25, 0x00	; 0
     9b4:	a0 e0       	ldi	r26, 0x00	; 0
     9b6:	b0 e0       	ldi	r27, 0x00	; 0
     9b8:	17 c0       	rjmp	.+46     	; 0x9e8 <__clzsi2+0x64>
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	90 e0       	ldi	r25, 0x00	; 0
     9be:	a0 e0       	ldi	r26, 0x00	; 0
     9c0:	b0 e0       	ldi	r27, 0x00	; 0
     9c2:	12 c0       	rjmp	.+36     	; 0x9e8 <__clzsi2+0x64>
     9c4:	80 e0       	ldi	r24, 0x00	; 0
     9c6:	e8 16       	cp	r14, r24
     9c8:	80 e0       	ldi	r24, 0x00	; 0
     9ca:	f8 06       	cpc	r15, r24
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	08 07       	cpc	r16, r24
     9d0:	81 e0       	ldi	r24, 0x01	; 1
     9d2:	18 07       	cpc	r17, r24
     9d4:	28 f0       	brcs	.+10     	; 0x9e0 <__clzsi2+0x5c>
     9d6:	88 e1       	ldi	r24, 0x18	; 24
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	a0 e0       	ldi	r26, 0x00	; 0
     9dc:	b0 e0       	ldi	r27, 0x00	; 0
     9de:	04 c0       	rjmp	.+8      	; 0x9e8 <__clzsi2+0x64>
     9e0:	80 e1       	ldi	r24, 0x10	; 16
     9e2:	90 e0       	ldi	r25, 0x00	; 0
     9e4:	a0 e0       	ldi	r26, 0x00	; 0
     9e6:	b0 e0       	ldi	r27, 0x00	; 0
     9e8:	20 e2       	ldi	r18, 0x20	; 32
     9ea:	30 e0       	ldi	r19, 0x00	; 0
     9ec:	40 e0       	ldi	r20, 0x00	; 0
     9ee:	50 e0       	ldi	r21, 0x00	; 0
     9f0:	28 1b       	sub	r18, r24
     9f2:	39 0b       	sbc	r19, r25
     9f4:	4a 0b       	sbc	r20, r26
     9f6:	5b 0b       	sbc	r21, r27
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__clzsi2+0x7e>
     9fa:	16 95       	lsr	r17
     9fc:	07 95       	ror	r16
     9fe:	f7 94       	ror	r15
     a00:	e7 94       	ror	r14
     a02:	8a 95       	dec	r24
     a04:	d2 f7       	brpl	.-12     	; 0x9fa <__clzsi2+0x76>
     a06:	f7 01       	movw	r30, r14
     a08:	e8 59       	subi	r30, 0x98	; 152
     a0a:	ff 4f       	sbci	r31, 0xFF	; 255
     a0c:	80 81       	ld	r24, Z
     a0e:	28 1b       	sub	r18, r24
     a10:	31 09       	sbc	r19, r1
     a12:	41 09       	sbc	r20, r1
     a14:	51 09       	sbc	r21, r1
     a16:	c9 01       	movw	r24, r18
     a18:	1f 91       	pop	r17
     a1a:	0f 91       	pop	r16
     a1c:	ff 90       	pop	r15
     a1e:	ef 90       	pop	r14
     a20:	08 95       	ret

00000a22 <__pack_f>:
     a22:	df 92       	push	r13
     a24:	ef 92       	push	r14
     a26:	ff 92       	push	r15
     a28:	0f 93       	push	r16
     a2a:	1f 93       	push	r17
     a2c:	fc 01       	movw	r30, r24
     a2e:	e4 80       	ldd	r14, Z+4	; 0x04
     a30:	f5 80       	ldd	r15, Z+5	; 0x05
     a32:	06 81       	ldd	r16, Z+6	; 0x06
     a34:	17 81       	ldd	r17, Z+7	; 0x07
     a36:	d1 80       	ldd	r13, Z+1	; 0x01
     a38:	80 81       	ld	r24, Z
     a3a:	82 30       	cpi	r24, 0x02	; 2
     a3c:	48 f4       	brcc	.+18     	; 0xa50 <__pack_f+0x2e>
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	a0 e1       	ldi	r26, 0x10	; 16
     a44:	b0 e0       	ldi	r27, 0x00	; 0
     a46:	e8 2a       	or	r14, r24
     a48:	f9 2a       	or	r15, r25
     a4a:	0a 2b       	or	r16, r26
     a4c:	1b 2b       	or	r17, r27
     a4e:	a5 c0       	rjmp	.+330    	; 0xb9a <__pack_f+0x178>
     a50:	84 30       	cpi	r24, 0x04	; 4
     a52:	09 f4       	brne	.+2      	; 0xa56 <__pack_f+0x34>
     a54:	9f c0       	rjmp	.+318    	; 0xb94 <__pack_f+0x172>
     a56:	82 30       	cpi	r24, 0x02	; 2
     a58:	21 f4       	brne	.+8      	; 0xa62 <__pack_f+0x40>
     a5a:	ee 24       	eor	r14, r14
     a5c:	ff 24       	eor	r15, r15
     a5e:	87 01       	movw	r16, r14
     a60:	05 c0       	rjmp	.+10     	; 0xa6c <__pack_f+0x4a>
     a62:	e1 14       	cp	r14, r1
     a64:	f1 04       	cpc	r15, r1
     a66:	01 05       	cpc	r16, r1
     a68:	11 05       	cpc	r17, r1
     a6a:	19 f4       	brne	.+6      	; 0xa72 <__pack_f+0x50>
     a6c:	e0 e0       	ldi	r30, 0x00	; 0
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
     a70:	96 c0       	rjmp	.+300    	; 0xb9e <__pack_f+0x17c>
     a72:	62 81       	ldd	r22, Z+2	; 0x02
     a74:	73 81       	ldd	r23, Z+3	; 0x03
     a76:	9f ef       	ldi	r25, 0xFF	; 255
     a78:	62 38       	cpi	r22, 0x82	; 130
     a7a:	79 07       	cpc	r23, r25
     a7c:	0c f0       	brlt	.+2      	; 0xa80 <__pack_f+0x5e>
     a7e:	5b c0       	rjmp	.+182    	; 0xb36 <__pack_f+0x114>
     a80:	22 e8       	ldi	r18, 0x82	; 130
     a82:	3f ef       	ldi	r19, 0xFF	; 255
     a84:	26 1b       	sub	r18, r22
     a86:	37 0b       	sbc	r19, r23
     a88:	2a 31       	cpi	r18, 0x1A	; 26
     a8a:	31 05       	cpc	r19, r1
     a8c:	2c f0       	brlt	.+10     	; 0xa98 <__pack_f+0x76>
     a8e:	20 e0       	ldi	r18, 0x00	; 0
     a90:	30 e0       	ldi	r19, 0x00	; 0
     a92:	40 e0       	ldi	r20, 0x00	; 0
     a94:	50 e0       	ldi	r21, 0x00	; 0
     a96:	2a c0       	rjmp	.+84     	; 0xaec <__pack_f+0xca>
     a98:	b8 01       	movw	r22, r16
     a9a:	a7 01       	movw	r20, r14
     a9c:	02 2e       	mov	r0, r18
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__pack_f+0x86>
     aa0:	76 95       	lsr	r23
     aa2:	67 95       	ror	r22
     aa4:	57 95       	ror	r21
     aa6:	47 95       	ror	r20
     aa8:	0a 94       	dec	r0
     aaa:	d2 f7       	brpl	.-12     	; 0xaa0 <__pack_f+0x7e>
     aac:	81 e0       	ldi	r24, 0x01	; 1
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	a0 e0       	ldi	r26, 0x00	; 0
     ab2:	b0 e0       	ldi	r27, 0x00	; 0
     ab4:	04 c0       	rjmp	.+8      	; 0xabe <__pack_f+0x9c>
     ab6:	88 0f       	add	r24, r24
     ab8:	99 1f       	adc	r25, r25
     aba:	aa 1f       	adc	r26, r26
     abc:	bb 1f       	adc	r27, r27
     abe:	2a 95       	dec	r18
     ac0:	d2 f7       	brpl	.-12     	; 0xab6 <__pack_f+0x94>
     ac2:	01 97       	sbiw	r24, 0x01	; 1
     ac4:	a1 09       	sbc	r26, r1
     ac6:	b1 09       	sbc	r27, r1
     ac8:	8e 21       	and	r24, r14
     aca:	9f 21       	and	r25, r15
     acc:	a0 23       	and	r26, r16
     ace:	b1 23       	and	r27, r17
     ad0:	00 97       	sbiw	r24, 0x00	; 0
     ad2:	a1 05       	cpc	r26, r1
     ad4:	b1 05       	cpc	r27, r1
     ad6:	21 f0       	breq	.+8      	; 0xae0 <__pack_f+0xbe>
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	a0 e0       	ldi	r26, 0x00	; 0
     ade:	b0 e0       	ldi	r27, 0x00	; 0
     ae0:	9a 01       	movw	r18, r20
     ae2:	ab 01       	movw	r20, r22
     ae4:	28 2b       	or	r18, r24
     ae6:	39 2b       	or	r19, r25
     ae8:	4a 2b       	or	r20, r26
     aea:	5b 2b       	or	r21, r27
     aec:	da 01       	movw	r26, r20
     aee:	c9 01       	movw	r24, r18
     af0:	8f 77       	andi	r24, 0x7F	; 127
     af2:	90 70       	andi	r25, 0x00	; 0
     af4:	a0 70       	andi	r26, 0x00	; 0
     af6:	b0 70       	andi	r27, 0x00	; 0
     af8:	80 34       	cpi	r24, 0x40	; 64
     afa:	91 05       	cpc	r25, r1
     afc:	a1 05       	cpc	r26, r1
     afe:	b1 05       	cpc	r27, r1
     b00:	39 f4       	brne	.+14     	; 0xb10 <__pack_f+0xee>
     b02:	27 ff       	sbrs	r18, 7
     b04:	09 c0       	rjmp	.+18     	; 0xb18 <__pack_f+0xf6>
     b06:	20 5c       	subi	r18, 0xC0	; 192
     b08:	3f 4f       	sbci	r19, 0xFF	; 255
     b0a:	4f 4f       	sbci	r20, 0xFF	; 255
     b0c:	5f 4f       	sbci	r21, 0xFF	; 255
     b0e:	04 c0       	rjmp	.+8      	; 0xb18 <__pack_f+0xf6>
     b10:	21 5c       	subi	r18, 0xC1	; 193
     b12:	3f 4f       	sbci	r19, 0xFF	; 255
     b14:	4f 4f       	sbci	r20, 0xFF	; 255
     b16:	5f 4f       	sbci	r21, 0xFF	; 255
     b18:	e0 e0       	ldi	r30, 0x00	; 0
     b1a:	f0 e0       	ldi	r31, 0x00	; 0
     b1c:	20 30       	cpi	r18, 0x00	; 0
     b1e:	a0 e0       	ldi	r26, 0x00	; 0
     b20:	3a 07       	cpc	r19, r26
     b22:	a0 e0       	ldi	r26, 0x00	; 0
     b24:	4a 07       	cpc	r20, r26
     b26:	a0 e4       	ldi	r26, 0x40	; 64
     b28:	5a 07       	cpc	r21, r26
     b2a:	10 f0       	brcs	.+4      	; 0xb30 <__pack_f+0x10e>
     b2c:	e1 e0       	ldi	r30, 0x01	; 1
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	79 01       	movw	r14, r18
     b32:	8a 01       	movw	r16, r20
     b34:	27 c0       	rjmp	.+78     	; 0xb84 <__pack_f+0x162>
     b36:	60 38       	cpi	r22, 0x80	; 128
     b38:	71 05       	cpc	r23, r1
     b3a:	64 f5       	brge	.+88     	; 0xb94 <__pack_f+0x172>
     b3c:	fb 01       	movw	r30, r22
     b3e:	e1 58       	subi	r30, 0x81	; 129
     b40:	ff 4f       	sbci	r31, 0xFF	; 255
     b42:	d8 01       	movw	r26, r16
     b44:	c7 01       	movw	r24, r14
     b46:	8f 77       	andi	r24, 0x7F	; 127
     b48:	90 70       	andi	r25, 0x00	; 0
     b4a:	a0 70       	andi	r26, 0x00	; 0
     b4c:	b0 70       	andi	r27, 0x00	; 0
     b4e:	80 34       	cpi	r24, 0x40	; 64
     b50:	91 05       	cpc	r25, r1
     b52:	a1 05       	cpc	r26, r1
     b54:	b1 05       	cpc	r27, r1
     b56:	39 f4       	brne	.+14     	; 0xb66 <__pack_f+0x144>
     b58:	e7 fe       	sbrs	r14, 7
     b5a:	0d c0       	rjmp	.+26     	; 0xb76 <__pack_f+0x154>
     b5c:	80 e4       	ldi	r24, 0x40	; 64
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	04 c0       	rjmp	.+8      	; 0xb6e <__pack_f+0x14c>
     b66:	8f e3       	ldi	r24, 0x3F	; 63
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	a0 e0       	ldi	r26, 0x00	; 0
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e8 0e       	add	r14, r24
     b70:	f9 1e       	adc	r15, r25
     b72:	0a 1f       	adc	r16, r26
     b74:	1b 1f       	adc	r17, r27
     b76:	17 ff       	sbrs	r17, 7
     b78:	05 c0       	rjmp	.+10     	; 0xb84 <__pack_f+0x162>
     b7a:	16 95       	lsr	r17
     b7c:	07 95       	ror	r16
     b7e:	f7 94       	ror	r15
     b80:	e7 94       	ror	r14
     b82:	31 96       	adiw	r30, 0x01	; 1
     b84:	87 e0       	ldi	r24, 0x07	; 7
     b86:	16 95       	lsr	r17
     b88:	07 95       	ror	r16
     b8a:	f7 94       	ror	r15
     b8c:	e7 94       	ror	r14
     b8e:	8a 95       	dec	r24
     b90:	d1 f7       	brne	.-12     	; 0xb86 <__pack_f+0x164>
     b92:	05 c0       	rjmp	.+10     	; 0xb9e <__pack_f+0x17c>
     b94:	ee 24       	eor	r14, r14
     b96:	ff 24       	eor	r15, r15
     b98:	87 01       	movw	r16, r14
     b9a:	ef ef       	ldi	r30, 0xFF	; 255
     b9c:	f0 e0       	ldi	r31, 0x00	; 0
     b9e:	6e 2f       	mov	r22, r30
     ba0:	67 95       	ror	r22
     ba2:	66 27       	eor	r22, r22
     ba4:	67 95       	ror	r22
     ba6:	90 2f       	mov	r25, r16
     ba8:	9f 77       	andi	r25, 0x7F	; 127
     baa:	d7 94       	ror	r13
     bac:	dd 24       	eor	r13, r13
     bae:	d7 94       	ror	r13
     bb0:	8e 2f       	mov	r24, r30
     bb2:	86 95       	lsr	r24
     bb4:	49 2f       	mov	r20, r25
     bb6:	46 2b       	or	r20, r22
     bb8:	58 2f       	mov	r21, r24
     bba:	5d 29       	or	r21, r13
     bbc:	b7 01       	movw	r22, r14
     bbe:	ca 01       	movw	r24, r20
     bc0:	1f 91       	pop	r17
     bc2:	0f 91       	pop	r16
     bc4:	ff 90       	pop	r15
     bc6:	ef 90       	pop	r14
     bc8:	df 90       	pop	r13
     bca:	08 95       	ret

00000bcc <__unpack_f>:
     bcc:	fc 01       	movw	r30, r24
     bce:	db 01       	movw	r26, r22
     bd0:	40 81       	ld	r20, Z
     bd2:	51 81       	ldd	r21, Z+1	; 0x01
     bd4:	22 81       	ldd	r18, Z+2	; 0x02
     bd6:	62 2f       	mov	r22, r18
     bd8:	6f 77       	andi	r22, 0x7F	; 127
     bda:	70 e0       	ldi	r23, 0x00	; 0
     bdc:	22 1f       	adc	r18, r18
     bde:	22 27       	eor	r18, r18
     be0:	22 1f       	adc	r18, r18
     be2:	93 81       	ldd	r25, Z+3	; 0x03
     be4:	89 2f       	mov	r24, r25
     be6:	88 0f       	add	r24, r24
     be8:	82 2b       	or	r24, r18
     bea:	28 2f       	mov	r18, r24
     bec:	30 e0       	ldi	r19, 0x00	; 0
     bee:	99 1f       	adc	r25, r25
     bf0:	99 27       	eor	r25, r25
     bf2:	99 1f       	adc	r25, r25
     bf4:	11 96       	adiw	r26, 0x01	; 1
     bf6:	9c 93       	st	X, r25
     bf8:	11 97       	sbiw	r26, 0x01	; 1
     bfa:	21 15       	cp	r18, r1
     bfc:	31 05       	cpc	r19, r1
     bfe:	a9 f5       	brne	.+106    	; 0xc6a <__unpack_f+0x9e>
     c00:	41 15       	cp	r20, r1
     c02:	51 05       	cpc	r21, r1
     c04:	61 05       	cpc	r22, r1
     c06:	71 05       	cpc	r23, r1
     c08:	11 f4       	brne	.+4      	; 0xc0e <__unpack_f+0x42>
     c0a:	82 e0       	ldi	r24, 0x02	; 2
     c0c:	37 c0       	rjmp	.+110    	; 0xc7c <__unpack_f+0xb0>
     c0e:	82 e8       	ldi	r24, 0x82	; 130
     c10:	9f ef       	ldi	r25, 0xFF	; 255
     c12:	13 96       	adiw	r26, 0x03	; 3
     c14:	9c 93       	st	X, r25
     c16:	8e 93       	st	-X, r24
     c18:	12 97       	sbiw	r26, 0x02	; 2
     c1a:	9a 01       	movw	r18, r20
     c1c:	ab 01       	movw	r20, r22
     c1e:	67 e0       	ldi	r22, 0x07	; 7
     c20:	22 0f       	add	r18, r18
     c22:	33 1f       	adc	r19, r19
     c24:	44 1f       	adc	r20, r20
     c26:	55 1f       	adc	r21, r21
     c28:	6a 95       	dec	r22
     c2a:	d1 f7       	brne	.-12     	; 0xc20 <__unpack_f+0x54>
     c2c:	83 e0       	ldi	r24, 0x03	; 3
     c2e:	8c 93       	st	X, r24
     c30:	0d c0       	rjmp	.+26     	; 0xc4c <__unpack_f+0x80>
     c32:	22 0f       	add	r18, r18
     c34:	33 1f       	adc	r19, r19
     c36:	44 1f       	adc	r20, r20
     c38:	55 1f       	adc	r21, r21
     c3a:	12 96       	adiw	r26, 0x02	; 2
     c3c:	8d 91       	ld	r24, X+
     c3e:	9c 91       	ld	r25, X
     c40:	13 97       	sbiw	r26, 0x03	; 3
     c42:	01 97       	sbiw	r24, 0x01	; 1
     c44:	13 96       	adiw	r26, 0x03	; 3
     c46:	9c 93       	st	X, r25
     c48:	8e 93       	st	-X, r24
     c4a:	12 97       	sbiw	r26, 0x02	; 2
     c4c:	20 30       	cpi	r18, 0x00	; 0
     c4e:	80 e0       	ldi	r24, 0x00	; 0
     c50:	38 07       	cpc	r19, r24
     c52:	80 e0       	ldi	r24, 0x00	; 0
     c54:	48 07       	cpc	r20, r24
     c56:	80 e4       	ldi	r24, 0x40	; 64
     c58:	58 07       	cpc	r21, r24
     c5a:	58 f3       	brcs	.-42     	; 0xc32 <__unpack_f+0x66>
     c5c:	14 96       	adiw	r26, 0x04	; 4
     c5e:	2d 93       	st	X+, r18
     c60:	3d 93       	st	X+, r19
     c62:	4d 93       	st	X+, r20
     c64:	5c 93       	st	X, r21
     c66:	17 97       	sbiw	r26, 0x07	; 7
     c68:	08 95       	ret
     c6a:	2f 3f       	cpi	r18, 0xFF	; 255
     c6c:	31 05       	cpc	r19, r1
     c6e:	79 f4       	brne	.+30     	; 0xc8e <__unpack_f+0xc2>
     c70:	41 15       	cp	r20, r1
     c72:	51 05       	cpc	r21, r1
     c74:	61 05       	cpc	r22, r1
     c76:	71 05       	cpc	r23, r1
     c78:	19 f4       	brne	.+6      	; 0xc80 <__unpack_f+0xb4>
     c7a:	84 e0       	ldi	r24, 0x04	; 4
     c7c:	8c 93       	st	X, r24
     c7e:	08 95       	ret
     c80:	64 ff       	sbrs	r22, 4
     c82:	03 c0       	rjmp	.+6      	; 0xc8a <__unpack_f+0xbe>
     c84:	81 e0       	ldi	r24, 0x01	; 1
     c86:	8c 93       	st	X, r24
     c88:	12 c0       	rjmp	.+36     	; 0xcae <__unpack_f+0xe2>
     c8a:	1c 92       	st	X, r1
     c8c:	10 c0       	rjmp	.+32     	; 0xcae <__unpack_f+0xe2>
     c8e:	2f 57       	subi	r18, 0x7F	; 127
     c90:	30 40       	sbci	r19, 0x00	; 0
     c92:	13 96       	adiw	r26, 0x03	; 3
     c94:	3c 93       	st	X, r19
     c96:	2e 93       	st	-X, r18
     c98:	12 97       	sbiw	r26, 0x02	; 2
     c9a:	83 e0       	ldi	r24, 0x03	; 3
     c9c:	8c 93       	st	X, r24
     c9e:	87 e0       	ldi	r24, 0x07	; 7
     ca0:	44 0f       	add	r20, r20
     ca2:	55 1f       	adc	r21, r21
     ca4:	66 1f       	adc	r22, r22
     ca6:	77 1f       	adc	r23, r23
     ca8:	8a 95       	dec	r24
     caa:	d1 f7       	brne	.-12     	; 0xca0 <__unpack_f+0xd4>
     cac:	70 64       	ori	r23, 0x40	; 64
     cae:	14 96       	adiw	r26, 0x04	; 4
     cb0:	4d 93       	st	X+, r20
     cb2:	5d 93       	st	X+, r21
     cb4:	6d 93       	st	X+, r22
     cb6:	7c 93       	st	X, r23
     cb8:	17 97       	sbiw	r26, 0x07	; 7
     cba:	08 95       	ret

00000cbc <__fpcmp_parts_f>:
     cbc:	1f 93       	push	r17
     cbe:	dc 01       	movw	r26, r24
     cc0:	fb 01       	movw	r30, r22
     cc2:	9c 91       	ld	r25, X
     cc4:	92 30       	cpi	r25, 0x02	; 2
     cc6:	08 f4       	brcc	.+2      	; 0xcca <__fpcmp_parts_f+0xe>
     cc8:	47 c0       	rjmp	.+142    	; 0xd58 <__fpcmp_parts_f+0x9c>
     cca:	80 81       	ld	r24, Z
     ccc:	82 30       	cpi	r24, 0x02	; 2
     cce:	08 f4       	brcc	.+2      	; 0xcd2 <__fpcmp_parts_f+0x16>
     cd0:	43 c0       	rjmp	.+134    	; 0xd58 <__fpcmp_parts_f+0x9c>
     cd2:	94 30       	cpi	r25, 0x04	; 4
     cd4:	51 f4       	brne	.+20     	; 0xcea <__fpcmp_parts_f+0x2e>
     cd6:	11 96       	adiw	r26, 0x01	; 1
     cd8:	1c 91       	ld	r17, X
     cda:	84 30       	cpi	r24, 0x04	; 4
     cdc:	99 f5       	brne	.+102    	; 0xd44 <__fpcmp_parts_f+0x88>
     cde:	81 81       	ldd	r24, Z+1	; 0x01
     ce0:	68 2f       	mov	r22, r24
     ce2:	70 e0       	ldi	r23, 0x00	; 0
     ce4:	61 1b       	sub	r22, r17
     ce6:	71 09       	sbc	r23, r1
     ce8:	3f c0       	rjmp	.+126    	; 0xd68 <__fpcmp_parts_f+0xac>
     cea:	84 30       	cpi	r24, 0x04	; 4
     cec:	21 f0       	breq	.+8      	; 0xcf6 <__fpcmp_parts_f+0x3a>
     cee:	92 30       	cpi	r25, 0x02	; 2
     cf0:	31 f4       	brne	.+12     	; 0xcfe <__fpcmp_parts_f+0x42>
     cf2:	82 30       	cpi	r24, 0x02	; 2
     cf4:	b9 f1       	breq	.+110    	; 0xd64 <__fpcmp_parts_f+0xa8>
     cf6:	81 81       	ldd	r24, Z+1	; 0x01
     cf8:	88 23       	and	r24, r24
     cfa:	89 f1       	breq	.+98     	; 0xd5e <__fpcmp_parts_f+0xa2>
     cfc:	2d c0       	rjmp	.+90     	; 0xd58 <__fpcmp_parts_f+0x9c>
     cfe:	11 96       	adiw	r26, 0x01	; 1
     d00:	1c 91       	ld	r17, X
     d02:	11 97       	sbiw	r26, 0x01	; 1
     d04:	82 30       	cpi	r24, 0x02	; 2
     d06:	f1 f0       	breq	.+60     	; 0xd44 <__fpcmp_parts_f+0x88>
     d08:	81 81       	ldd	r24, Z+1	; 0x01
     d0a:	18 17       	cp	r17, r24
     d0c:	d9 f4       	brne	.+54     	; 0xd44 <__fpcmp_parts_f+0x88>
     d0e:	12 96       	adiw	r26, 0x02	; 2
     d10:	2d 91       	ld	r18, X+
     d12:	3c 91       	ld	r19, X
     d14:	13 97       	sbiw	r26, 0x03	; 3
     d16:	82 81       	ldd	r24, Z+2	; 0x02
     d18:	93 81       	ldd	r25, Z+3	; 0x03
     d1a:	82 17       	cp	r24, r18
     d1c:	93 07       	cpc	r25, r19
     d1e:	94 f0       	brlt	.+36     	; 0xd44 <__fpcmp_parts_f+0x88>
     d20:	28 17       	cp	r18, r24
     d22:	39 07       	cpc	r19, r25
     d24:	bc f0       	brlt	.+46     	; 0xd54 <__fpcmp_parts_f+0x98>
     d26:	14 96       	adiw	r26, 0x04	; 4
     d28:	8d 91       	ld	r24, X+
     d2a:	9d 91       	ld	r25, X+
     d2c:	0d 90       	ld	r0, X+
     d2e:	bc 91       	ld	r27, X
     d30:	a0 2d       	mov	r26, r0
     d32:	24 81       	ldd	r18, Z+4	; 0x04
     d34:	35 81       	ldd	r19, Z+5	; 0x05
     d36:	46 81       	ldd	r20, Z+6	; 0x06
     d38:	57 81       	ldd	r21, Z+7	; 0x07
     d3a:	28 17       	cp	r18, r24
     d3c:	39 07       	cpc	r19, r25
     d3e:	4a 07       	cpc	r20, r26
     d40:	5b 07       	cpc	r21, r27
     d42:	18 f4       	brcc	.+6      	; 0xd4a <__fpcmp_parts_f+0x8e>
     d44:	11 23       	and	r17, r17
     d46:	41 f0       	breq	.+16     	; 0xd58 <__fpcmp_parts_f+0x9c>
     d48:	0a c0       	rjmp	.+20     	; 0xd5e <__fpcmp_parts_f+0xa2>
     d4a:	82 17       	cp	r24, r18
     d4c:	93 07       	cpc	r25, r19
     d4e:	a4 07       	cpc	r26, r20
     d50:	b5 07       	cpc	r27, r21
     d52:	40 f4       	brcc	.+16     	; 0xd64 <__fpcmp_parts_f+0xa8>
     d54:	11 23       	and	r17, r17
     d56:	19 f0       	breq	.+6      	; 0xd5e <__fpcmp_parts_f+0xa2>
     d58:	61 e0       	ldi	r22, 0x01	; 1
     d5a:	70 e0       	ldi	r23, 0x00	; 0
     d5c:	05 c0       	rjmp	.+10     	; 0xd68 <__fpcmp_parts_f+0xac>
     d5e:	6f ef       	ldi	r22, 0xFF	; 255
     d60:	7f ef       	ldi	r23, 0xFF	; 255
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <__fpcmp_parts_f+0xac>
     d64:	60 e0       	ldi	r22, 0x00	; 0
     d66:	70 e0       	ldi	r23, 0x00	; 0
     d68:	cb 01       	movw	r24, r22
     d6a:	1f 91       	pop	r17
     d6c:	08 95       	ret

00000d6e <receivePassword>:

/*
 * Description : This function recive the password byte by byte from HMIECU and save it into buffer
 */
void receivePassword(uint8* password)
{
     d6e:	0f 93       	push	r16
     d70:	1f 93       	push	r17
     d72:	df 93       	push	r29
     d74:	cf 93       	push	r28
     d76:	00 d0       	rcall	.+0      	; 0xd78 <receivePassword+0xa>
     d78:	0f 92       	push	r0
     d7a:	cd b7       	in	r28, 0x3d	; 61
     d7c:	de b7       	in	r29, 0x3e	; 62
     d7e:	9b 83       	std	Y+3, r25	; 0x03
     d80:	8a 83       	std	Y+2, r24	; 0x02
	/* Wait until HMI ECU reply that it is ready to start communication */
	while(UART_recieveByte()!= HMI_ECU_READY);
     d82:	0e 94 a9 12 	call	0x2552	; 0x2552 <UART_recieveByte>
     d86:	80 32       	cpi	r24, 0x20	; 32
     d88:	e1 f7       	brne	.-8      	; 0xd82 <receivePassword+0x14>

	 /* Send dummy byte to tell HMIECU that Control ECU is ready */
	UART_sendByte(CONTROL_ECU_READY);
     d8a:	80 e1       	ldi	r24, 0x10	; 16
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	0e 94 7d 12 	call	0x24fa	; 0x24fa <UART_sendByte>

	/* Save the password which is recieved by UART Protocol byte by byte */
	for(uint8 i = 0;i < PASSWORD_LENGTH;i++){
     d92:	19 82       	std	Y+1, r1	; 0x01
     d94:	0f c0       	rjmp	.+30     	; 0xdb4 <receivePassword+0x46>
		password[i] = UART_recieveByte();
     d96:	89 81       	ldd	r24, Y+1	; 0x01
     d98:	28 2f       	mov	r18, r24
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	8a 81       	ldd	r24, Y+2	; 0x02
     d9e:	9b 81       	ldd	r25, Y+3	; 0x03
     da0:	8c 01       	movw	r16, r24
     da2:	02 0f       	add	r16, r18
     da4:	13 1f       	adc	r17, r19
     da6:	0e 94 a9 12 	call	0x2552	; 0x2552 <UART_recieveByte>
     daa:	f8 01       	movw	r30, r16
     dac:	80 83       	st	Z, r24

	 /* Send dummy byte to tell HMIECU that Control ECU is ready */
	UART_sendByte(CONTROL_ECU_READY);

	/* Save the password which is recieved by UART Protocol byte by byte */
	for(uint8 i = 0;i < PASSWORD_LENGTH;i++){
     dae:	89 81       	ldd	r24, Y+1	; 0x01
     db0:	8f 5f       	subi	r24, 0xFF	; 255
     db2:	89 83       	std	Y+1, r24	; 0x01
     db4:	89 81       	ldd	r24, Y+1	; 0x01
     db6:	85 30       	cpi	r24, 0x05	; 5
     db8:	70 f3       	brcs	.-36     	; 0xd96 <receivePassword+0x28>
		password[i] = UART_recieveByte();
	}
}
     dba:	0f 90       	pop	r0
     dbc:	0f 90       	pop	r0
     dbe:	0f 90       	pop	r0
     dc0:	cf 91       	pop	r28
     dc2:	df 91       	pop	r29
     dc4:	1f 91       	pop	r17
     dc6:	0f 91       	pop	r16
     dc8:	08 95       	ret

00000dca <match_passwords>:
/*****************************************************************************************/

/*
 * Description : This Function check if the 2 entered password are matched or not
*/
uint8 match_passwords(const uint8* first_password,const uint8* second_password){
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	cd b7       	in	r28, 0x3d	; 61
     dd0:	de b7       	in	r29, 0x3e	; 62
     dd2:	27 97       	sbiw	r28, 0x07	; 7
     dd4:	0f b6       	in	r0, 0x3f	; 63
     dd6:	f8 94       	cli
     dd8:	de bf       	out	0x3e, r29	; 62
     dda:	0f be       	out	0x3f, r0	; 63
     ddc:	cd bf       	out	0x3d, r28	; 61
     dde:	9c 83       	std	Y+4, r25	; 0x04
     de0:	8b 83       	std	Y+3, r24	; 0x03
     de2:	7e 83       	std	Y+6, r23	; 0x06
     de4:	6d 83       	std	Y+5, r22	; 0x05
	for(int i=0;i<PASSWORD_LENGTH;i++)
     de6:	1a 82       	std	Y+2, r1	; 0x02
     de8:	19 82       	std	Y+1, r1	; 0x01
     dea:	19 c0       	rjmp	.+50     	; 0xe1e <match_passwords+0x54>
		{
			if(first_password[i] == second_password[i])
     dec:	29 81       	ldd	r18, Y+1	; 0x01
     dee:	3a 81       	ldd	r19, Y+2	; 0x02
     df0:	8b 81       	ldd	r24, Y+3	; 0x03
     df2:	9c 81       	ldd	r25, Y+4	; 0x04
     df4:	fc 01       	movw	r30, r24
     df6:	e2 0f       	add	r30, r18
     df8:	f3 1f       	adc	r31, r19
     dfa:	40 81       	ld	r20, Z
     dfc:	29 81       	ldd	r18, Y+1	; 0x01
     dfe:	3a 81       	ldd	r19, Y+2	; 0x02
     e00:	8d 81       	ldd	r24, Y+5	; 0x05
     e02:	9e 81       	ldd	r25, Y+6	; 0x06
     e04:	fc 01       	movw	r30, r24
     e06:	e2 0f       	add	r30, r18
     e08:	f3 1f       	adc	r31, r19
     e0a:	80 81       	ld	r24, Z
     e0c:	48 17       	cp	r20, r24
     e0e:	11 f0       	breq	.+4      	; 0xe14 <match_passwords+0x4a>
				 continue;
			else
				return FALSE;
     e10:	1f 82       	std	Y+7, r1	; 0x07
     e12:	0c c0       	rjmp	.+24     	; 0xe2c <match_passwords+0x62>

/*
 * Description : This Function check if the 2 entered password are matched or not
*/
uint8 match_passwords(const uint8* first_password,const uint8* second_password){
	for(int i=0;i<PASSWORD_LENGTH;i++)
     e14:	89 81       	ldd	r24, Y+1	; 0x01
     e16:	9a 81       	ldd	r25, Y+2	; 0x02
     e18:	01 96       	adiw	r24, 0x01	; 1
     e1a:	9a 83       	std	Y+2, r25	; 0x02
     e1c:	89 83       	std	Y+1, r24	; 0x01
     e1e:	89 81       	ldd	r24, Y+1	; 0x01
     e20:	9a 81       	ldd	r25, Y+2	; 0x02
     e22:	85 30       	cpi	r24, 0x05	; 5
     e24:	91 05       	cpc	r25, r1
     e26:	14 f3       	brlt	.-60     	; 0xdec <match_passwords+0x22>
			if(first_password[i] == second_password[i])
				 continue;
			else
				return FALSE;
		}
		return TRUE;
     e28:	81 e0       	ldi	r24, 0x01	; 1
     e2a:	8f 83       	std	Y+7, r24	; 0x07
     e2c:	8f 81       	ldd	r24, Y+7	; 0x07
}
     e2e:	27 96       	adiw	r28, 0x07	; 7
     e30:	0f b6       	in	r0, 0x3f	; 63
     e32:	f8 94       	cli
     e34:	de bf       	out	0x3e, r29	; 62
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	cd bf       	out	0x3d, r28	; 61
     e3a:	cf 91       	pop	r28
     e3c:	df 91       	pop	r29
     e3e:	08 95       	ret

00000e40 <Save_Password_in_EEPROM>:

/***********************************************************************************************/
/*
 * Description : This Function saves the correct password in External EEPROM
*/
void Save_Password_in_EEPROM(const uint8* password){
     e40:	df 93       	push	r29
     e42:	cf 93       	push	r28
     e44:	00 d0       	rcall	.+0      	; 0xe46 <Save_Password_in_EEPROM+0x6>
     e46:	0f 92       	push	r0
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62
     e4c:	9b 83       	std	Y+3, r25	; 0x03
     e4e:	8a 83       	std	Y+2, r24	; 0x02
	for(uint8 i=0;i<PASSWORD_LENGTH;i++)
     e50:	19 82       	std	Y+1, r1	; 0x01
     e52:	13 c0       	rjmp	.+38     	; 0xe7a <Save_Password_in_EEPROM+0x3a>
		{
			/* Write Every digit of password in the external EEPROM */
			EEPROM_writeByte( (PASSWORD_LOCATION) + i, password[i]);
     e54:	89 81       	ldd	r24, Y+1	; 0x01
     e56:	48 2f       	mov	r20, r24
     e58:	50 e0       	ldi	r21, 0x00	; 0
     e5a:	89 81       	ldd	r24, Y+1	; 0x01
     e5c:	28 2f       	mov	r18, r24
     e5e:	30 e0       	ldi	r19, 0x00	; 0
     e60:	8a 81       	ldd	r24, Y+2	; 0x02
     e62:	9b 81       	ldd	r25, Y+3	; 0x03
     e64:	fc 01       	movw	r30, r24
     e66:	e2 0f       	add	r30, r18
     e68:	f3 1f       	adc	r31, r19
     e6a:	20 81       	ld	r18, Z
     e6c:	ca 01       	movw	r24, r20
     e6e:	62 2f       	mov	r22, r18
     e70:	0e 94 a1 0c 	call	0x1942	; 0x1942 <EEPROM_writeByte>
/***********************************************************************************************/
/*
 * Description : This Function saves the correct password in External EEPROM
*/
void Save_Password_in_EEPROM(const uint8* password){
	for(uint8 i=0;i<PASSWORD_LENGTH;i++)
     e74:	89 81       	ldd	r24, Y+1	; 0x01
     e76:	8f 5f       	subi	r24, 0xFF	; 255
     e78:	89 83       	std	Y+1, r24	; 0x01
     e7a:	89 81       	ldd	r24, Y+1	; 0x01
     e7c:	85 30       	cpi	r24, 0x05	; 5
     e7e:	50 f3       	brcs	.-44     	; 0xe54 <Save_Password_in_EEPROM+0x14>
		{
			/* Write Every digit of password in the external EEPROM */
			EEPROM_writeByte( (PASSWORD_LOCATION) + i, password[i]);
		}
}
     e80:	0f 90       	pop	r0
     e82:	0f 90       	pop	r0
     e84:	0f 90       	pop	r0
     e86:	cf 91       	pop	r28
     e88:	df 91       	pop	r29
     e8a:	08 95       	ret

00000e8c <AdjustPassword_FirstTime>:
/*
 * Description : This Function Saves the correct password in External EEPROM if
 * the Entered Passwords Are Matched
 */
uint8 AdjustPassword_FirstTime(uint8* first_password,uint8* second_password)
{
     e8c:	df 93       	push	r29
     e8e:	cf 93       	push	r28
     e90:	00 d0       	rcall	.+0      	; 0xe92 <AdjustPassword_FirstTime+0x6>
     e92:	00 d0       	rcall	.+0      	; 0xe94 <AdjustPassword_FirstTime+0x8>
     e94:	0f 92       	push	r0
     e96:	cd b7       	in	r28, 0x3d	; 61
     e98:	de b7       	in	r29, 0x3e	; 62
     e9a:	9a 83       	std	Y+2, r25	; 0x02
     e9c:	89 83       	std	Y+1, r24	; 0x01
     e9e:	7c 83       	std	Y+4, r23	; 0x04
     ea0:	6b 83       	std	Y+3, r22	; 0x03
	/* Receive the first password from HMIECU */
	receivePassword(first_password);
     ea2:	89 81       	ldd	r24, Y+1	; 0x01
     ea4:	9a 81       	ldd	r25, Y+2	; 0x02
     ea6:	0e 94 b7 06 	call	0xd6e	; 0xd6e <receivePassword>

	/* Receive the Second password from HMIECU */
	receivePassword(second_password);
     eaa:	8b 81       	ldd	r24, Y+3	; 0x03
     eac:	9c 81       	ldd	r25, Y+4	; 0x04
     eae:	0e 94 b7 06 	call	0xd6e	; 0xd6e <receivePassword>

	/* Save the password in External EEPROM if the 2 Passwords are matched */
	if(match_passwords(first_password,second_password))
     eb2:	89 81       	ldd	r24, Y+1	; 0x01
     eb4:	9a 81       	ldd	r25, Y+2	; 0x02
     eb6:	2b 81       	ldd	r18, Y+3	; 0x03
     eb8:	3c 81       	ldd	r19, Y+4	; 0x04
     eba:	b9 01       	movw	r22, r18
     ebc:	0e 94 e5 06 	call	0xdca	; 0xdca <match_passwords>
     ec0:	88 23       	and	r24, r24
     ec2:	39 f0       	breq	.+14     	; 0xed2 <AdjustPassword_FirstTime+0x46>
	{
		Save_Password_in_EEPROM(first_password);
     ec4:	89 81       	ldd	r24, Y+1	; 0x01
     ec6:	9a 81       	ldd	r25, Y+2	; 0x02
     ec8:	0e 94 20 07 	call	0xe40	; 0xe40 <Save_Password_in_EEPROM>
		return SUCCESS;
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	8d 83       	std	Y+5, r24	; 0x05
     ed0:	01 c0       	rjmp	.+2      	; 0xed4 <AdjustPassword_FirstTime+0x48>
	}
	else
	{
		return ERROR;
     ed2:	1d 82       	std	Y+5, r1	; 0x05
     ed4:	8d 81       	ldd	r24, Y+5	; 0x05
	}
}
     ed6:	0f 90       	pop	r0
     ed8:	0f 90       	pop	r0
     eda:	0f 90       	pop	r0
     edc:	0f 90       	pop	r0
     ede:	0f 90       	pop	r0
     ee0:	cf 91       	pop	r28
     ee2:	df 91       	pop	r29
     ee4:	08 95       	ret

00000ee6 <delayWithTimer>:
/*
 * Description : this function tells the timer to start counting with specific configuration
 * and give it how many interrupts you want
 */
void delayWithTimer(Timer_ConfigType* timer_config,uint8 interrupt_number)
{
     ee6:	df 93       	push	r29
     ee8:	cf 93       	push	r28
     eea:	00 d0       	rcall	.+0      	; 0xeec <delayWithTimer+0x6>
     eec:	0f 92       	push	r0
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
     ef2:	9a 83       	std	Y+2, r25	; 0x02
     ef4:	89 83       	std	Y+1, r24	; 0x01
     ef6:	6b 83       	std	Y+3, r22	; 0x03
	/*set Timer Configuration*/
	Timer_init(timer_config);
     ef8:	89 81       	ldd	r24, Y+1	; 0x01
     efa:	9a 81       	ldd	r25, Y+2	; 0x02
     efc:	0e 94 b3 0a 	call	0x1566	; 0x1566 <Timer_init>

	/* waiting until the timer count reaches the specified no_of_interrupts */
	while(timer_tick < interrupt_number);
     f00:	90 91 78 01 	lds	r25, 0x0178
     f04:	8b 81       	ldd	r24, Y+3	; 0x03
     f06:	98 17       	cp	r25, r24
     f08:	d8 f3       	brcs	.-10     	; 0xf00 <delayWithTimer+0x1a>

	/* Stop The Timer*/
	Timer_DeInit(timer_config->Timer_ID);
     f0a:	e9 81       	ldd	r30, Y+1	; 0x01
     f0c:	fa 81       	ldd	r31, Y+2	; 0x02
     f0e:	80 81       	ld	r24, Z
     f10:	0e 94 fa 0b 	call	0x17f4	; 0x17f4 <Timer_DeInit>

	/*reset number of ticks*/
	timer_tick = 0;
     f14:	10 92 78 01 	sts	0x0178, r1
}
     f18:	0f 90       	pop	r0
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
     f1e:	cf 91       	pop	r28
     f20:	df 91       	pop	r29
     f22:	08 95       	ret

00000f24 <getOption_From_HMIECU>:
/*****************************************************************************************/
/*
 * Description : it will get the option from user (Open door - Change Password)
 */
uint8 getOption_From_HMIECU(void)
{
     f24:	df 93       	push	r29
     f26:	cf 93       	push	r28
     f28:	cd b7       	in	r28, 0x3d	; 61
     f2a:	de b7       	in	r29, 0x3e	; 62
	/* Wait until HMI ECU reply that it is ready to receive  */
	while(UART_recieveByte()!= HMI_ECU_READY);
     f2c:	0e 94 a9 12 	call	0x2552	; 0x2552 <UART_recieveByte>
     f30:	80 32       	cpi	r24, 0x20	; 32
     f32:	e1 f7       	brne	.-8      	; 0xf2c <getOption_From_HMIECU+0x8>

	/* Send dummy byte to tell HMIECU that ControlECU is ready to start communication */
	UART_sendByte(CONTROL_ECU_READY);
     f34:	80 e1       	ldi	r24, 0x10	; 16
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	0e 94 7d 12 	call	0x24fa	; 0x24fa <UART_sendByte>

	return UART_recieveByte();
     f3c:	0e 94 a9 12 	call	0x2552	; 0x2552 <UART_recieveByte>
}
     f40:	cf 91       	pop	r28
     f42:	df 91       	pop	r29
     f44:	08 95       	ret

00000f46 <send_status_to_HMIECU>:

/*****************************************************************************************/
/*
 * Description : This function send status to HMI ECU (DOOR_IS_OPENING - DOOR_IS_CLOSING - DOOR_IS_CLOSED)
 */
void send_status_to_HMIECU(uint8 state){
     f46:	df 93       	push	r29
     f48:	cf 93       	push	r28
     f4a:	0f 92       	push	r0
     f4c:	cd b7       	in	r28, 0x3d	; 61
     f4e:	de b7       	in	r29, 0x3e	; 62
     f50:	89 83       	std	Y+1, r24	; 0x01

	/* Send dummy byte to tell HMIECU that ControlECU is ready to start communication */
	UART_sendByte(CONTROL_ECU_READY);
     f52:	80 e1       	ldi	r24, 0x10	; 16
     f54:	90 e0       	ldi	r25, 0x00	; 0
     f56:	0e 94 7d 12 	call	0x24fa	; 0x24fa <UART_sendByte>

	/* Wait until HMI ECU reply that it is ready to receive  */
	while(UART_recieveByte()!= HMI_ECU_READY);
     f5a:	0e 94 a9 12 	call	0x2552	; 0x2552 <UART_recieveByte>
     f5e:	80 32       	cpi	r24, 0x20	; 32
     f60:	e1 f7       	brne	.-8      	; 0xf5a <send_status_to_HMIECU+0x14>

	UART_sendByte(state);
     f62:	89 81       	ldd	r24, Y+1	; 0x01
     f64:	88 2f       	mov	r24, r24
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	0e 94 7d 12 	call	0x24fa	; 0x24fa <UART_sendByte>
}
     f6c:	0f 90       	pop	r0
     f6e:	cf 91       	pop	r28
     f70:	df 91       	pop	r29
     f72:	08 95       	ret

00000f74 <read_Password_in_EEPROM>:

/*
 * Description : This function read the saved paswword from External EERROM
*/
void read_Password_in_EEPROM(uint8* password)
{
     f74:	df 93       	push	r29
     f76:	cf 93       	push	r28
     f78:	00 d0       	rcall	.+0      	; 0xf7a <read_Password_in_EEPROM+0x6>
     f7a:	0f 92       	push	r0
     f7c:	cd b7       	in	r28, 0x3d	; 61
     f7e:	de b7       	in	r29, 0x3e	; 62
     f80:	9b 83       	std	Y+3, r25	; 0x03
     f82:	8a 83       	std	Y+2, r24	; 0x02
	for(uint8 i = 0; i < PASSWORD_LENGTH;i++)
     f84:	19 82       	std	Y+1, r1	; 0x01
     f86:	11 c0       	rjmp	.+34     	; 0xfaa <read_Password_in_EEPROM+0x36>
	{
		EEPROM_readByte(PASSWORD_LOCATION  + i,password+i);
     f88:	89 81       	ldd	r24, Y+1	; 0x01
     f8a:	48 2f       	mov	r20, r24
     f8c:	50 e0       	ldi	r21, 0x00	; 0
     f8e:	89 81       	ldd	r24, Y+1	; 0x01
     f90:	28 2f       	mov	r18, r24
     f92:	30 e0       	ldi	r19, 0x00	; 0
     f94:	8a 81       	ldd	r24, Y+2	; 0x02
     f96:	9b 81       	ldd	r25, Y+3	; 0x03
     f98:	28 0f       	add	r18, r24
     f9a:	39 1f       	adc	r19, r25
     f9c:	ca 01       	movw	r24, r20
     f9e:	b9 01       	movw	r22, r18
     fa0:	0e 94 e2 0c 	call	0x19c4	; 0x19c4 <EEPROM_readByte>
/*
 * Description : This function read the saved paswword from External EERROM
*/
void read_Password_in_EEPROM(uint8* password)
{
	for(uint8 i = 0; i < PASSWORD_LENGTH;i++)
     fa4:	89 81       	ldd	r24, Y+1	; 0x01
     fa6:	8f 5f       	subi	r24, 0xFF	; 255
     fa8:	89 83       	std	Y+1, r24	; 0x01
     faa:	89 81       	ldd	r24, Y+1	; 0x01
     fac:	85 30       	cpi	r24, 0x05	; 5
     fae:	60 f3       	brcs	.-40     	; 0xf88 <read_Password_in_EEPROM+0x14>
	{
		EEPROM_readByte(PASSWORD_LOCATION  + i,password+i);
	}
}
     fb0:	0f 90       	pop	r0
     fb2:	0f 90       	pop	r0
     fb4:	0f 90       	pop	r0
     fb6:	cf 91       	pop	r28
     fb8:	df 91       	pop	r29
     fba:	08 95       	ret

00000fbc <handelOpenDoorOption>:
 * if the user entered wrong password for three times:
 * the control ECU will Turn on buzzer alarm for 1 minute, send the status for HMI ECU (Error) ,
 * then  control ECU informs the HMI ECU  to continue the program After 1 minute.
*/
void handelOpenDoorOption(uint8* password,uint8* EEPROM_password)
{
     fbc:	df 93       	push	r29
     fbe:	cf 93       	push	r28
     fc0:	cd b7       	in	r28, 0x3d	; 61
     fc2:	de b7       	in	r29, 0x3e	; 62
     fc4:	a1 97       	sbiw	r28, 0x21	; 33
     fc6:	0f b6       	in	r0, 0x3f	; 63
     fc8:	f8 94       	cli
     fca:	de bf       	out	0x3e, r29	; 62
     fcc:	0f be       	out	0x3f, r0	; 63
     fce:	cd bf       	out	0x3d, r28	; 61
     fd0:	9a 8f       	std	Y+26, r25	; 0x1a
     fd2:	89 8f       	std	Y+25, r24	; 0x19
     fd4:	7c 8f       	std	Y+28, r23	; 0x1c
     fd6:	6b 8f       	std	Y+27, r22	; 0x1b
		 * 3) We will get the 15 seconds in 2 interrupts.
		 * 		      1(count) --> (128sec)    /  (62500 count)  ----> (8 sec)
		 * 4) the compare value = 62500
		*/

		Timer_ConfigType Timer1_config = {Timer1,Compare_mode,F_CPU_1024,0,0,62500};
     fd8:	ce 01       	movw	r24, r28
     fda:	01 96       	adiw	r24, 0x01	; 1
     fdc:	9e 8f       	std	Y+30, r25	; 0x1e
     fde:	8d 8f       	std	Y+29, r24	; 0x1d
     fe0:	a8 e6       	ldi	r26, 0x68	; 104
     fe2:	b1 e0       	ldi	r27, 0x01	; 1
     fe4:	b8 a3       	std	Y+32, r27	; 0x20
     fe6:	af 8f       	std	Y+31, r26	; 0x1f
     fe8:	b8 e0       	ldi	r27, 0x08	; 8
     fea:	b9 a3       	std	Y+33, r27	; 0x21
     fec:	ef 8d       	ldd	r30, Y+31	; 0x1f
     fee:	f8 a1       	ldd	r31, Y+32	; 0x20
     ff0:	00 80       	ld	r0, Z
     ff2:	8f 8d       	ldd	r24, Y+31	; 0x1f
     ff4:	98 a1       	ldd	r25, Y+32	; 0x20
     ff6:	01 96       	adiw	r24, 0x01	; 1
     ff8:	98 a3       	std	Y+32, r25	; 0x20
     ffa:	8f 8f       	std	Y+31, r24	; 0x1f
     ffc:	ad 8d       	ldd	r26, Y+29	; 0x1d
     ffe:	be 8d       	ldd	r27, Y+30	; 0x1e
    1000:	0c 92       	st	X, r0
    1002:	ed 8d       	ldd	r30, Y+29	; 0x1d
    1004:	fe 8d       	ldd	r31, Y+30	; 0x1e
    1006:	31 96       	adiw	r30, 0x01	; 1
    1008:	fe 8f       	std	Y+30, r31	; 0x1e
    100a:	ed 8f       	std	Y+29, r30	; 0x1d
    100c:	f9 a1       	ldd	r31, Y+33	; 0x21
    100e:	f1 50       	subi	r31, 0x01	; 1
    1010:	f9 a3       	std	Y+33, r31	; 0x21
    1012:	89 a1       	ldd	r24, Y+33	; 0x21
    1014:	88 23       	and	r24, r24
    1016:	51 f7       	brne	.-44     	; 0xfec <handelOpenDoorOption+0x30>

		/* receive the password from the HMI ECU */
		receivePassword(password);
    1018:	89 8d       	ldd	r24, Y+25	; 0x19
    101a:	9a 8d       	ldd	r25, Y+26	; 0x1a
    101c:	0e 94 b7 06 	call	0xd6e	; 0xd6e <receivePassword>

		/*get the password saved in EEPROM*/
		read_Password_in_EEPROM(EEPROM_password);
    1020:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1022:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1024:	0e 94 ba 07 	call	0xf74	; 0xf74 <read_Password_in_EEPROM>

		/*check the two password*/
		if(match_passwords(password,EEPROM_password) == TRUE)
    1028:	89 8d       	ldd	r24, Y+25	; 0x19
    102a:	9a 8d       	ldd	r25, Y+26	; 0x1a
    102c:	2b 8d       	ldd	r18, Y+27	; 0x1b
    102e:	3c 8d       	ldd	r19, Y+28	; 0x1c
    1030:	b9 01       	movw	r22, r18
    1032:	0e 94 e5 06 	call	0xdca	; 0xdca <match_passwords>
    1036:	81 30       	cpi	r24, 0x01	; 1
    1038:	d9 f5       	brne	.+118    	; 0x10b0 <handelOpenDoorOption+0xf4>
		{
			/*if they match open the door and send the status to inform the HMI ECU*/
			send_status_to_HMIECU(DOOR_IS_OPENING);
    103a:	82 e2       	ldi	r24, 0x22	; 34
    103c:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>

			/* Dc motor will rotates for 15 seconds to open the door */
			DcMotor_Rotate(CW,100);
    1040:	81 e0       	ldi	r24, 0x01	; 1
    1042:	64 e6       	ldi	r22, 0x64	; 100
    1044:	0e 94 9b 10 	call	0x2136	; 0x2136 <DcMotor_Rotate>

			/*start counting 15 seconds*/
			delayWithTimer(&Timer1_config,2);
    1048:	ce 01       	movw	r24, r28
    104a:	01 96       	adiw	r24, 0x01	; 1
    104c:	62 e0       	ldi	r22, 0x02	; 2
    104e:	0e 94 73 07 	call	0xee6	; 0xee6 <delayWithTimer>

			/*after 15 seconds the motor will stop for 3 seconds*/
			DcMotor_Rotate(STOP,0);
    1052:	80 e0       	ldi	r24, 0x00	; 0
    1054:	60 e0       	ldi	r22, 0x00	; 0
    1056:	0e 94 9b 10 	call	0x2136	; 0x2136 <DcMotor_Rotate>
			 * 2) F_Timer1 = 8M/1024 ~ 7813hz => T_Count = 1/7813 = (128sec)
			 * 3) We will get the 3 seconds in 1 interrupt.
			 *   1(count) --> (128sec)    /  (23438 count)  ----> (3 sec)
			 * 4) the compare value = 23438
			 */
			Timer_ConfigType Timer1_config_three_seconds = {Timer1,Compare_mode,F_CPU_1024,0,23438};
    105a:	88 e0       	ldi	r24, 0x08	; 8
    105c:	fe 01       	movw	r30, r28
    105e:	39 96       	adiw	r30, 0x09	; 9
    1060:	df 01       	movw	r26, r30
    1062:	98 2f       	mov	r25, r24
    1064:	1d 92       	st	X+, r1
    1066:	9a 95       	dec	r25
    1068:	e9 f7       	brne	.-6      	; 0x1064 <handelOpenDoorOption+0xa8>
    106a:	81 e0       	ldi	r24, 0x01	; 1
    106c:	89 87       	std	Y+9, r24	; 0x09
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	8a 87       	std	Y+10, r24	; 0x0a
    1072:	85 e0       	ldi	r24, 0x05	; 5
    1074:	8b 87       	std	Y+11, r24	; 0x0b
    1076:	8e e8       	ldi	r24, 0x8E	; 142
    1078:	9b e5       	ldi	r25, 0x5B	; 91
    107a:	9e 87       	std	Y+14, r25	; 0x0e
    107c:	8d 87       	std	Y+13, r24	; 0x0d

			/* wait 3 sconds*/
			delayWithTimer(&Timer1_config_three_seconds,1);
    107e:	ce 01       	movw	r24, r28
    1080:	09 96       	adiw	r24, 0x09	; 9
    1082:	61 e0       	ldi	r22, 0x01	; 1
    1084:	0e 94 73 07 	call	0xee6	; 0xee6 <delayWithTimer>

			/* send status to HMIECU to inform it that the door is closing*/
			send_status_to_HMIECU(DOOR_IS_CLOSING);
    1088:	83 e3       	ldi	r24, 0x33	; 51
    108a:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>

			/*  Dc motor will rotates Anti-Clockwise for 15 seconds to close the door*/
			DcMotor_Rotate(A_CW,100);
    108e:	82 e0       	ldi	r24, 0x02	; 2
    1090:	64 e6       	ldi	r22, 0x64	; 100
    1092:	0e 94 9b 10 	call	0x2136	; 0x2136 <DcMotor_Rotate>

			delayWithTimer(&Timer1_config,2);
    1096:	ce 01       	movw	r24, r28
    1098:	01 96       	adiw	r24, 0x01	; 1
    109a:	62 e0       	ldi	r22, 0x02	; 2
    109c:	0e 94 73 07 	call	0xee6	; 0xee6 <delayWithTimer>

			DcMotor_Rotate(STOP,0);
    10a0:	80 e0       	ldi	r24, 0x00	; 0
    10a2:	60 e0       	ldi	r22, 0x00	; 0
    10a4:	0e 94 9b 10 	call	0x2136	; 0x2136 <DcMotor_Rotate>

			/* to let HMI ECU knows to stop displaying DOOR_IS_CLOSING */
			send_status_to_HMIECU(DOOR_IS_CLOSED);
    10a8:	84 e4       	ldi	r24, 0x44	; 68
    10aa:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>
    10ae:	2a c0       	rjmp	.+84     	; 0x1104 <handelOpenDoorOption+0x148>
			break;
		}
		else
		{
			WrongPasswordCounts++;
    10b0:	80 91 79 01 	lds	r24, 0x0179
    10b4:	8f 5f       	subi	r24, 0xFF	; 255
    10b6:	80 93 79 01 	sts	0x0179, r24
			if(WrongPasswordCounts < 3)
    10ba:	80 91 79 01 	lds	r24, 0x0179
    10be:	83 30       	cpi	r24, 0x03	; 3
    10c0:	20 f4       	brcc	.+8      	; 0x10ca <handelOpenDoorOption+0x10e>
			{
				send_status_to_HMIECU(PASSWORD_DISMATCH);
    10c2:	80 e0       	ldi	r24, 0x00	; 0
    10c4:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>
    10c8:	87 cf       	rjmp	.-242    	; 0xfd8 <handelOpenDoorOption+0x1c>
			}
			else
			{
				/*reset the counter to be able to use it again*/
				WrongPasswordCounts = 0;
    10ca:	10 92 79 01 	sts	0x0179, r1

				/*tell HMI ECU to display error message*/
				send_status_to_HMIECU(ERROR_MESSAGE);
    10ce:	8f ef       	ldi	r24, 0xFF	; 255
    10d0:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>

				/*START the alarm*/
				Buzzer_on();
    10d4:	0e 94 89 0c 	call	0x1912	; 0x1912 <Buzzer_on>
				 * 2) F_Timer1 = 8M/1024 ~ 7813hz => T_Count = 1/7813 = (128sec)
				 * 3) to count 60 seconds we need 8 interrupts.
				 * 		1(count) --> (128sec)    /  (65535 count)  ----> (8 sec)
				 * 4) we will work with timer 1 overflow mode
				 */
				Timer_ConfigType s_timer1_config = {Timer1,NormalMode,F_CPU_1024,0,0};
    10d8:	88 e0       	ldi	r24, 0x08	; 8
    10da:	fe 01       	movw	r30, r28
    10dc:	71 96       	adiw	r30, 0x11	; 17
    10de:	df 01       	movw	r26, r30
    10e0:	98 2f       	mov	r25, r24
    10e2:	1d 92       	st	X+, r1
    10e4:	9a 95       	dec	r25
    10e6:	e9 f7       	brne	.-6      	; 0x10e2 <handelOpenDoorOption+0x126>
    10e8:	81 e0       	ldi	r24, 0x01	; 1
    10ea:	89 8b       	std	Y+17, r24	; 0x11
    10ec:	85 e0       	ldi	r24, 0x05	; 5
    10ee:	8b 8b       	std	Y+19, r24	; 0x13

				/* waiting 1 minute using timer 1*/
				delayWithTimer(&s_timer1_config,7);
    10f0:	ce 01       	movw	r24, r28
    10f2:	41 96       	adiw	r24, 0x11	; 17
    10f4:	67 e0       	ldi	r22, 0x07	; 7
    10f6:	0e 94 73 07 	call	0xee6	; 0xee6 <delayWithTimer>

				/*stop the alarm*/
				Buzzer_off();
    10fa:	0e 94 95 0c 	call	0x192a	; 0x192a <Buzzer_off>

				/*tell HMI ECU to display the main menu again*/
				send_status_to_HMIECU(CONTINUE_PROGRAM);
    10fe:	85 e5       	ldi	r24, 0x55	; 85
    1100:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>
				break;
			}
		}
	}
}
    1104:	a1 96       	adiw	r28, 0x21	; 33
    1106:	0f b6       	in	r0, 0x3f	; 63
    1108:	f8 94       	cli
    110a:	de bf       	out	0x3e, r29	; 62
    110c:	0f be       	out	0x3f, r0	; 63
    110e:	cd bf       	out	0x3d, r28	; 61
    1110:	cf 91       	pop	r28
    1112:	df 91       	pop	r29
    1114:	08 95       	ret

00001116 <handleChangePasswordOption>:
/*
 * Description : This function will take 2 passwords , first one is the password which user entered ,
 * the second one is the password saved in External EEPROM and it will compare the 2 passwords :
 * if they match : save the new password
 */
void handleChangePasswordOption(uint8* password,uint8* EEPROM_password){
    1116:	df 93       	push	r29
    1118:	cf 93       	push	r28
    111a:	cd b7       	in	r28, 0x3d	; 61
    111c:	de b7       	in	r29, 0x3e	; 62
    111e:	2c 97       	sbiw	r28, 0x0c	; 12
    1120:	0f b6       	in	r0, 0x3f	; 63
    1122:	f8 94       	cli
    1124:	de bf       	out	0x3e, r29	; 62
    1126:	0f be       	out	0x3f, r0	; 63
    1128:	cd bf       	out	0x3d, r28	; 61
    112a:	9a 87       	std	Y+10, r25	; 0x0a
    112c:	89 87       	std	Y+9, r24	; 0x09
    112e:	7c 87       	std	Y+12, r23	; 0x0c
    1130:	6b 87       	std	Y+11, r22	; 0x0b
	while(1){

		/* receive the password from the HMI ECU */
		receivePassword(password);
    1132:	89 85       	ldd	r24, Y+9	; 0x09
    1134:	9a 85       	ldd	r25, Y+10	; 0x0a
    1136:	0e 94 b7 06 	call	0xd6e	; 0xd6e <receivePassword>

		/*get the password saved in EEPROM*/
		read_Password_in_EEPROM(EEPROM_password);
    113a:	8b 85       	ldd	r24, Y+11	; 0x0b
    113c:	9c 85       	ldd	r25, Y+12	; 0x0c
    113e:	0e 94 ba 07 	call	0xf74	; 0xf74 <read_Password_in_EEPROM>

		/* check the two password*/
		if(match_passwords(password,EEPROM_password) == TRUE)
    1142:	89 85       	ldd	r24, Y+9	; 0x09
    1144:	9a 85       	ldd	r25, Y+10	; 0x0a
    1146:	2b 85       	ldd	r18, Y+11	; 0x0b
    1148:	3c 85       	ldd	r19, Y+12	; 0x0c
    114a:	b9 01       	movw	r22, r18
    114c:	0e 94 e5 06 	call	0xdca	; 0xdca <match_passwords>
    1150:	81 30       	cpi	r24, 0x01	; 1
    1152:	b1 f4       	brne	.+44     	; 0x1180 <handleChangePasswordOption+0x6a>
		{
			/* if they match change the password in EEPROM and send the status to inform the HMIECU*/
			send_status_to_HMIECU(PASSWORD_MATCH);
    1154:	81 e1       	ldi	r24, 0x11	; 17
    1156:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>

			while(1)
			{
				/* save the password received from HMI ECU IN EEPROM*/
				if(AdjustPassword_FirstTime(password,EEPROM_password) == SUCCESS)
    115a:	89 85       	ldd	r24, Y+9	; 0x09
    115c:	9a 85       	ldd	r25, Y+10	; 0x0a
    115e:	2b 85       	ldd	r18, Y+11	; 0x0b
    1160:	3c 85       	ldd	r19, Y+12	; 0x0c
    1162:	b9 01       	movw	r22, r18
    1164:	0e 94 46 07 	call	0xe8c	; 0xe8c <AdjustPassword_FirstTime>
    1168:	81 30       	cpi	r24, 0x01	; 1
    116a:	31 f4       	brne	.+12     	; 0x1178 <handleChangePasswordOption+0x62>
				{
					send_status_to_HMIECU(PASSWORD_MATCH);
    116c:	81 e1       	ldi	r24, 0x11	; 17
    116e:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>
				{
					send_status_to_HMIECU(PASSWORD_DISMATCH);
				}
			}

			WrongPasswordCounts = 0;
    1172:	10 92 79 01 	sts	0x0179, r1
    1176:	2e c0       	rjmp	.+92     	; 0x11d4 <handleChangePasswordOption+0xbe>
					send_status_to_HMIECU(PASSWORD_MATCH);
					break;
				}
				else
				{
					send_status_to_HMIECU(PASSWORD_DISMATCH);
    1178:	80 e0       	ldi	r24, 0x00	; 0
    117a:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>
    117e:	ed cf       	rjmp	.-38     	; 0x115a <handleChangePasswordOption+0x44>
			break;
		}

		else
		{
			WrongPasswordCounts++;
    1180:	80 91 79 01 	lds	r24, 0x0179
    1184:	8f 5f       	subi	r24, 0xFF	; 255
    1186:	80 93 79 01 	sts	0x0179, r24
			if(WrongPasswordCounts < 3)
    118a:	80 91 79 01 	lds	r24, 0x0179
    118e:	83 30       	cpi	r24, 0x03	; 3
    1190:	20 f4       	brcc	.+8      	; 0x119a <handleChangePasswordOption+0x84>
			{
				send_status_to_HMIECU(PASSWORD_DISMATCH);
    1192:	80 e0       	ldi	r24, 0x00	; 0
    1194:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>
    1198:	cc cf       	rjmp	.-104    	; 0x1132 <handleChangePasswordOption+0x1c>
			}
			else
			{
				/*reset the wrong password counter */
				WrongPasswordCounts = 0;
    119a:	10 92 79 01 	sts	0x0179, r1

				/*tell HMI ECU to display error message*/
				send_status_to_HMIECU(ERROR_MESSAGE);
    119e:	8f ef       	ldi	r24, 0xFF	; 255
    11a0:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>

				/* START the alarm*/
				Buzzer_on();
    11a4:	0e 94 89 0c 	call	0x1912	; 0x1912 <Buzzer_on>
				 * 2) F_Timer1 = 8M/1024 ~ 7813hz => T_Count = 1/7813 = (128sec)
				 * 3) to count 60 seconds we need 8 interrupts.
				 * 		1(count) --> (128sec)    /  (65535 count)  ----> (8 sec)
				 * 4) We will work with timer 1 overflow mode
				 */
				Timer_ConfigType s_timer1_config = {Timer1,NormalMode,F_CPU_1024,0,0};
    11a8:	88 e0       	ldi	r24, 0x08	; 8
    11aa:	fe 01       	movw	r30, r28
    11ac:	31 96       	adiw	r30, 0x01	; 1
    11ae:	df 01       	movw	r26, r30
    11b0:	98 2f       	mov	r25, r24
    11b2:	1d 92       	st	X+, r1
    11b4:	9a 95       	dec	r25
    11b6:	e9 f7       	brne	.-6      	; 0x11b2 <handleChangePasswordOption+0x9c>
    11b8:	81 e0       	ldi	r24, 0x01	; 1
    11ba:	89 83       	std	Y+1, r24	; 0x01
    11bc:	85 e0       	ldi	r24, 0x05	; 5
    11be:	8b 83       	std	Y+3, r24	; 0x03

				/*waiting 1 minute using timer 1*/
				delayWithTimer(&s_timer1_config,8);
    11c0:	ce 01       	movw	r24, r28
    11c2:	01 96       	adiw	r24, 0x01	; 1
    11c4:	68 e0       	ldi	r22, 0x08	; 8
    11c6:	0e 94 73 07 	call	0xee6	; 0xee6 <delayWithTimer>

				/*stop the alarm*/
				Buzzer_off();
    11ca:	0e 94 95 0c 	call	0x192a	; 0x192a <Buzzer_off>

				/*tell HMI ECU to display the main menu again*/
				send_status_to_HMIECU(CONTINUE_PROGRAM);
    11ce:	85 e5       	ldi	r24, 0x55	; 85
    11d0:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>
				break;
		}
	}
}
}
    11d4:	2c 96       	adiw	r28, 0x0c	; 12
    11d6:	0f b6       	in	r0, 0x3f	; 63
    11d8:	f8 94       	cli
    11da:	de bf       	out	0x3e, r29	; 62
    11dc:	0f be       	out	0x3f, r0	; 63
    11de:	cd bf       	out	0x3d, r28	; 61
    11e0:	cf 91       	pop	r28
    11e2:	df 91       	pop	r29
    11e4:	08 95       	ret

000011e6 <handelTimer>:
/************************************************************************************************/

/*
 * Description : this is a call back function contains a global variable which increases Every ISR Execution
 */
void handelTimer(void){
    11e6:	df 93       	push	r29
    11e8:	cf 93       	push	r28
    11ea:	cd b7       	in	r28, 0x3d	; 61
    11ec:	de b7       	in	r29, 0x3e	; 62
	timer_tick++;
    11ee:	80 91 78 01 	lds	r24, 0x0178
    11f2:	8f 5f       	subi	r24, 0xFF	; 255
    11f4:	80 93 78 01 	sts	0x0178, r24
}
    11f8:	cf 91       	pop	r28
    11fa:	df 91       	pop	r29
    11fc:	08 95       	ret

000011fe <main>:
/*******************************************************************************************/

/*******************************************************************************
 *                             Main Function                                   *
 *******************************************************************************/
int main(void){
    11fe:	df 93       	push	r29
    1200:	cf 93       	push	r28
    1202:	cd b7       	in	r28, 0x3d	; 61
    1204:	de b7       	in	r29, 0x3e	; 62
    1206:	6e 97       	sbiw	r28, 0x1e	; 30
    1208:	0f b6       	in	r0, 0x3f	; 63
    120a:	f8 94       	cli
    120c:	de bf       	out	0x3e, r29	; 62
    120e:	0f be       	out	0x3f, r0	; 63
    1210:	cd bf       	out	0x3d, r28	; 61

	/*to hold the selected option from HMI ECU*/
	uint8 selected_option;

	/* UART configuration*/
	UART_ConfigType s_uart_config = {Eight_bits,Disabled,one_bit,Double_Speed_mode,UART_BAUD_RATE};
    1212:	ce 01       	movw	r24, r28
    1214:	0c 96       	adiw	r24, 0x0c	; 12
    1216:	9b 8f       	std	Y+27, r25	; 0x1b
    1218:	8a 8f       	std	Y+26, r24	; 0x1a
    121a:	a0 e7       	ldi	r26, 0x70	; 112
    121c:	b1 e0       	ldi	r27, 0x01	; 1
    121e:	bd 8f       	std	Y+29, r27	; 0x1d
    1220:	ac 8f       	std	Y+28, r26	; 0x1c
    1222:	b8 e0       	ldi	r27, 0x08	; 8
    1224:	be 8f       	std	Y+30, r27	; 0x1e
    1226:	ec 8d       	ldd	r30, Y+28	; 0x1c
    1228:	fd 8d       	ldd	r31, Y+29	; 0x1d
    122a:	00 80       	ld	r0, Z
    122c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    122e:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1230:	01 96       	adiw	r24, 0x01	; 1
    1232:	9d 8f       	std	Y+29, r25	; 0x1d
    1234:	8c 8f       	std	Y+28, r24	; 0x1c
    1236:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1238:	bb 8d       	ldd	r27, Y+27	; 0x1b
    123a:	0c 92       	st	X, r0
    123c:	ea 8d       	ldd	r30, Y+26	; 0x1a
    123e:	fb 8d       	ldd	r31, Y+27	; 0x1b
    1240:	31 96       	adiw	r30, 0x01	; 1
    1242:	fb 8f       	std	Y+27, r31	; 0x1b
    1244:	ea 8f       	std	Y+26, r30	; 0x1a
    1246:	fe 8d       	ldd	r31, Y+30	; 0x1e
    1248:	f1 50       	subi	r31, 0x01	; 1
    124a:	fe 8f       	std	Y+30, r31	; 0x1e
    124c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    124e:	88 23       	and	r24, r24
    1250:	51 f7       	brne	.-44     	; 0x1226 <main+0x28>

	/* I2C configuration*/
	TWI_ConfigType s_twi_config = {100000,CONTROL_ECU_ADDRESS};
    1252:	86 e0       	ldi	r24, 0x06	; 6
    1254:	fe 01       	movw	r30, r28
    1256:	74 96       	adiw	r30, 0x14	; 20
    1258:	df 01       	movw	r26, r30
    125a:	98 2f       	mov	r25, r24
    125c:	1d 92       	st	X+, r1
    125e:	9a 95       	dec	r25
    1260:	e9 f7       	brne	.-6      	; 0x125c <main+0x5e>
    1262:	80 ea       	ldi	r24, 0xA0	; 160
    1264:	96 e8       	ldi	r25, 0x86	; 134
    1266:	a1 e0       	ldi	r26, 0x01	; 1
    1268:	b0 e0       	ldi	r27, 0x00	; 0
    126a:	8c 8b       	std	Y+20, r24	; 0x14
    126c:	9d 8b       	std	Y+21, r25	; 0x15
    126e:	ae 8b       	std	Y+22, r26	; 0x16
    1270:	bf 8b       	std	Y+23, r27	; 0x17
    1272:	84 e4       	ldi	r24, 0x44	; 68
    1274:	88 8f       	std	Y+24, r24	; 0x18

	/*setting the callback function*/
	Timer1_setCallBack(handelTimer);
    1276:	83 ef       	ldi	r24, 0xF3	; 243
    1278:	98 e0       	ldi	r25, 0x08	; 8
    127a:	0e 94 d6 0b 	call	0x17ac	; 0x17ac <Timer1_setCallBack>

	/* 	calling the init functions for each driver */

	/* initialize the UART driver*/
	UART_init(&s_uart_config);
    127e:	ce 01       	movw	r24, r28
    1280:	0c 96       	adiw	r24, 0x0c	; 12
    1282:	0e 94 cf 11 	call	0x239e	; 0x239e <UART_init>

	/* initialise the I2C driver*/
	TWI_init(&s_twi_config);
    1286:	ce 01       	movw	r24, r28
    1288:	44 96       	adiw	r24, 0x14	; 20
    128a:	0e 94 47 11 	call	0x228e	; 0x228e <TWI_init>


	/* initialise the buzzer external driver*/
	Buzzer_init();
    128e:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <Buzzer_init>

	/* initialise the motor external driver*/
	DcMotor_Init();
    1292:	0e 94 80 10 	call	0x2100	; 0x2100 <DcMotor_Init>

	/*set the I-bit to be able to use the timer driver*/
	SREG |= (1<<7);
    1296:	af e5       	ldi	r26, 0x5F	; 95
    1298:	b0 e0       	ldi	r27, 0x00	; 0
    129a:	ef e5       	ldi	r30, 0x5F	; 95
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	80 68       	ori	r24, 0x80	; 128
    12a2:	8c 93       	st	X, r24

	/* this loop keeps taking inputs until two matches */
	while(1){
		/*check if the passwords sent by HMI_ECU are identical and send to it the status*/
		if(AdjustPassword_FirstTime(first_password,second_password) == SUCCESS)
    12a4:	ce 01       	movw	r24, r28
    12a6:	02 96       	adiw	r24, 0x02	; 2
    12a8:	9e 01       	movw	r18, r28
    12aa:	29 5f       	subi	r18, 0xF9	; 249
    12ac:	3f 4f       	sbci	r19, 0xFF	; 255
    12ae:	b9 01       	movw	r22, r18
    12b0:	0e 94 46 07 	call	0xe8c	; 0xe8c <AdjustPassword_FirstTime>
    12b4:	81 30       	cpi	r24, 0x01	; 1
    12b6:	21 f4       	brne	.+8      	; 0x12c0 <main+0xc2>
		{
			send_status_to_HMIECU(PASSWORD_MATCH);
    12b8:	81 e1       	ldi	r24, 0x11	; 17
    12ba:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>
    12be:	04 c0       	rjmp	.+8      	; 0x12c8 <main+0xca>
			break;
		}
		else
		{
			send_status_to_HMIECU(PASSWORD_DISMATCH);
    12c0:	80 e0       	ldi	r24, 0x00	; 0
    12c2:	0e 94 a3 07 	call	0xf46	; 0xf46 <send_status_to_HMIECU>
    12c6:	ee cf       	rjmp	.-36     	; 0x12a4 <main+0xa6>
		}
	}
	/* This loop to control the selected options taken by user */
	while(1){
			/* receive the option from HMI ECU*/
			selected_option = getOption_From_HMIECU();
    12c8:	0e 94 92 07 	call	0xf24	; 0xf24 <getOption_From_HMIECU>
    12cc:	89 83       	std	Y+1, r24	; 0x01

/* reset the wrong password counter to turn on the alarm  after three consecutive wrong passwords*/
			WrongPasswordCounts = 0;
    12ce:	10 92 79 01 	sts	0x0179, r1

			if(selected_option == OPEN_DOOR_OPTION)
    12d2:	89 81       	ldd	r24, Y+1	; 0x01
    12d4:	8b 32       	cpi	r24, 0x2B	; 43
    12d6:	49 f4       	brne	.+18     	; 0x12ea <main+0xec>
			{
				handelOpenDoorOption(first_password,second_password);
    12d8:	ce 01       	movw	r24, r28
    12da:	02 96       	adiw	r24, 0x02	; 2
    12dc:	9e 01       	movw	r18, r28
    12de:	29 5f       	subi	r18, 0xF9	; 249
    12e0:	3f 4f       	sbci	r19, 0xFF	; 255
    12e2:	b9 01       	movw	r22, r18
    12e4:	0e 94 de 07 	call	0xfbc	; 0xfbc <handelOpenDoorOption>
    12e8:	ef cf       	rjmp	.-34     	; 0x12c8 <main+0xca>
			}

			else if(selected_option == CHANGE_PASSWORD_OPTION)
    12ea:	89 81       	ldd	r24, Y+1	; 0x01
    12ec:	8d 32       	cpi	r24, 0x2D	; 45
    12ee:	61 f7       	brne	.-40     	; 0x12c8 <main+0xca>
			{
				handleChangePasswordOption(first_password,second_password);
    12f0:	ce 01       	movw	r24, r28
    12f2:	02 96       	adiw	r24, 0x02	; 2
    12f4:	9e 01       	movw	r18, r28
    12f6:	29 5f       	subi	r18, 0xF9	; 249
    12f8:	3f 4f       	sbci	r19, 0xFF	; 255
    12fa:	b9 01       	movw	r22, r18
    12fc:	0e 94 8b 08 	call	0x1116	; 0x1116 <handleChangePasswordOption>
    1300:	e3 cf       	rjmp	.-58     	; 0x12c8 <main+0xca>

00001302 <__vector_9>:
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

/******************************* ISR For Timer0 Normal (Overflow) Mode *********************************/
ISR(TIMER0_OVF_vect)
{
    1302:	1f 92       	push	r1
    1304:	0f 92       	push	r0
    1306:	0f b6       	in	r0, 0x3f	; 63
    1308:	0f 92       	push	r0
    130a:	11 24       	eor	r1, r1
    130c:	2f 93       	push	r18
    130e:	3f 93       	push	r19
    1310:	4f 93       	push	r20
    1312:	5f 93       	push	r21
    1314:	6f 93       	push	r22
    1316:	7f 93       	push	r23
    1318:	8f 93       	push	r24
    131a:	9f 93       	push	r25
    131c:	af 93       	push	r26
    131e:	bf 93       	push	r27
    1320:	ef 93       	push	r30
    1322:	ff 93       	push	r31
    1324:	df 93       	push	r29
    1326:	cf 93       	push	r28
    1328:	cd b7       	in	r28, 0x3d	; 61
    132a:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr0 != NULL_PTR)
    132c:	80 91 7a 01 	lds	r24, 0x017A
    1330:	90 91 7b 01 	lds	r25, 0x017B
    1334:	00 97       	sbiw	r24, 0x00	; 0
    1336:	29 f0       	breq	.+10     	; 0x1342 <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after Timer0 Overflow Occurs*/
		(*g_callBackPtr0)(); /* call the function of Timer0 ISR using pointer to function g_callBackPtr0(); */
    1338:	e0 91 7a 01 	lds	r30, 0x017A
    133c:	f0 91 7b 01 	lds	r31, 0x017B
    1340:	09 95       	icall
	}
}
    1342:	cf 91       	pop	r28
    1344:	df 91       	pop	r29
    1346:	ff 91       	pop	r31
    1348:	ef 91       	pop	r30
    134a:	bf 91       	pop	r27
    134c:	af 91       	pop	r26
    134e:	9f 91       	pop	r25
    1350:	8f 91       	pop	r24
    1352:	7f 91       	pop	r23
    1354:	6f 91       	pop	r22
    1356:	5f 91       	pop	r21
    1358:	4f 91       	pop	r20
    135a:	3f 91       	pop	r19
    135c:	2f 91       	pop	r18
    135e:	0f 90       	pop	r0
    1360:	0f be       	out	0x3f, r0	; 63
    1362:	0f 90       	pop	r0
    1364:	1f 90       	pop	r1
    1366:	18 95       	reti

00001368 <__vector_19>:

/******************************* ISR For Timer0 Compare Match Mode **************************************/
ISR(TIMER0_COMP_vect)
{
    1368:	1f 92       	push	r1
    136a:	0f 92       	push	r0
    136c:	0f b6       	in	r0, 0x3f	; 63
    136e:	0f 92       	push	r0
    1370:	11 24       	eor	r1, r1
    1372:	2f 93       	push	r18
    1374:	3f 93       	push	r19
    1376:	4f 93       	push	r20
    1378:	5f 93       	push	r21
    137a:	6f 93       	push	r22
    137c:	7f 93       	push	r23
    137e:	8f 93       	push	r24
    1380:	9f 93       	push	r25
    1382:	af 93       	push	r26
    1384:	bf 93       	push	r27
    1386:	ef 93       	push	r30
    1388:	ff 93       	push	r31
    138a:	df 93       	push	r29
    138c:	cf 93       	push	r28
    138e:	cd b7       	in	r28, 0x3d	; 61
    1390:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr0 != NULL_PTR)
    1392:	80 91 7a 01 	lds	r24, 0x017A
    1396:	90 91 7b 01 	lds	r25, 0x017B
    139a:	00 97       	sbiw	r24, 0x00	; 0
    139c:	29 f0       	breq	.+10     	; 0x13a8 <__vector_19+0x40>
	{
		/* Call the Call Back function in the application after Timer0 Compare Match Occurs*/
		(*g_callBackPtr0)(); /* call the function of Timer0 ISR using pointer to function g_callBackPtr0(); */
    139e:	e0 91 7a 01 	lds	r30, 0x017A
    13a2:	f0 91 7b 01 	lds	r31, 0x017B
    13a6:	09 95       	icall
	}
}
    13a8:	cf 91       	pop	r28
    13aa:	df 91       	pop	r29
    13ac:	ff 91       	pop	r31
    13ae:	ef 91       	pop	r30
    13b0:	bf 91       	pop	r27
    13b2:	af 91       	pop	r26
    13b4:	9f 91       	pop	r25
    13b6:	8f 91       	pop	r24
    13b8:	7f 91       	pop	r23
    13ba:	6f 91       	pop	r22
    13bc:	5f 91       	pop	r21
    13be:	4f 91       	pop	r20
    13c0:	3f 91       	pop	r19
    13c2:	2f 91       	pop	r18
    13c4:	0f 90       	pop	r0
    13c6:	0f be       	out	0x3f, r0	; 63
    13c8:	0f 90       	pop	r0
    13ca:	1f 90       	pop	r1
    13cc:	18 95       	reti

000013ce <__vector_8>:

/******************************* ISR For Timer1 Normal (Overflow) Mode ***********************************/
ISR(TIMER1_OVF_vect)
{
    13ce:	1f 92       	push	r1
    13d0:	0f 92       	push	r0
    13d2:	0f b6       	in	r0, 0x3f	; 63
    13d4:	0f 92       	push	r0
    13d6:	11 24       	eor	r1, r1
    13d8:	2f 93       	push	r18
    13da:	3f 93       	push	r19
    13dc:	4f 93       	push	r20
    13de:	5f 93       	push	r21
    13e0:	6f 93       	push	r22
    13e2:	7f 93       	push	r23
    13e4:	8f 93       	push	r24
    13e6:	9f 93       	push	r25
    13e8:	af 93       	push	r26
    13ea:	bf 93       	push	r27
    13ec:	ef 93       	push	r30
    13ee:	ff 93       	push	r31
    13f0:	df 93       	push	r29
    13f2:	cf 93       	push	r28
    13f4:	cd b7       	in	r28, 0x3d	; 61
    13f6:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr1 != NULL_PTR)
    13f8:	80 91 7c 01 	lds	r24, 0x017C
    13fc:	90 91 7d 01 	lds	r25, 0x017D
    1400:	00 97       	sbiw	r24, 0x00	; 0
    1402:	29 f0       	breq	.+10     	; 0x140e <__vector_8+0x40>
	{
		/* Call the Call Back function in the application after Timer1 Overflow Occurs*/
		(*g_callBackPtr1)(); /* call the function of Timer1 ISR using pointer to function g_callBackPtr1(); */
    1404:	e0 91 7c 01 	lds	r30, 0x017C
    1408:	f0 91 7d 01 	lds	r31, 0x017D
    140c:	09 95       	icall
	}
}
    140e:	cf 91       	pop	r28
    1410:	df 91       	pop	r29
    1412:	ff 91       	pop	r31
    1414:	ef 91       	pop	r30
    1416:	bf 91       	pop	r27
    1418:	af 91       	pop	r26
    141a:	9f 91       	pop	r25
    141c:	8f 91       	pop	r24
    141e:	7f 91       	pop	r23
    1420:	6f 91       	pop	r22
    1422:	5f 91       	pop	r21
    1424:	4f 91       	pop	r20
    1426:	3f 91       	pop	r19
    1428:	2f 91       	pop	r18
    142a:	0f 90       	pop	r0
    142c:	0f be       	out	0x3f, r0	; 63
    142e:	0f 90       	pop	r0
    1430:	1f 90       	pop	r1
    1432:	18 95       	reti

00001434 <__vector_6>:

/******************************* ISR For Timer1 Compare Match Mode (Channel A) ***********************************/
ISR(TIMER1_COMPA_vect)
{
    1434:	1f 92       	push	r1
    1436:	0f 92       	push	r0
    1438:	0f b6       	in	r0, 0x3f	; 63
    143a:	0f 92       	push	r0
    143c:	11 24       	eor	r1, r1
    143e:	2f 93       	push	r18
    1440:	3f 93       	push	r19
    1442:	4f 93       	push	r20
    1444:	5f 93       	push	r21
    1446:	6f 93       	push	r22
    1448:	7f 93       	push	r23
    144a:	8f 93       	push	r24
    144c:	9f 93       	push	r25
    144e:	af 93       	push	r26
    1450:	bf 93       	push	r27
    1452:	ef 93       	push	r30
    1454:	ff 93       	push	r31
    1456:	df 93       	push	r29
    1458:	cf 93       	push	r28
    145a:	cd b7       	in	r28, 0x3d	; 61
    145c:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr1 != NULL_PTR)
    145e:	80 91 7c 01 	lds	r24, 0x017C
    1462:	90 91 7d 01 	lds	r25, 0x017D
    1466:	00 97       	sbiw	r24, 0x00	; 0
    1468:	29 f0       	breq	.+10     	; 0x1474 <__vector_6+0x40>
	{
		/* Call the Call Back function in the application after Timer1 Compare Match Occurs*/
		(*g_callBackPtr1)(); /* call the function of Timer1 ISR using pointer to function g_callBackPtr1(); */
    146a:	e0 91 7c 01 	lds	r30, 0x017C
    146e:	f0 91 7d 01 	lds	r31, 0x017D
    1472:	09 95       	icall
	}
}
    1474:	cf 91       	pop	r28
    1476:	df 91       	pop	r29
    1478:	ff 91       	pop	r31
    147a:	ef 91       	pop	r30
    147c:	bf 91       	pop	r27
    147e:	af 91       	pop	r26
    1480:	9f 91       	pop	r25
    1482:	8f 91       	pop	r24
    1484:	7f 91       	pop	r23
    1486:	6f 91       	pop	r22
    1488:	5f 91       	pop	r21
    148a:	4f 91       	pop	r20
    148c:	3f 91       	pop	r19
    148e:	2f 91       	pop	r18
    1490:	0f 90       	pop	r0
    1492:	0f be       	out	0x3f, r0	; 63
    1494:	0f 90       	pop	r0
    1496:	1f 90       	pop	r1
    1498:	18 95       	reti

0000149a <__vector_4>:

/******************************* ISR For Timer2 Normal (Overflow) Mode ***********************************/
ISR(TIMER2_OVF_vect)
{
    149a:	1f 92       	push	r1
    149c:	0f 92       	push	r0
    149e:	0f b6       	in	r0, 0x3f	; 63
    14a0:	0f 92       	push	r0
    14a2:	11 24       	eor	r1, r1
    14a4:	2f 93       	push	r18
    14a6:	3f 93       	push	r19
    14a8:	4f 93       	push	r20
    14aa:	5f 93       	push	r21
    14ac:	6f 93       	push	r22
    14ae:	7f 93       	push	r23
    14b0:	8f 93       	push	r24
    14b2:	9f 93       	push	r25
    14b4:	af 93       	push	r26
    14b6:	bf 93       	push	r27
    14b8:	ef 93       	push	r30
    14ba:	ff 93       	push	r31
    14bc:	df 93       	push	r29
    14be:	cf 93       	push	r28
    14c0:	cd b7       	in	r28, 0x3d	; 61
    14c2:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr2 != NULL_PTR)
    14c4:	80 91 7e 01 	lds	r24, 0x017E
    14c8:	90 91 7f 01 	lds	r25, 0x017F
    14cc:	00 97       	sbiw	r24, 0x00	; 0
    14ce:	29 f0       	breq	.+10     	; 0x14da <__vector_4+0x40>
	{
		/* Call the Call Back function in the application after Timer2 Overflow Occurs*/
		(*g_callBackPtr2)(); /* call the function of Timer2 ISR using pointer to function g_callBackPtr2(); */
    14d0:	e0 91 7e 01 	lds	r30, 0x017E
    14d4:	f0 91 7f 01 	lds	r31, 0x017F
    14d8:	09 95       	icall
	}
}
    14da:	cf 91       	pop	r28
    14dc:	df 91       	pop	r29
    14de:	ff 91       	pop	r31
    14e0:	ef 91       	pop	r30
    14e2:	bf 91       	pop	r27
    14e4:	af 91       	pop	r26
    14e6:	9f 91       	pop	r25
    14e8:	8f 91       	pop	r24
    14ea:	7f 91       	pop	r23
    14ec:	6f 91       	pop	r22
    14ee:	5f 91       	pop	r21
    14f0:	4f 91       	pop	r20
    14f2:	3f 91       	pop	r19
    14f4:	2f 91       	pop	r18
    14f6:	0f 90       	pop	r0
    14f8:	0f be       	out	0x3f, r0	; 63
    14fa:	0f 90       	pop	r0
    14fc:	1f 90       	pop	r1
    14fe:	18 95       	reti

00001500 <__vector_3>:

/******************************* ISR For Timer1 Compare Match Mode ***********************************/
ISR(TIMER2_COMP_vect)
{
    1500:	1f 92       	push	r1
    1502:	0f 92       	push	r0
    1504:	0f b6       	in	r0, 0x3f	; 63
    1506:	0f 92       	push	r0
    1508:	11 24       	eor	r1, r1
    150a:	2f 93       	push	r18
    150c:	3f 93       	push	r19
    150e:	4f 93       	push	r20
    1510:	5f 93       	push	r21
    1512:	6f 93       	push	r22
    1514:	7f 93       	push	r23
    1516:	8f 93       	push	r24
    1518:	9f 93       	push	r25
    151a:	af 93       	push	r26
    151c:	bf 93       	push	r27
    151e:	ef 93       	push	r30
    1520:	ff 93       	push	r31
    1522:	df 93       	push	r29
    1524:	cf 93       	push	r28
    1526:	cd b7       	in	r28, 0x3d	; 61
    1528:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr2 != NULL_PTR)
    152a:	80 91 7e 01 	lds	r24, 0x017E
    152e:	90 91 7f 01 	lds	r25, 0x017F
    1532:	00 97       	sbiw	r24, 0x00	; 0
    1534:	29 f0       	breq	.+10     	; 0x1540 <__vector_3+0x40>
	{
		/* Call the Call Back function in the application after Timer2 Compare Match Occurs*/
		(*g_callBackPtr2)(); /* call the function of Timer2 ISR using pointer to function g_callBackPtr2(); */
    1536:	e0 91 7e 01 	lds	r30, 0x017E
    153a:	f0 91 7f 01 	lds	r31, 0x017F
    153e:	09 95       	icall
	}
}
    1540:	cf 91       	pop	r28
    1542:	df 91       	pop	r29
    1544:	ff 91       	pop	r31
    1546:	ef 91       	pop	r30
    1548:	bf 91       	pop	r27
    154a:	af 91       	pop	r26
    154c:	9f 91       	pop	r25
    154e:	8f 91       	pop	r24
    1550:	7f 91       	pop	r23
    1552:	6f 91       	pop	r22
    1554:	5f 91       	pop	r21
    1556:	4f 91       	pop	r20
    1558:	3f 91       	pop	r19
    155a:	2f 91       	pop	r18
    155c:	0f 90       	pop	r0
    155e:	0f be       	out	0x3f, r0	; 63
    1560:	0f 90       	pop	r0
    1562:	1f 90       	pop	r1
    1564:	18 95       	reti

00001566 <Timer_init>:
 3- The Timer Prescalar
 4- The Timer Initial Value That will start counting from it
 5- The The Timer Compare Value (In Compare Mode Only)
*/
void Timer_init(const Timer_ConfigType* Timer_Config)
{
    1566:	df 93       	push	r29
    1568:	cf 93       	push	r28
    156a:	00 d0       	rcall	.+0      	; 0x156c <Timer_init+0x6>
    156c:	cd b7       	in	r28, 0x3d	; 61
    156e:	de b7       	in	r29, 0x3e	; 62
    1570:	9a 83       	std	Y+2, r25	; 0x02
    1572:	89 83       	std	Y+1, r24	; 0x01
	/*************************** Timer0 Initialization *********************************/
	if(Timer_Config->Timer_ID == Timer0)
    1574:	e9 81       	ldd	r30, Y+1	; 0x01
    1576:	fa 81       	ldd	r31, Y+2	; 0x02
    1578:	80 81       	ld	r24, Z
    157a:	88 23       	and	r24, r24
    157c:	09 f0       	breq	.+2      	; 0x1580 <Timer_init+0x1a>
    157e:	4e c0       	rjmp	.+156    	; 0x161c <Timer_init+0xb6>
	{

		if(Timer_Config->Timer_mode == NormalMode)
    1580:	e9 81       	ldd	r30, Y+1	; 0x01
    1582:	fa 81       	ldd	r31, Y+2	; 0x02
    1584:	81 81       	ldd	r24, Z+1	; 0x01
    1586:	88 23       	and	r24, r24
    1588:	f1 f4       	brne	.+60     	; 0x15c6 <Timer_init+0x60>
			* 1. Non PWM mode FOC0=1
			* 2. Normal Mode WGM01=0 & WGM00=0
			* 3. Normal Port Mode (OC0 Disconnected) COM00=0 & COM01=0
			* 4. Timer0 Prescalar is configured using CS2:0 in TCCR0 Register
			*/
			TCCR0 = (1<<FOC0) | ((Timer_Config->Prescalar) & 0x07);
    158a:	a3 e5       	ldi	r26, 0x53	; 83
    158c:	b0 e0       	ldi	r27, 0x00	; 0
    158e:	e9 81       	ldd	r30, Y+1	; 0x01
    1590:	fa 81       	ldd	r31, Y+2	; 0x02
    1592:	82 81       	ldd	r24, Z+2	; 0x02
    1594:	87 70       	andi	r24, 0x07	; 7
    1596:	80 68       	ori	r24, 0x80	; 128
    1598:	8c 93       	st	X, r24

			// Set Timer0 initial value
			TCNT0 = Timer_Config->Timer_Initial_value;
    159a:	a2 e5       	ldi	r26, 0x52	; 82
    159c:	b0 e0       	ldi	r27, 0x00	; 0
    159e:	e9 81       	ldd	r30, Y+1	; 0x01
    15a0:	fa 81       	ldd	r31, Y+2	; 0x02
    15a2:	84 81       	ldd	r24, Z+4	; 0x04
    15a4:	95 81       	ldd	r25, Z+5	; 0x05
    15a6:	8c 93       	st	X, r24

			// Timer0 Overflow Interrupt Enable
			TIMSK |= (1 << TOIE0);
    15a8:	a9 e5       	ldi	r26, 0x59	; 89
    15aa:	b0 e0       	ldi	r27, 0x00	; 0
    15ac:	e9 e5       	ldi	r30, 0x59	; 89
    15ae:	f0 e0       	ldi	r31, 0x00	; 0
    15b0:	80 81       	ld	r24, Z
    15b2:	81 60       	ori	r24, 0x01	; 1
    15b4:	8c 93       	st	X, r24

			// Global Interrupt Enable (I-bit)
			SREG  |= (1<<7);
    15b6:	af e5       	ldi	r26, 0x5F	; 95
    15b8:	b0 e0       	ldi	r27, 0x00	; 0
    15ba:	ef e5       	ldi	r30, 0x5F	; 95
    15bc:	f0 e0       	ldi	r31, 0x00	; 0
    15be:	80 81       	ld	r24, Z
    15c0:	80 68       	ori	r24, 0x80	; 128
    15c2:	8c 93       	st	X, r24
    15c4:	dc c0       	rjmp	.+440    	; 0x177e <Timer_init+0x218>
		}

		else if(Timer_Config->Timer_mode == Compare_mode)
    15c6:	e9 81       	ldd	r30, Y+1	; 0x01
    15c8:	fa 81       	ldd	r31, Y+2	; 0x02
    15ca:	81 81       	ldd	r24, Z+1	; 0x01
    15cc:	81 30       	cpi	r24, 0x01	; 1
    15ce:	09 f0       	breq	.+2      	; 0x15d2 <Timer_init+0x6c>
    15d0:	d6 c0       	rjmp	.+428    	; 0x177e <Timer_init+0x218>
			 * 1. Non PWM mode FOC0=1
			 * 2. Compare Match Mode WGM01=1 & WGM00=0
			 * 3. Disconnect OC0 COM00=0 & COM01=0
			 * 4. Timer0 Prescalar is configured using CS2:0 in TCCR0 Register
			*/
			TCCR0 = (1<<FOC0) | (1<<WGM01) |((Timer_Config->Prescalar) & 0x07);
    15d2:	a3 e5       	ldi	r26, 0x53	; 83
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	e9 81       	ldd	r30, Y+1	; 0x01
    15d8:	fa 81       	ldd	r31, Y+2	; 0x02
    15da:	82 81       	ldd	r24, Z+2	; 0x02
    15dc:	87 70       	andi	r24, 0x07	; 7
    15de:	88 68       	ori	r24, 0x88	; 136
    15e0:	8c 93       	st	X, r24

			// Set Timer0 initial value
			TCNT0 = Timer_Config->Timer_Initial_value;
    15e2:	a2 e5       	ldi	r26, 0x52	; 82
    15e4:	b0 e0       	ldi	r27, 0x00	; 0
    15e6:	e9 81       	ldd	r30, Y+1	; 0x01
    15e8:	fa 81       	ldd	r31, Y+2	; 0x02
    15ea:	84 81       	ldd	r24, Z+4	; 0x04
    15ec:	95 81       	ldd	r25, Z+5	; 0x05
    15ee:	8c 93       	st	X, r24

			// Set Timer0 Compare Match Value
			OCR0 = Timer_Config->Timer_Compare_value;
    15f0:	ac e5       	ldi	r26, 0x5C	; 92
    15f2:	b0 e0       	ldi	r27, 0x00	; 0
    15f4:	e9 81       	ldd	r30, Y+1	; 0x01
    15f6:	fa 81       	ldd	r31, Y+2	; 0x02
    15f8:	86 81       	ldd	r24, Z+6	; 0x06
    15fa:	97 81       	ldd	r25, Z+7	; 0x07
    15fc:	8c 93       	st	X, r24

			// Timer0 Compare Match Interrupt Enable
			TIMSK |= (1 << OCIE0);
    15fe:	a9 e5       	ldi	r26, 0x59	; 89
    1600:	b0 e0       	ldi	r27, 0x00	; 0
    1602:	e9 e5       	ldi	r30, 0x59	; 89
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	80 81       	ld	r24, Z
    1608:	82 60       	ori	r24, 0x02	; 2
    160a:	8c 93       	st	X, r24

			// Global Interrupt Enable (I-bit)
			SREG  |= (1<<7);
    160c:	af e5       	ldi	r26, 0x5F	; 95
    160e:	b0 e0       	ldi	r27, 0x00	; 0
    1610:	ef e5       	ldi	r30, 0x5F	; 95
    1612:	f0 e0       	ldi	r31, 0x00	; 0
    1614:	80 81       	ld	r24, Z
    1616:	80 68       	ori	r24, 0x80	; 128
    1618:	8c 93       	st	X, r24
    161a:	b1 c0       	rjmp	.+354    	; 0x177e <Timer_init+0x218>
		}
	}

	/*************************** Timer1 Initialization *********************************/
	else if(Timer_Config ->Timer_ID == Timer1)
    161c:	e9 81       	ldd	r30, Y+1	; 0x01
    161e:	fa 81       	ldd	r31, Y+2	; 0x02
    1620:	80 81       	ld	r24, Z
    1622:	81 30       	cpi	r24, 0x01	; 1
    1624:	09 f0       	breq	.+2      	; 0x1628 <Timer_init+0xc2>
    1626:	59 c0       	rjmp	.+178    	; 0x16da <Timer_init+0x174>
	{

		if(Timer_Config->Timer_mode == NormalMode)
    1628:	e9 81       	ldd	r30, Y+1	; 0x01
    162a:	fa 81       	ldd	r31, Y+2	; 0x02
    162c:	81 81       	ldd	r24, Z+1	; 0x01
    162e:	88 23       	and	r24, r24
    1630:	11 f5       	brne	.+68     	; 0x1676 <Timer_init+0x110>
			 * 1. Non PWM mode FOC1A = 1 & FOC1B = 1
			 * 2. Normal Mode WGM10=0 & WGM11=0 & WGM12 =0 & WGM13 =0
			 * 3. Normal Port Mode (Disconnect OC0) COM1A0/COM1B0 = 0 & COM1A1/COM1B0 = 0
			 * 4. Timer1 Prescalar is configured using CS12:0 in TCCR1B Register
			*/
			TCCR1A = (1<<FOC1A) | (1<<FOC1B);
    1632:	ef e4       	ldi	r30, 0x4F	; 79
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	8c e0       	ldi	r24, 0x0C	; 12
    1638:	80 83       	st	Z, r24
			TCCR1B = (Timer_Config->Prescalar);
    163a:	ae e4       	ldi	r26, 0x4E	; 78
    163c:	b0 e0       	ldi	r27, 0x00	; 0
    163e:	e9 81       	ldd	r30, Y+1	; 0x01
    1640:	fa 81       	ldd	r31, Y+2	; 0x02
    1642:	82 81       	ldd	r24, Z+2	; 0x02
    1644:	8c 93       	st	X, r24

			// Set Timer1 initial value
			TCNT1 = Timer_Config->Timer_Initial_value;
    1646:	ac e4       	ldi	r26, 0x4C	; 76
    1648:	b0 e0       	ldi	r27, 0x00	; 0
    164a:	e9 81       	ldd	r30, Y+1	; 0x01
    164c:	fa 81       	ldd	r31, Y+2	; 0x02
    164e:	84 81       	ldd	r24, Z+4	; 0x04
    1650:	95 81       	ldd	r25, Z+5	; 0x05
    1652:	11 96       	adiw	r26, 0x01	; 1
    1654:	9c 93       	st	X, r25
    1656:	8e 93       	st	-X, r24

			// Timer1 Overflow Interrupt Enable
			TIMSK |= (1<<TOIE1);
    1658:	a9 e5       	ldi	r26, 0x59	; 89
    165a:	b0 e0       	ldi	r27, 0x00	; 0
    165c:	e9 e5       	ldi	r30, 0x59	; 89
    165e:	f0 e0       	ldi	r31, 0x00	; 0
    1660:	80 81       	ld	r24, Z
    1662:	84 60       	ori	r24, 0x04	; 4
    1664:	8c 93       	st	X, r24

			// Global Interrupt Enable (I-bit)
			SREG  |= (1<<7);
    1666:	af e5       	ldi	r26, 0x5F	; 95
    1668:	b0 e0       	ldi	r27, 0x00	; 0
    166a:	ef e5       	ldi	r30, 0x5F	; 95
    166c:	f0 e0       	ldi	r31, 0x00	; 0
    166e:	80 81       	ld	r24, Z
    1670:	80 68       	ori	r24, 0x80	; 128
    1672:	8c 93       	st	X, r24
    1674:	84 c0       	rjmp	.+264    	; 0x177e <Timer_init+0x218>

		}

		else if(Timer_Config->Timer_mode == Compare_mode)
    1676:	e9 81       	ldd	r30, Y+1	; 0x01
    1678:	fa 81       	ldd	r31, Y+2	; 0x02
    167a:	81 81       	ldd	r24, Z+1	; 0x01
    167c:	81 30       	cpi	r24, 0x01	; 1
    167e:	09 f0       	breq	.+2      	; 0x1682 <Timer_init+0x11c>
    1680:	7e c0       	rjmp	.+252    	; 0x177e <Timer_init+0x218>
			 * 1. Non PWM mode FOC1A =1 & FOC1B = 1
			 * 2. Compare Match Mode WGM10 =0 & WGM11 =0 & WGM12 =1 & WGM13 =0
			 * 3. Normal Port Mode (Disconnect OC0) COM1A0/COM1B0 = 0 & COM1A1/COM1B0 = 0
			 * 4. Timer1 Prescalar is configured using CS12:0 in TCCR1B Register
			*/
			TCCR1A = (1<<FOC1A) | (1<<FOC1B);
    1682:	ef e4       	ldi	r30, 0x4F	; 79
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	8c e0       	ldi	r24, 0x0C	; 12
    1688:	80 83       	st	Z, r24
			TCCR1B = (1<<WGM12) | (Timer_Config->Prescalar) ;
    168a:	ae e4       	ldi	r26, 0x4E	; 78
    168c:	b0 e0       	ldi	r27, 0x00	; 0
    168e:	e9 81       	ldd	r30, Y+1	; 0x01
    1690:	fa 81       	ldd	r31, Y+2	; 0x02
    1692:	82 81       	ldd	r24, Z+2	; 0x02
    1694:	88 60       	ori	r24, 0x08	; 8
    1696:	8c 93       	st	X, r24

			// Set Timer1 initial value
			TCNT1 = Timer_Config->Timer_Initial_value;
    1698:	ac e4       	ldi	r26, 0x4C	; 76
    169a:	b0 e0       	ldi	r27, 0x00	; 0
    169c:	e9 81       	ldd	r30, Y+1	; 0x01
    169e:	fa 81       	ldd	r31, Y+2	; 0x02
    16a0:	84 81       	ldd	r24, Z+4	; 0x04
    16a2:	95 81       	ldd	r25, Z+5	; 0x05
    16a4:	11 96       	adiw	r26, 0x01	; 1
    16a6:	9c 93       	st	X, r25
    16a8:	8e 93       	st	-X, r24

			// Set Timer1 Compare Match Value
			OCR1A = Timer_Config->Timer_Compare_value;
    16aa:	aa e4       	ldi	r26, 0x4A	; 74
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	e9 81       	ldd	r30, Y+1	; 0x01
    16b0:	fa 81       	ldd	r31, Y+2	; 0x02
    16b2:	86 81       	ldd	r24, Z+6	; 0x06
    16b4:	97 81       	ldd	r25, Z+7	; 0x07
    16b6:	11 96       	adiw	r26, 0x01	; 1
    16b8:	9c 93       	st	X, r25
    16ba:	8e 93       	st	-X, r24

			// Timer1 Compare Match Interrupt Enable (Channel A)
			TIMSK |= (1 << OCIE1A);
    16bc:	a9 e5       	ldi	r26, 0x59	; 89
    16be:	b0 e0       	ldi	r27, 0x00	; 0
    16c0:	e9 e5       	ldi	r30, 0x59	; 89
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	80 81       	ld	r24, Z
    16c6:	80 61       	ori	r24, 0x10	; 16
    16c8:	8c 93       	st	X, r24

			// Global Interrupt Enable (I-bit)
			SREG  |= (1<<7);
    16ca:	af e5       	ldi	r26, 0x5F	; 95
    16cc:	b0 e0       	ldi	r27, 0x00	; 0
    16ce:	ef e5       	ldi	r30, 0x5F	; 95
    16d0:	f0 e0       	ldi	r31, 0x00	; 0
    16d2:	80 81       	ld	r24, Z
    16d4:	80 68       	ori	r24, 0x80	; 128
    16d6:	8c 93       	st	X, r24
    16d8:	52 c0       	rjmp	.+164    	; 0x177e <Timer_init+0x218>

		}
	}

	/*************************** Timer2 Initialization *********************************/
	else if(Timer_Config ->Timer_ID == Timer2)
    16da:	e9 81       	ldd	r30, Y+1	; 0x01
    16dc:	fa 81       	ldd	r31, Y+2	; 0x02
    16de:	80 81       	ld	r24, Z
    16e0:	82 30       	cpi	r24, 0x02	; 2
    16e2:	09 f0       	breq	.+2      	; 0x16e6 <Timer_init+0x180>
    16e4:	4c c0       	rjmp	.+152    	; 0x177e <Timer_init+0x218>
	{

		if(Timer_Config->Timer_mode == NormalMode)
    16e6:	e9 81       	ldd	r30, Y+1	; 0x01
    16e8:	fa 81       	ldd	r31, Y+2	; 0x02
    16ea:	81 81       	ldd	r24, Z+1	; 0x01
    16ec:	88 23       	and	r24, r24
    16ee:	f1 f4       	brne	.+60     	; 0x172c <Timer_init+0x1c6>
			 * 1. Non PWM mode FOC2=1
	    	 * 2. Normal Mode WGM20=0 & WGM21=0
			 * 3. Normal Port Mode (OC0 Disconnected) COM20=0 & COM21=0
			 * 4. Timer2 Prescalar is configured using CS21:0 in TCCR2 Register
			*/
			  TCCR2 = (1<<FOC2) | ((Timer_Config->timer2_prescalar) & 0x07);
    16f0:	a5 e4       	ldi	r26, 0x45	; 69
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	e9 81       	ldd	r30, Y+1	; 0x01
    16f6:	fa 81       	ldd	r31, Y+2	; 0x02
    16f8:	83 81       	ldd	r24, Z+3	; 0x03
    16fa:	87 70       	andi	r24, 0x07	; 7
    16fc:	80 68       	ori	r24, 0x80	; 128
    16fe:	8c 93       	st	X, r24

			 // Set Timer2 initial value
			 TCNT2 = Timer_Config->Timer_Initial_value;
    1700:	a4 e4       	ldi	r26, 0x44	; 68
    1702:	b0 e0       	ldi	r27, 0x00	; 0
    1704:	e9 81       	ldd	r30, Y+1	; 0x01
    1706:	fa 81       	ldd	r31, Y+2	; 0x02
    1708:	84 81       	ldd	r24, Z+4	; 0x04
    170a:	95 81       	ldd	r25, Z+5	; 0x05
    170c:	8c 93       	st	X, r24

			 // Timer2 Overflow Interrupt Enable
			 TIMSK |= (1 << TOIE2);
    170e:	a9 e5       	ldi	r26, 0x59	; 89
    1710:	b0 e0       	ldi	r27, 0x00	; 0
    1712:	e9 e5       	ldi	r30, 0x59	; 89
    1714:	f0 e0       	ldi	r31, 0x00	; 0
    1716:	80 81       	ld	r24, Z
    1718:	80 64       	ori	r24, 0x40	; 64
    171a:	8c 93       	st	X, r24

			 // Global Interrupt Enable (I-bit)
			 SREG  |= (1<<7);
    171c:	af e5       	ldi	r26, 0x5F	; 95
    171e:	b0 e0       	ldi	r27, 0x00	; 0
    1720:	ef e5       	ldi	r30, 0x5F	; 95
    1722:	f0 e0       	ldi	r31, 0x00	; 0
    1724:	80 81       	ld	r24, Z
    1726:	80 68       	ori	r24, 0x80	; 128
    1728:	8c 93       	st	X, r24
    172a:	29 c0       	rjmp	.+82     	; 0x177e <Timer_init+0x218>

		}

		else if(Timer_Config->Timer_mode == Compare_mode)
    172c:	e9 81       	ldd	r30, Y+1	; 0x01
    172e:	fa 81       	ldd	r31, Y+2	; 0x02
    1730:	81 81       	ldd	r24, Z+1	; 0x01
    1732:	81 30       	cpi	r24, 0x01	; 1
    1734:	21 f5       	brne	.+72     	; 0x177e <Timer_init+0x218>
			 * 1. Non PWM mode FOC2=1
			 * 2. Compare Match Mode WGM20=0 & WGM21=1
			 * 3. Disconnect OC0 COM20=0 & COM21=0
			 * 4. Timer2 Prescalar is configured using CS22:0 in TCCR2 Register
			 */
			   TCCR2 = (1<<FOC2) | (1<<WGM21) |((Timer_Config->timer2_prescalar) & 0x07);
    1736:	a5 e4       	ldi	r26, 0x45	; 69
    1738:	b0 e0       	ldi	r27, 0x00	; 0
    173a:	e9 81       	ldd	r30, Y+1	; 0x01
    173c:	fa 81       	ldd	r31, Y+2	; 0x02
    173e:	83 81       	ldd	r24, Z+3	; 0x03
    1740:	87 70       	andi	r24, 0x07	; 7
    1742:	88 68       	ori	r24, 0x88	; 136
    1744:	8c 93       	st	X, r24

			 // Set Timer2 initial value
			 TCNT2 = Timer_Config->Timer_Initial_value;
    1746:	a4 e4       	ldi	r26, 0x44	; 68
    1748:	b0 e0       	ldi	r27, 0x00	; 0
    174a:	e9 81       	ldd	r30, Y+1	; 0x01
    174c:	fa 81       	ldd	r31, Y+2	; 0x02
    174e:	84 81       	ldd	r24, Z+4	; 0x04
    1750:	95 81       	ldd	r25, Z+5	; 0x05
    1752:	8c 93       	st	X, r24

			 // Set Timer2 Compare Match Value
			 OCR2 = Timer_Config->Timer_Compare_value;
    1754:	a3 e4       	ldi	r26, 0x43	; 67
    1756:	b0 e0       	ldi	r27, 0x00	; 0
    1758:	e9 81       	ldd	r30, Y+1	; 0x01
    175a:	fa 81       	ldd	r31, Y+2	; 0x02
    175c:	86 81       	ldd	r24, Z+6	; 0x06
    175e:	97 81       	ldd	r25, Z+7	; 0x07
    1760:	8c 93       	st	X, r24

			 // Timer2 Compare Match Interrupt Enable
			 TIMSK |= (1 << OCIE2);
    1762:	a9 e5       	ldi	r26, 0x59	; 89
    1764:	b0 e0       	ldi	r27, 0x00	; 0
    1766:	e9 e5       	ldi	r30, 0x59	; 89
    1768:	f0 e0       	ldi	r31, 0x00	; 0
    176a:	80 81       	ld	r24, Z
    176c:	80 68       	ori	r24, 0x80	; 128
    176e:	8c 93       	st	X, r24

			// Global Interrupt Enable (I-bit)
			SREG  |= (1<<7);
    1770:	af e5       	ldi	r26, 0x5F	; 95
    1772:	b0 e0       	ldi	r27, 0x00	; 0
    1774:	ef e5       	ldi	r30, 0x5F	; 95
    1776:	f0 e0       	ldi	r31, 0x00	; 0
    1778:	80 81       	ld	r24, Z
    177a:	80 68       	ori	r24, 0x80	; 128
    177c:	8c 93       	st	X, r24
		}
	}
}
    177e:	0f 90       	pop	r0
    1780:	0f 90       	pop	r0
    1782:	cf 91       	pop	r28
    1784:	df 91       	pop	r29
    1786:	08 95       	ret

00001788 <Timer0_setCallBack>:
/**********************************************************************************************************/
/*
 * Description: Function to set the Call Back function address of Timer0.
 */
void Timer0_setCallBack(void(*T0_ptr)(void))
{
    1788:	df 93       	push	r29
    178a:	cf 93       	push	r28
    178c:	00 d0       	rcall	.+0      	; 0x178e <Timer0_setCallBack+0x6>
    178e:	cd b7       	in	r28, 0x3d	; 61
    1790:	de b7       	in	r29, 0x3e	; 62
    1792:	9a 83       	std	Y+2, r25	; 0x02
    1794:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr0 = T0_ptr;
    1796:	89 81       	ldd	r24, Y+1	; 0x01
    1798:	9a 81       	ldd	r25, Y+2	; 0x02
    179a:	90 93 7b 01 	sts	0x017B, r25
    179e:	80 93 7a 01 	sts	0x017A, r24
}
    17a2:	0f 90       	pop	r0
    17a4:	0f 90       	pop	r0
    17a6:	cf 91       	pop	r28
    17a8:	df 91       	pop	r29
    17aa:	08 95       	ret

000017ac <Timer1_setCallBack>:

/*
 * Description: Function to set the Call Back function address of Timer1.
 */
void Timer1_setCallBack(void(*T1_ptr)(void))
{
    17ac:	df 93       	push	r29
    17ae:	cf 93       	push	r28
    17b0:	00 d0       	rcall	.+0      	; 0x17b2 <Timer1_setCallBack+0x6>
    17b2:	cd b7       	in	r28, 0x3d	; 61
    17b4:	de b7       	in	r29, 0x3e	; 62
    17b6:	9a 83       	std	Y+2, r25	; 0x02
    17b8:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr1 = T1_ptr;
    17ba:	89 81       	ldd	r24, Y+1	; 0x01
    17bc:	9a 81       	ldd	r25, Y+2	; 0x02
    17be:	90 93 7d 01 	sts	0x017D, r25
    17c2:	80 93 7c 01 	sts	0x017C, r24
}
    17c6:	0f 90       	pop	r0
    17c8:	0f 90       	pop	r0
    17ca:	cf 91       	pop	r28
    17cc:	df 91       	pop	r29
    17ce:	08 95       	ret

000017d0 <Timer2_setCallBack>:

/*
 * Description: Function to set the Call Back function address of Timer2.
 */
void Timer2_setCallBack(void(*T2_ptr)(void))
{
    17d0:	df 93       	push	r29
    17d2:	cf 93       	push	r28
    17d4:	00 d0       	rcall	.+0      	; 0x17d6 <Timer2_setCallBack+0x6>
    17d6:	cd b7       	in	r28, 0x3d	; 61
    17d8:	de b7       	in	r29, 0x3e	; 62
    17da:	9a 83       	std	Y+2, r25	; 0x02
    17dc:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr2 = T2_ptr;
    17de:	89 81       	ldd	r24, Y+1	; 0x01
    17e0:	9a 81       	ldd	r25, Y+2	; 0x02
    17e2:	90 93 7f 01 	sts	0x017F, r25
    17e6:	80 93 7e 01 	sts	0x017E, r24
}
    17ea:	0f 90       	pop	r0
    17ec:	0f 90       	pop	r0
    17ee:	cf 91       	pop	r28
    17f0:	df 91       	pop	r29
    17f2:	08 95       	ret

000017f4 <Timer_DeInit>:

/*
 * Description: Function to disable the Timer driver
 */
void Timer_DeInit(Timer_Number Timer_ID)
{
    17f4:	df 93       	push	r29
    17f6:	cf 93       	push	r28
    17f8:	00 d0       	rcall	.+0      	; 0x17fa <Timer_DeInit+0x6>
    17fa:	0f 92       	push	r0
    17fc:	cd b7       	in	r28, 0x3d	; 61
    17fe:	de b7       	in	r29, 0x3e	; 62
    1800:	89 83       	std	Y+1, r24	; 0x01
	switch(Timer_ID)
    1802:	89 81       	ldd	r24, Y+1	; 0x01
    1804:	28 2f       	mov	r18, r24
    1806:	30 e0       	ldi	r19, 0x00	; 0
    1808:	3b 83       	std	Y+3, r19	; 0x03
    180a:	2a 83       	std	Y+2, r18	; 0x02
    180c:	8a 81       	ldd	r24, Y+2	; 0x02
    180e:	9b 81       	ldd	r25, Y+3	; 0x03
    1810:	81 30       	cpi	r24, 0x01	; 1
    1812:	91 05       	cpc	r25, r1
    1814:	51 f1       	breq	.+84     	; 0x186a <Timer_DeInit+0x76>
    1816:	2a 81       	ldd	r18, Y+2	; 0x02
    1818:	3b 81       	ldd	r19, Y+3	; 0x03
    181a:	22 30       	cpi	r18, 0x02	; 2
    181c:	31 05       	cpc	r19, r1
    181e:	09 f4       	brne	.+2      	; 0x1822 <Timer_DeInit+0x2e>
    1820:	48 c0       	rjmp	.+144    	; 0x18b2 <Timer_DeInit+0xbe>
    1822:	8a 81       	ldd	r24, Y+2	; 0x02
    1824:	9b 81       	ldd	r25, Y+3	; 0x03
    1826:	00 97       	sbiw	r24, 0x00	; 0
    1828:	09 f0       	breq	.+2      	; 0x182c <Timer_DeInit+0x38>
    182a:	61 c0       	rjmp	.+194    	; 0x18ee <Timer_DeInit+0xfa>
	{
		case Timer0:

			TCCR0 = 0;
    182c:	e3 e5       	ldi	r30, 0x53	; 83
    182e:	f0 e0       	ldi	r31, 0x00	; 0
    1830:	10 82       	st	Z, r1
			TCNT0 = 0;
    1832:	e2 e5       	ldi	r30, 0x52	; 82
    1834:	f0 e0       	ldi	r31, 0x00	; 0
    1836:	10 82       	st	Z, r1
			OCR0 = 0;
    1838:	ec e5       	ldi	r30, 0x5C	; 92
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	10 82       	st	Z, r1

			// Timer0 Overflow Interrupt Disable
			TIMSK &= ~(1 << TOIE0);
    183e:	a9 e5       	ldi	r26, 0x59	; 89
    1840:	b0 e0       	ldi	r27, 0x00	; 0
    1842:	e9 e5       	ldi	r30, 0x59	; 89
    1844:	f0 e0       	ldi	r31, 0x00	; 0
    1846:	80 81       	ld	r24, Z
    1848:	8e 7f       	andi	r24, 0xFE	; 254
    184a:	8c 93       	st	X, r24

			// Timer0 Compare Match Interrupt Disable
			TIMSK &= ~(1 << OCIE0);
    184c:	a9 e5       	ldi	r26, 0x59	; 89
    184e:	b0 e0       	ldi	r27, 0x00	; 0
    1850:	e9 e5       	ldi	r30, 0x59	; 89
    1852:	f0 e0       	ldi	r31, 0x00	; 0
    1854:	80 81       	ld	r24, Z
    1856:	8d 7f       	andi	r24, 0xFD	; 253
    1858:	8c 93       	st	X, r24

			// Global Interrupt Disable (I-bit)
			SREG  &= ~(1<<7);
    185a:	af e5       	ldi	r26, 0x5F	; 95
    185c:	b0 e0       	ldi	r27, 0x00	; 0
    185e:	ef e5       	ldi	r30, 0x5F	; 95
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	80 81       	ld	r24, Z
    1864:	8f 77       	andi	r24, 0x7F	; 127
    1866:	8c 93       	st	X, r24
    1868:	42 c0       	rjmp	.+132    	; 0x18ee <Timer_DeInit+0xfa>
			break;


		case Timer1:
			TCCR1A = 0;
    186a:	ef e4       	ldi	r30, 0x4F	; 79
    186c:	f0 e0       	ldi	r31, 0x00	; 0
    186e:	10 82       	st	Z, r1
			TCCR1B = 0;
    1870:	ee e4       	ldi	r30, 0x4E	; 78
    1872:	f0 e0       	ldi	r31, 0x00	; 0
    1874:	10 82       	st	Z, r1
			TCNT1 = 0;
    1876:	ec e4       	ldi	r30, 0x4C	; 76
    1878:	f0 e0       	ldi	r31, 0x00	; 0
    187a:	11 82       	std	Z+1, r1	; 0x01
    187c:	10 82       	st	Z, r1
			OCR1A = 0;
    187e:	ea e4       	ldi	r30, 0x4A	; 74
    1880:	f0 e0       	ldi	r31, 0x00	; 0
    1882:	11 82       	std	Z+1, r1	; 0x01
    1884:	10 82       	st	Z, r1

			// Timer1 Overflow Interrupt Disable
			TIMSK &= ~(1<<TOIE1);
    1886:	a9 e5       	ldi	r26, 0x59	; 89
    1888:	b0 e0       	ldi	r27, 0x00	; 0
    188a:	e9 e5       	ldi	r30, 0x59	; 89
    188c:	f0 e0       	ldi	r31, 0x00	; 0
    188e:	80 81       	ld	r24, Z
    1890:	8b 7f       	andi	r24, 0xFB	; 251
    1892:	8c 93       	st	X, r24

			// Timer1 Compare Match Interrupt Disable (Channel A)
			TIMSK &= ~(1 << OCIE1A);
    1894:	a9 e5       	ldi	r26, 0x59	; 89
    1896:	b0 e0       	ldi	r27, 0x00	; 0
    1898:	e9 e5       	ldi	r30, 0x59	; 89
    189a:	f0 e0       	ldi	r31, 0x00	; 0
    189c:	80 81       	ld	r24, Z
    189e:	8f 7e       	andi	r24, 0xEF	; 239
    18a0:	8c 93       	st	X, r24

			// Global Interrupt Disable (I-bit)
			SREG  &= ~(1<<7);
    18a2:	af e5       	ldi	r26, 0x5F	; 95
    18a4:	b0 e0       	ldi	r27, 0x00	; 0
    18a6:	ef e5       	ldi	r30, 0x5F	; 95
    18a8:	f0 e0       	ldi	r31, 0x00	; 0
    18aa:	80 81       	ld	r24, Z
    18ac:	8f 77       	andi	r24, 0x7F	; 127
    18ae:	8c 93       	st	X, r24
    18b0:	1e c0       	rjmp	.+60     	; 0x18ee <Timer_DeInit+0xfa>
			break;


		case Timer2:
			TCCR2 = 0;
    18b2:	e5 e4       	ldi	r30, 0x45	; 69
    18b4:	f0 e0       	ldi	r31, 0x00	; 0
    18b6:	10 82       	st	Z, r1
			TCNT2 = 0;
    18b8:	e4 e4       	ldi	r30, 0x44	; 68
    18ba:	f0 e0       	ldi	r31, 0x00	; 0
    18bc:	10 82       	st	Z, r1
			OCR2 = 0;
    18be:	e3 e4       	ldi	r30, 0x43	; 67
    18c0:	f0 e0       	ldi	r31, 0x00	; 0
    18c2:	10 82       	st	Z, r1

			// Timer2 Overflow Interrupt Disable
			TIMSK &= ~(1 << TOIE2);
    18c4:	a9 e5       	ldi	r26, 0x59	; 89
    18c6:	b0 e0       	ldi	r27, 0x00	; 0
    18c8:	e9 e5       	ldi	r30, 0x59	; 89
    18ca:	f0 e0       	ldi	r31, 0x00	; 0
    18cc:	80 81       	ld	r24, Z
    18ce:	8f 7b       	andi	r24, 0xBF	; 191
    18d0:	8c 93       	st	X, r24

			// Timer2 Compare Match Interrupt Disable
			 TIMSK &= ~(1 << OCIE2);
    18d2:	a9 e5       	ldi	r26, 0x59	; 89
    18d4:	b0 e0       	ldi	r27, 0x00	; 0
    18d6:	e9 e5       	ldi	r30, 0x59	; 89
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	80 81       	ld	r24, Z
    18dc:	8f 77       	andi	r24, 0x7F	; 127
    18de:	8c 93       	st	X, r24

			// Global Interrupt Disable (I-bit)
			SREG  &= ~(1<<7);
    18e0:	af e5       	ldi	r26, 0x5F	; 95
    18e2:	b0 e0       	ldi	r27, 0x00	; 0
    18e4:	ef e5       	ldi	r30, 0x5F	; 95
    18e6:	f0 e0       	ldi	r31, 0x00	; 0
    18e8:	80 81       	ld	r24, Z
    18ea:	8f 77       	andi	r24, 0x7F	; 127
    18ec:	8c 93       	st	X, r24
			break;

	}
}
    18ee:	0f 90       	pop	r0
    18f0:	0f 90       	pop	r0
    18f2:	0f 90       	pop	r0
    18f4:	cf 91       	pop	r28
    18f6:	df 91       	pop	r29
    18f8:	08 95       	ret

000018fa <Buzzer_init>:
 *                      Functions Definitions                                  *
 *******************************************************************************/

/* This Function Sets the direction of buzzer pin as output pin */
void Buzzer_init(void)
{
    18fa:	df 93       	push	r29
    18fc:	cf 93       	push	r28
    18fe:	cd b7       	in	r28, 0x3d	; 61
    1900:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(PORTD_ID,PIN2_ID,PIN_OUTPUT);
    1902:	83 e0       	ldi	r24, 0x03	; 3
    1904:	62 e0       	ldi	r22, 0x02	; 2
    1906:	41 e0       	ldi	r20, 0x01	; 1
    1908:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <GPIO_setupPinDirection>
}
    190c:	cf 91       	pop	r28
    190e:	df 91       	pop	r29
    1910:	08 95       	ret

00001912 <Buzzer_on>:

/* This Function turns on the buzzer */
void Buzzer_on(void)
{
    1912:	df 93       	push	r29
    1914:	cf 93       	push	r28
    1916:	cd b7       	in	r28, 0x3d	; 61
    1918:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(PORTD_ID,PIN2_ID,LOGIC_HIGH);
    191a:	83 e0       	ldi	r24, 0x03	; 3
    191c:	62 e0       	ldi	r22, 0x02	; 2
    191e:	41 e0       	ldi	r20, 0x01	; 1
    1920:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>
}
    1924:	cf 91       	pop	r28
    1926:	df 91       	pop	r29
    1928:	08 95       	ret

0000192a <Buzzer_off>:

/* This Function turns off the buzzer */
void Buzzer_off(void)
{
    192a:	df 93       	push	r29
    192c:	cf 93       	push	r28
    192e:	cd b7       	in	r28, 0x3d	; 61
    1930:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(PORTD_ID,PIN2_ID,LOGIC_LOW);
    1932:	83 e0       	ldi	r24, 0x03	; 3
    1934:	62 e0       	ldi	r22, 0x02	; 2
    1936:	40 e0       	ldi	r20, 0x00	; 0
    1938:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>

}
    193c:	cf 91       	pop	r28
    193e:	df 91       	pop	r29
    1940:	08 95       	ret

00001942 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    1942:	df 93       	push	r29
    1944:	cf 93       	push	r28
    1946:	00 d0       	rcall	.+0      	; 0x1948 <EEPROM_writeByte+0x6>
    1948:	00 d0       	rcall	.+0      	; 0x194a <EEPROM_writeByte+0x8>
    194a:	cd b7       	in	r28, 0x3d	; 61
    194c:	de b7       	in	r29, 0x3e	; 62
    194e:	9a 83       	std	Y+2, r25	; 0x02
    1950:	89 83       	std	Y+1, r24	; 0x01
    1952:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1954:	0e 94 68 11 	call	0x22d0	; 0x22d0 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1958:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    195c:	88 30       	cpi	r24, 0x08	; 8
    195e:	11 f0       	breq	.+4      	; 0x1964 <EEPROM_writeByte+0x22>
        return ERROR;
    1960:	1c 82       	std	Y+4, r1	; 0x04
    1962:	28 c0       	rjmp	.+80     	; 0x19b4 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    1964:	89 81       	ldd	r24, Y+1	; 0x01
    1966:	9a 81       	ldd	r25, Y+2	; 0x02
    1968:	80 70       	andi	r24, 0x00	; 0
    196a:	97 70       	andi	r25, 0x07	; 7
    196c:	88 0f       	add	r24, r24
    196e:	89 2f       	mov	r24, r25
    1970:	88 1f       	adc	r24, r24
    1972:	99 0b       	sbc	r25, r25
    1974:	91 95       	neg	r25
    1976:	80 6a       	ori	r24, 0xA0	; 160
    1978:	0e 94 83 11 	call	0x2306	; 0x2306 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    197c:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    1980:	88 31       	cpi	r24, 0x18	; 24
    1982:	11 f0       	breq	.+4      	; 0x1988 <EEPROM_writeByte+0x46>
        return ERROR; 
    1984:	1c 82       	std	Y+4, r1	; 0x04
    1986:	16 c0       	rjmp	.+44     	; 0x19b4 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1988:	89 81       	ldd	r24, Y+1	; 0x01
    198a:	0e 94 83 11 	call	0x2306	; 0x2306 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    198e:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    1992:	88 32       	cpi	r24, 0x28	; 40
    1994:	11 f0       	breq	.+4      	; 0x199a <EEPROM_writeByte+0x58>
        return ERROR;
    1996:	1c 82       	std	Y+4, r1	; 0x04
    1998:	0d c0       	rjmp	.+26     	; 0x19b4 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    199a:	8b 81       	ldd	r24, Y+3	; 0x03
    199c:	0e 94 83 11 	call	0x2306	; 0x2306 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    19a0:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    19a4:	88 32       	cpi	r24, 0x28	; 40
    19a6:	11 f0       	breq	.+4      	; 0x19ac <EEPROM_writeByte+0x6a>
        return ERROR;
    19a8:	1c 82       	std	Y+4, r1	; 0x04
    19aa:	04 c0       	rjmp	.+8      	; 0x19b4 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    19ac:	0e 94 78 11 	call	0x22f0	; 0x22f0 <TWI_stop>
	
    return SUCCESS;
    19b0:	81 e0       	ldi	r24, 0x01	; 1
    19b2:	8c 83       	std	Y+4, r24	; 0x04
    19b4:	8c 81       	ldd	r24, Y+4	; 0x04
}
    19b6:	0f 90       	pop	r0
    19b8:	0f 90       	pop	r0
    19ba:	0f 90       	pop	r0
    19bc:	0f 90       	pop	r0
    19be:	cf 91       	pop	r28
    19c0:	df 91       	pop	r29
    19c2:	08 95       	ret

000019c4 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    19c4:	df 93       	push	r29
    19c6:	cf 93       	push	r28
    19c8:	00 d0       	rcall	.+0      	; 0x19ca <EEPROM_readByte+0x6>
    19ca:	00 d0       	rcall	.+0      	; 0x19cc <EEPROM_readByte+0x8>
    19cc:	0f 92       	push	r0
    19ce:	cd b7       	in	r28, 0x3d	; 61
    19d0:	de b7       	in	r29, 0x3e	; 62
    19d2:	9a 83       	std	Y+2, r25	; 0x02
    19d4:	89 83       	std	Y+1, r24	; 0x01
    19d6:	7c 83       	std	Y+4, r23	; 0x04
    19d8:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    19da:	0e 94 68 11 	call	0x22d0	; 0x22d0 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    19de:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    19e2:	88 30       	cpi	r24, 0x08	; 8
    19e4:	11 f0       	breq	.+4      	; 0x19ea <EEPROM_readByte+0x26>
        return ERROR;
    19e6:	1d 82       	std	Y+5, r1	; 0x05
    19e8:	44 c0       	rjmp	.+136    	; 0x1a72 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    19ea:	89 81       	ldd	r24, Y+1	; 0x01
    19ec:	9a 81       	ldd	r25, Y+2	; 0x02
    19ee:	80 70       	andi	r24, 0x00	; 0
    19f0:	97 70       	andi	r25, 0x07	; 7
    19f2:	88 0f       	add	r24, r24
    19f4:	89 2f       	mov	r24, r25
    19f6:	88 1f       	adc	r24, r24
    19f8:	99 0b       	sbc	r25, r25
    19fa:	91 95       	neg	r25
    19fc:	80 6a       	ori	r24, 0xA0	; 160
    19fe:	0e 94 83 11 	call	0x2306	; 0x2306 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1a02:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    1a06:	88 31       	cpi	r24, 0x18	; 24
    1a08:	11 f0       	breq	.+4      	; 0x1a0e <EEPROM_readByte+0x4a>
        return ERROR;
    1a0a:	1d 82       	std	Y+5, r1	; 0x05
    1a0c:	32 c0       	rjmp	.+100    	; 0x1a72 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1a0e:	89 81       	ldd	r24, Y+1	; 0x01
    1a10:	0e 94 83 11 	call	0x2306	; 0x2306 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1a14:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    1a18:	88 32       	cpi	r24, 0x28	; 40
    1a1a:	11 f0       	breq	.+4      	; 0x1a20 <EEPROM_readByte+0x5c>
        return ERROR;
    1a1c:	1d 82       	std	Y+5, r1	; 0x05
    1a1e:	29 c0       	rjmp	.+82     	; 0x1a72 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    1a20:	0e 94 68 11 	call	0x22d0	; 0x22d0 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    1a24:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    1a28:	80 31       	cpi	r24, 0x10	; 16
    1a2a:	11 f0       	breq	.+4      	; 0x1a30 <EEPROM_readByte+0x6c>
        return ERROR;
    1a2c:	1d 82       	std	Y+5, r1	; 0x05
    1a2e:	21 c0       	rjmp	.+66     	; 0x1a72 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1a30:	89 81       	ldd	r24, Y+1	; 0x01
    1a32:	9a 81       	ldd	r25, Y+2	; 0x02
    1a34:	80 70       	andi	r24, 0x00	; 0
    1a36:	97 70       	andi	r25, 0x07	; 7
    1a38:	88 0f       	add	r24, r24
    1a3a:	89 2f       	mov	r24, r25
    1a3c:	88 1f       	adc	r24, r24
    1a3e:	99 0b       	sbc	r25, r25
    1a40:	91 95       	neg	r25
    1a42:	81 6a       	ori	r24, 0xA1	; 161
    1a44:	0e 94 83 11 	call	0x2306	; 0x2306 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1a48:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    1a4c:	80 34       	cpi	r24, 0x40	; 64
    1a4e:	11 f0       	breq	.+4      	; 0x1a54 <EEPROM_readByte+0x90>
        return ERROR;
    1a50:	1d 82       	std	Y+5, r1	; 0x05
    1a52:	0f c0       	rjmp	.+30     	; 0x1a72 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    1a54:	0e 94 ad 11 	call	0x235a	; 0x235a <TWI_readByteWithNACK>
    1a58:	eb 81       	ldd	r30, Y+3	; 0x03
    1a5a:	fc 81       	ldd	r31, Y+4	; 0x04
    1a5c:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1a5e:	0e 94 c0 11 	call	0x2380	; 0x2380 <TWI_getStatus>
    1a62:	88 35       	cpi	r24, 0x58	; 88
    1a64:	11 f0       	breq	.+4      	; 0x1a6a <EEPROM_readByte+0xa6>
        return ERROR;
    1a66:	1d 82       	std	Y+5, r1	; 0x05
    1a68:	04 c0       	rjmp	.+8      	; 0x1a72 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1a6a:	0e 94 78 11 	call	0x22f0	; 0x22f0 <TWI_stop>

    return SUCCESS;
    1a6e:	81 e0       	ldi	r24, 0x01	; 1
    1a70:	8d 83       	std	Y+5, r24	; 0x05
    1a72:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1a74:	0f 90       	pop	r0
    1a76:	0f 90       	pop	r0
    1a78:	0f 90       	pop	r0
    1a7a:	0f 90       	pop	r0
    1a7c:	0f 90       	pop	r0
    1a7e:	cf 91       	pop	r28
    1a80:	df 91       	pop	r29
    1a82:	08 95       	ret

00001a84 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1a84:	df 93       	push	r29
    1a86:	cf 93       	push	r28
    1a88:	00 d0       	rcall	.+0      	; 0x1a8a <GPIO_setupPinDirection+0x6>
    1a8a:	00 d0       	rcall	.+0      	; 0x1a8c <GPIO_setupPinDirection+0x8>
    1a8c:	0f 92       	push	r0
    1a8e:	cd b7       	in	r28, 0x3d	; 61
    1a90:	de b7       	in	r29, 0x3e	; 62
    1a92:	89 83       	std	Y+1, r24	; 0x01
    1a94:	6a 83       	std	Y+2, r22	; 0x02
    1a96:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1a98:	8a 81       	ldd	r24, Y+2	; 0x02
    1a9a:	88 30       	cpi	r24, 0x08	; 8
    1a9c:	08 f0       	brcs	.+2      	; 0x1aa0 <GPIO_setupPinDirection+0x1c>
    1a9e:	d5 c0       	rjmp	.+426    	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
    1aa0:	89 81       	ldd	r24, Y+1	; 0x01
    1aa2:	84 30       	cpi	r24, 0x04	; 4
    1aa4:	08 f0       	brcs	.+2      	; 0x1aa8 <GPIO_setupPinDirection+0x24>
    1aa6:	d1 c0       	rjmp	.+418    	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    1aa8:	89 81       	ldd	r24, Y+1	; 0x01
    1aaa:	28 2f       	mov	r18, r24
    1aac:	30 e0       	ldi	r19, 0x00	; 0
    1aae:	3d 83       	std	Y+5, r19	; 0x05
    1ab0:	2c 83       	std	Y+4, r18	; 0x04
    1ab2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ab4:	9d 81       	ldd	r25, Y+5	; 0x05
    1ab6:	81 30       	cpi	r24, 0x01	; 1
    1ab8:	91 05       	cpc	r25, r1
    1aba:	09 f4       	brne	.+2      	; 0x1abe <GPIO_setupPinDirection+0x3a>
    1abc:	43 c0       	rjmp	.+134    	; 0x1b44 <GPIO_setupPinDirection+0xc0>
    1abe:	2c 81       	ldd	r18, Y+4	; 0x04
    1ac0:	3d 81       	ldd	r19, Y+5	; 0x05
    1ac2:	22 30       	cpi	r18, 0x02	; 2
    1ac4:	31 05       	cpc	r19, r1
    1ac6:	2c f4       	brge	.+10     	; 0x1ad2 <GPIO_setupPinDirection+0x4e>
    1ac8:	8c 81       	ldd	r24, Y+4	; 0x04
    1aca:	9d 81       	ldd	r25, Y+5	; 0x05
    1acc:	00 97       	sbiw	r24, 0x00	; 0
    1ace:	71 f0       	breq	.+28     	; 0x1aec <GPIO_setupPinDirection+0x68>
    1ad0:	bc c0       	rjmp	.+376    	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
    1ad2:	2c 81       	ldd	r18, Y+4	; 0x04
    1ad4:	3d 81       	ldd	r19, Y+5	; 0x05
    1ad6:	22 30       	cpi	r18, 0x02	; 2
    1ad8:	31 05       	cpc	r19, r1
    1ada:	09 f4       	brne	.+2      	; 0x1ade <GPIO_setupPinDirection+0x5a>
    1adc:	5f c0       	rjmp	.+190    	; 0x1b9c <GPIO_setupPinDirection+0x118>
    1ade:	8c 81       	ldd	r24, Y+4	; 0x04
    1ae0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ae2:	83 30       	cpi	r24, 0x03	; 3
    1ae4:	91 05       	cpc	r25, r1
    1ae6:	09 f4       	brne	.+2      	; 0x1aea <GPIO_setupPinDirection+0x66>
    1ae8:	85 c0       	rjmp	.+266    	; 0x1bf4 <GPIO_setupPinDirection+0x170>
    1aea:	af c0       	rjmp	.+350    	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1aec:	8b 81       	ldd	r24, Y+3	; 0x03
    1aee:	81 30       	cpi	r24, 0x01	; 1
    1af0:	a1 f4       	brne	.+40     	; 0x1b1a <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1af2:	aa e3       	ldi	r26, 0x3A	; 58
    1af4:	b0 e0       	ldi	r27, 0x00	; 0
    1af6:	ea e3       	ldi	r30, 0x3A	; 58
    1af8:	f0 e0       	ldi	r31, 0x00	; 0
    1afa:	80 81       	ld	r24, Z
    1afc:	48 2f       	mov	r20, r24
    1afe:	8a 81       	ldd	r24, Y+2	; 0x02
    1b00:	28 2f       	mov	r18, r24
    1b02:	30 e0       	ldi	r19, 0x00	; 0
    1b04:	81 e0       	ldi	r24, 0x01	; 1
    1b06:	90 e0       	ldi	r25, 0x00	; 0
    1b08:	02 2e       	mov	r0, r18
    1b0a:	02 c0       	rjmp	.+4      	; 0x1b10 <GPIO_setupPinDirection+0x8c>
    1b0c:	88 0f       	add	r24, r24
    1b0e:	99 1f       	adc	r25, r25
    1b10:	0a 94       	dec	r0
    1b12:	e2 f7       	brpl	.-8      	; 0x1b0c <GPIO_setupPinDirection+0x88>
    1b14:	84 2b       	or	r24, r20
    1b16:	8c 93       	st	X, r24
    1b18:	98 c0       	rjmp	.+304    	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1b1a:	aa e3       	ldi	r26, 0x3A	; 58
    1b1c:	b0 e0       	ldi	r27, 0x00	; 0
    1b1e:	ea e3       	ldi	r30, 0x3A	; 58
    1b20:	f0 e0       	ldi	r31, 0x00	; 0
    1b22:	80 81       	ld	r24, Z
    1b24:	48 2f       	mov	r20, r24
    1b26:	8a 81       	ldd	r24, Y+2	; 0x02
    1b28:	28 2f       	mov	r18, r24
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
    1b2c:	81 e0       	ldi	r24, 0x01	; 1
    1b2e:	90 e0       	ldi	r25, 0x00	; 0
    1b30:	02 2e       	mov	r0, r18
    1b32:	02 c0       	rjmp	.+4      	; 0x1b38 <GPIO_setupPinDirection+0xb4>
    1b34:	88 0f       	add	r24, r24
    1b36:	99 1f       	adc	r25, r25
    1b38:	0a 94       	dec	r0
    1b3a:	e2 f7       	brpl	.-8      	; 0x1b34 <GPIO_setupPinDirection+0xb0>
    1b3c:	80 95       	com	r24
    1b3e:	84 23       	and	r24, r20
    1b40:	8c 93       	st	X, r24
    1b42:	83 c0       	rjmp	.+262    	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1b44:	8b 81       	ldd	r24, Y+3	; 0x03
    1b46:	81 30       	cpi	r24, 0x01	; 1
    1b48:	a1 f4       	brne	.+40     	; 0x1b72 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1b4a:	a7 e3       	ldi	r26, 0x37	; 55
    1b4c:	b0 e0       	ldi	r27, 0x00	; 0
    1b4e:	e7 e3       	ldi	r30, 0x37	; 55
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	80 81       	ld	r24, Z
    1b54:	48 2f       	mov	r20, r24
    1b56:	8a 81       	ldd	r24, Y+2	; 0x02
    1b58:	28 2f       	mov	r18, r24
    1b5a:	30 e0       	ldi	r19, 0x00	; 0
    1b5c:	81 e0       	ldi	r24, 0x01	; 1
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	02 2e       	mov	r0, r18
    1b62:	02 c0       	rjmp	.+4      	; 0x1b68 <GPIO_setupPinDirection+0xe4>
    1b64:	88 0f       	add	r24, r24
    1b66:	99 1f       	adc	r25, r25
    1b68:	0a 94       	dec	r0
    1b6a:	e2 f7       	brpl	.-8      	; 0x1b64 <GPIO_setupPinDirection+0xe0>
    1b6c:	84 2b       	or	r24, r20
    1b6e:	8c 93       	st	X, r24
    1b70:	6c c0       	rjmp	.+216    	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1b72:	a7 e3       	ldi	r26, 0x37	; 55
    1b74:	b0 e0       	ldi	r27, 0x00	; 0
    1b76:	e7 e3       	ldi	r30, 0x37	; 55
    1b78:	f0 e0       	ldi	r31, 0x00	; 0
    1b7a:	80 81       	ld	r24, Z
    1b7c:	48 2f       	mov	r20, r24
    1b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b80:	28 2f       	mov	r18, r24
    1b82:	30 e0       	ldi	r19, 0x00	; 0
    1b84:	81 e0       	ldi	r24, 0x01	; 1
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	02 2e       	mov	r0, r18
    1b8a:	02 c0       	rjmp	.+4      	; 0x1b90 <GPIO_setupPinDirection+0x10c>
    1b8c:	88 0f       	add	r24, r24
    1b8e:	99 1f       	adc	r25, r25
    1b90:	0a 94       	dec	r0
    1b92:	e2 f7       	brpl	.-8      	; 0x1b8c <GPIO_setupPinDirection+0x108>
    1b94:	80 95       	com	r24
    1b96:	84 23       	and	r24, r20
    1b98:	8c 93       	st	X, r24
    1b9a:	57 c0       	rjmp	.+174    	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1b9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b9e:	81 30       	cpi	r24, 0x01	; 1
    1ba0:	a1 f4       	brne	.+40     	; 0x1bca <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1ba2:	a4 e3       	ldi	r26, 0x34	; 52
    1ba4:	b0 e0       	ldi	r27, 0x00	; 0
    1ba6:	e4 e3       	ldi	r30, 0x34	; 52
    1ba8:	f0 e0       	ldi	r31, 0x00	; 0
    1baa:	80 81       	ld	r24, Z
    1bac:	48 2f       	mov	r20, r24
    1bae:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb0:	28 2f       	mov	r18, r24
    1bb2:	30 e0       	ldi	r19, 0x00	; 0
    1bb4:	81 e0       	ldi	r24, 0x01	; 1
    1bb6:	90 e0       	ldi	r25, 0x00	; 0
    1bb8:	02 2e       	mov	r0, r18
    1bba:	02 c0       	rjmp	.+4      	; 0x1bc0 <GPIO_setupPinDirection+0x13c>
    1bbc:	88 0f       	add	r24, r24
    1bbe:	99 1f       	adc	r25, r25
    1bc0:	0a 94       	dec	r0
    1bc2:	e2 f7       	brpl	.-8      	; 0x1bbc <GPIO_setupPinDirection+0x138>
    1bc4:	84 2b       	or	r24, r20
    1bc6:	8c 93       	st	X, r24
    1bc8:	40 c0       	rjmp	.+128    	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1bca:	a4 e3       	ldi	r26, 0x34	; 52
    1bcc:	b0 e0       	ldi	r27, 0x00	; 0
    1bce:	e4 e3       	ldi	r30, 0x34	; 52
    1bd0:	f0 e0       	ldi	r31, 0x00	; 0
    1bd2:	80 81       	ld	r24, Z
    1bd4:	48 2f       	mov	r20, r24
    1bd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd8:	28 2f       	mov	r18, r24
    1bda:	30 e0       	ldi	r19, 0x00	; 0
    1bdc:	81 e0       	ldi	r24, 0x01	; 1
    1bde:	90 e0       	ldi	r25, 0x00	; 0
    1be0:	02 2e       	mov	r0, r18
    1be2:	02 c0       	rjmp	.+4      	; 0x1be8 <GPIO_setupPinDirection+0x164>
    1be4:	88 0f       	add	r24, r24
    1be6:	99 1f       	adc	r25, r25
    1be8:	0a 94       	dec	r0
    1bea:	e2 f7       	brpl	.-8      	; 0x1be4 <GPIO_setupPinDirection+0x160>
    1bec:	80 95       	com	r24
    1bee:	84 23       	and	r24, r20
    1bf0:	8c 93       	st	X, r24
    1bf2:	2b c0       	rjmp	.+86     	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1bf4:	8b 81       	ldd	r24, Y+3	; 0x03
    1bf6:	81 30       	cpi	r24, 0x01	; 1
    1bf8:	a1 f4       	brne	.+40     	; 0x1c22 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1bfa:	a1 e3       	ldi	r26, 0x31	; 49
    1bfc:	b0 e0       	ldi	r27, 0x00	; 0
    1bfe:	e1 e3       	ldi	r30, 0x31	; 49
    1c00:	f0 e0       	ldi	r31, 0x00	; 0
    1c02:	80 81       	ld	r24, Z
    1c04:	48 2f       	mov	r20, r24
    1c06:	8a 81       	ldd	r24, Y+2	; 0x02
    1c08:	28 2f       	mov	r18, r24
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	81 e0       	ldi	r24, 0x01	; 1
    1c0e:	90 e0       	ldi	r25, 0x00	; 0
    1c10:	02 2e       	mov	r0, r18
    1c12:	02 c0       	rjmp	.+4      	; 0x1c18 <GPIO_setupPinDirection+0x194>
    1c14:	88 0f       	add	r24, r24
    1c16:	99 1f       	adc	r25, r25
    1c18:	0a 94       	dec	r0
    1c1a:	e2 f7       	brpl	.-8      	; 0x1c14 <GPIO_setupPinDirection+0x190>
    1c1c:	84 2b       	or	r24, r20
    1c1e:	8c 93       	st	X, r24
    1c20:	14 c0       	rjmp	.+40     	; 0x1c4a <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1c22:	a1 e3       	ldi	r26, 0x31	; 49
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	e1 e3       	ldi	r30, 0x31	; 49
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	48 2f       	mov	r20, r24
    1c2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c30:	28 2f       	mov	r18, r24
    1c32:	30 e0       	ldi	r19, 0x00	; 0
    1c34:	81 e0       	ldi	r24, 0x01	; 1
    1c36:	90 e0       	ldi	r25, 0x00	; 0
    1c38:	02 2e       	mov	r0, r18
    1c3a:	02 c0       	rjmp	.+4      	; 0x1c40 <GPIO_setupPinDirection+0x1bc>
    1c3c:	88 0f       	add	r24, r24
    1c3e:	99 1f       	adc	r25, r25
    1c40:	0a 94       	dec	r0
    1c42:	e2 f7       	brpl	.-8      	; 0x1c3c <GPIO_setupPinDirection+0x1b8>
    1c44:	80 95       	com	r24
    1c46:	84 23       	and	r24, r20
    1c48:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1c4a:	0f 90       	pop	r0
    1c4c:	0f 90       	pop	r0
    1c4e:	0f 90       	pop	r0
    1c50:	0f 90       	pop	r0
    1c52:	0f 90       	pop	r0
    1c54:	cf 91       	pop	r28
    1c56:	df 91       	pop	r29
    1c58:	08 95       	ret

00001c5a <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1c5a:	df 93       	push	r29
    1c5c:	cf 93       	push	r28
    1c5e:	00 d0       	rcall	.+0      	; 0x1c60 <GPIO_writePin+0x6>
    1c60:	00 d0       	rcall	.+0      	; 0x1c62 <GPIO_writePin+0x8>
    1c62:	0f 92       	push	r0
    1c64:	cd b7       	in	r28, 0x3d	; 61
    1c66:	de b7       	in	r29, 0x3e	; 62
    1c68:	89 83       	std	Y+1, r24	; 0x01
    1c6a:	6a 83       	std	Y+2, r22	; 0x02
    1c6c:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1c6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c70:	88 30       	cpi	r24, 0x08	; 8
    1c72:	08 f0       	brcs	.+2      	; 0x1c76 <GPIO_writePin+0x1c>
    1c74:	d5 c0       	rjmp	.+426    	; 0x1e20 <GPIO_writePin+0x1c6>
    1c76:	89 81       	ldd	r24, Y+1	; 0x01
    1c78:	84 30       	cpi	r24, 0x04	; 4
    1c7a:	08 f0       	brcs	.+2      	; 0x1c7e <GPIO_writePin+0x24>
    1c7c:	d1 c0       	rjmp	.+418    	; 0x1e20 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1c7e:	89 81       	ldd	r24, Y+1	; 0x01
    1c80:	28 2f       	mov	r18, r24
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	3d 83       	std	Y+5, r19	; 0x05
    1c86:	2c 83       	std	Y+4, r18	; 0x04
    1c88:	8c 81       	ldd	r24, Y+4	; 0x04
    1c8a:	9d 81       	ldd	r25, Y+5	; 0x05
    1c8c:	81 30       	cpi	r24, 0x01	; 1
    1c8e:	91 05       	cpc	r25, r1
    1c90:	09 f4       	brne	.+2      	; 0x1c94 <GPIO_writePin+0x3a>
    1c92:	43 c0       	rjmp	.+134    	; 0x1d1a <GPIO_writePin+0xc0>
    1c94:	2c 81       	ldd	r18, Y+4	; 0x04
    1c96:	3d 81       	ldd	r19, Y+5	; 0x05
    1c98:	22 30       	cpi	r18, 0x02	; 2
    1c9a:	31 05       	cpc	r19, r1
    1c9c:	2c f4       	brge	.+10     	; 0x1ca8 <GPIO_writePin+0x4e>
    1c9e:	8c 81       	ldd	r24, Y+4	; 0x04
    1ca0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ca2:	00 97       	sbiw	r24, 0x00	; 0
    1ca4:	71 f0       	breq	.+28     	; 0x1cc2 <GPIO_writePin+0x68>
    1ca6:	bc c0       	rjmp	.+376    	; 0x1e20 <GPIO_writePin+0x1c6>
    1ca8:	2c 81       	ldd	r18, Y+4	; 0x04
    1caa:	3d 81       	ldd	r19, Y+5	; 0x05
    1cac:	22 30       	cpi	r18, 0x02	; 2
    1cae:	31 05       	cpc	r19, r1
    1cb0:	09 f4       	brne	.+2      	; 0x1cb4 <GPIO_writePin+0x5a>
    1cb2:	5f c0       	rjmp	.+190    	; 0x1d72 <GPIO_writePin+0x118>
    1cb4:	8c 81       	ldd	r24, Y+4	; 0x04
    1cb6:	9d 81       	ldd	r25, Y+5	; 0x05
    1cb8:	83 30       	cpi	r24, 0x03	; 3
    1cba:	91 05       	cpc	r25, r1
    1cbc:	09 f4       	brne	.+2      	; 0x1cc0 <GPIO_writePin+0x66>
    1cbe:	85 c0       	rjmp	.+266    	; 0x1dca <GPIO_writePin+0x170>
    1cc0:	af c0       	rjmp	.+350    	; 0x1e20 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1cc2:	8b 81       	ldd	r24, Y+3	; 0x03
    1cc4:	81 30       	cpi	r24, 0x01	; 1
    1cc6:	a1 f4       	brne	.+40     	; 0x1cf0 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1cc8:	ab e3       	ldi	r26, 0x3B	; 59
    1cca:	b0 e0       	ldi	r27, 0x00	; 0
    1ccc:	eb e3       	ldi	r30, 0x3B	; 59
    1cce:	f0 e0       	ldi	r31, 0x00	; 0
    1cd0:	80 81       	ld	r24, Z
    1cd2:	48 2f       	mov	r20, r24
    1cd4:	8a 81       	ldd	r24, Y+2	; 0x02
    1cd6:	28 2f       	mov	r18, r24
    1cd8:	30 e0       	ldi	r19, 0x00	; 0
    1cda:	81 e0       	ldi	r24, 0x01	; 1
    1cdc:	90 e0       	ldi	r25, 0x00	; 0
    1cde:	02 2e       	mov	r0, r18
    1ce0:	02 c0       	rjmp	.+4      	; 0x1ce6 <GPIO_writePin+0x8c>
    1ce2:	88 0f       	add	r24, r24
    1ce4:	99 1f       	adc	r25, r25
    1ce6:	0a 94       	dec	r0
    1ce8:	e2 f7       	brpl	.-8      	; 0x1ce2 <GPIO_writePin+0x88>
    1cea:	84 2b       	or	r24, r20
    1cec:	8c 93       	st	X, r24
    1cee:	98 c0       	rjmp	.+304    	; 0x1e20 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1cf0:	ab e3       	ldi	r26, 0x3B	; 59
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	eb e3       	ldi	r30, 0x3B	; 59
    1cf6:	f0 e0       	ldi	r31, 0x00	; 0
    1cf8:	80 81       	ld	r24, Z
    1cfa:	48 2f       	mov	r20, r24
    1cfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfe:	28 2f       	mov	r18, r24
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	81 e0       	ldi	r24, 0x01	; 1
    1d04:	90 e0       	ldi	r25, 0x00	; 0
    1d06:	02 2e       	mov	r0, r18
    1d08:	02 c0       	rjmp	.+4      	; 0x1d0e <GPIO_writePin+0xb4>
    1d0a:	88 0f       	add	r24, r24
    1d0c:	99 1f       	adc	r25, r25
    1d0e:	0a 94       	dec	r0
    1d10:	e2 f7       	brpl	.-8      	; 0x1d0a <GPIO_writePin+0xb0>
    1d12:	80 95       	com	r24
    1d14:	84 23       	and	r24, r20
    1d16:	8c 93       	st	X, r24
    1d18:	83 c0       	rjmp	.+262    	; 0x1e20 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1d1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d1c:	81 30       	cpi	r24, 0x01	; 1
    1d1e:	a1 f4       	brne	.+40     	; 0x1d48 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1d20:	a8 e3       	ldi	r26, 0x38	; 56
    1d22:	b0 e0       	ldi	r27, 0x00	; 0
    1d24:	e8 e3       	ldi	r30, 0x38	; 56
    1d26:	f0 e0       	ldi	r31, 0x00	; 0
    1d28:	80 81       	ld	r24, Z
    1d2a:	48 2f       	mov	r20, r24
    1d2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d2e:	28 2f       	mov	r18, r24
    1d30:	30 e0       	ldi	r19, 0x00	; 0
    1d32:	81 e0       	ldi	r24, 0x01	; 1
    1d34:	90 e0       	ldi	r25, 0x00	; 0
    1d36:	02 2e       	mov	r0, r18
    1d38:	02 c0       	rjmp	.+4      	; 0x1d3e <GPIO_writePin+0xe4>
    1d3a:	88 0f       	add	r24, r24
    1d3c:	99 1f       	adc	r25, r25
    1d3e:	0a 94       	dec	r0
    1d40:	e2 f7       	brpl	.-8      	; 0x1d3a <GPIO_writePin+0xe0>
    1d42:	84 2b       	or	r24, r20
    1d44:	8c 93       	st	X, r24
    1d46:	6c c0       	rjmp	.+216    	; 0x1e20 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1d48:	a8 e3       	ldi	r26, 0x38	; 56
    1d4a:	b0 e0       	ldi	r27, 0x00	; 0
    1d4c:	e8 e3       	ldi	r30, 0x38	; 56
    1d4e:	f0 e0       	ldi	r31, 0x00	; 0
    1d50:	80 81       	ld	r24, Z
    1d52:	48 2f       	mov	r20, r24
    1d54:	8a 81       	ldd	r24, Y+2	; 0x02
    1d56:	28 2f       	mov	r18, r24
    1d58:	30 e0       	ldi	r19, 0x00	; 0
    1d5a:	81 e0       	ldi	r24, 0x01	; 1
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	02 2e       	mov	r0, r18
    1d60:	02 c0       	rjmp	.+4      	; 0x1d66 <GPIO_writePin+0x10c>
    1d62:	88 0f       	add	r24, r24
    1d64:	99 1f       	adc	r25, r25
    1d66:	0a 94       	dec	r0
    1d68:	e2 f7       	brpl	.-8      	; 0x1d62 <GPIO_writePin+0x108>
    1d6a:	80 95       	com	r24
    1d6c:	84 23       	and	r24, r20
    1d6e:	8c 93       	st	X, r24
    1d70:	57 c0       	rjmp	.+174    	; 0x1e20 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1d72:	8b 81       	ldd	r24, Y+3	; 0x03
    1d74:	81 30       	cpi	r24, 0x01	; 1
    1d76:	a1 f4       	brne	.+40     	; 0x1da0 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1d78:	a5 e3       	ldi	r26, 0x35	; 53
    1d7a:	b0 e0       	ldi	r27, 0x00	; 0
    1d7c:	e5 e3       	ldi	r30, 0x35	; 53
    1d7e:	f0 e0       	ldi	r31, 0x00	; 0
    1d80:	80 81       	ld	r24, Z
    1d82:	48 2f       	mov	r20, r24
    1d84:	8a 81       	ldd	r24, Y+2	; 0x02
    1d86:	28 2f       	mov	r18, r24
    1d88:	30 e0       	ldi	r19, 0x00	; 0
    1d8a:	81 e0       	ldi	r24, 0x01	; 1
    1d8c:	90 e0       	ldi	r25, 0x00	; 0
    1d8e:	02 2e       	mov	r0, r18
    1d90:	02 c0       	rjmp	.+4      	; 0x1d96 <GPIO_writePin+0x13c>
    1d92:	88 0f       	add	r24, r24
    1d94:	99 1f       	adc	r25, r25
    1d96:	0a 94       	dec	r0
    1d98:	e2 f7       	brpl	.-8      	; 0x1d92 <GPIO_writePin+0x138>
    1d9a:	84 2b       	or	r24, r20
    1d9c:	8c 93       	st	X, r24
    1d9e:	40 c0       	rjmp	.+128    	; 0x1e20 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1da0:	a5 e3       	ldi	r26, 0x35	; 53
    1da2:	b0 e0       	ldi	r27, 0x00	; 0
    1da4:	e5 e3       	ldi	r30, 0x35	; 53
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	80 81       	ld	r24, Z
    1daa:	48 2f       	mov	r20, r24
    1dac:	8a 81       	ldd	r24, Y+2	; 0x02
    1dae:	28 2f       	mov	r18, r24
    1db0:	30 e0       	ldi	r19, 0x00	; 0
    1db2:	81 e0       	ldi	r24, 0x01	; 1
    1db4:	90 e0       	ldi	r25, 0x00	; 0
    1db6:	02 2e       	mov	r0, r18
    1db8:	02 c0       	rjmp	.+4      	; 0x1dbe <GPIO_writePin+0x164>
    1dba:	88 0f       	add	r24, r24
    1dbc:	99 1f       	adc	r25, r25
    1dbe:	0a 94       	dec	r0
    1dc0:	e2 f7       	brpl	.-8      	; 0x1dba <GPIO_writePin+0x160>
    1dc2:	80 95       	com	r24
    1dc4:	84 23       	and	r24, r20
    1dc6:	8c 93       	st	X, r24
    1dc8:	2b c0       	rjmp	.+86     	; 0x1e20 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1dca:	8b 81       	ldd	r24, Y+3	; 0x03
    1dcc:	81 30       	cpi	r24, 0x01	; 1
    1dce:	a1 f4       	brne	.+40     	; 0x1df8 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1dd0:	a2 e3       	ldi	r26, 0x32	; 50
    1dd2:	b0 e0       	ldi	r27, 0x00	; 0
    1dd4:	e2 e3       	ldi	r30, 0x32	; 50
    1dd6:	f0 e0       	ldi	r31, 0x00	; 0
    1dd8:	80 81       	ld	r24, Z
    1dda:	48 2f       	mov	r20, r24
    1ddc:	8a 81       	ldd	r24, Y+2	; 0x02
    1dde:	28 2f       	mov	r18, r24
    1de0:	30 e0       	ldi	r19, 0x00	; 0
    1de2:	81 e0       	ldi	r24, 0x01	; 1
    1de4:	90 e0       	ldi	r25, 0x00	; 0
    1de6:	02 2e       	mov	r0, r18
    1de8:	02 c0       	rjmp	.+4      	; 0x1dee <GPIO_writePin+0x194>
    1dea:	88 0f       	add	r24, r24
    1dec:	99 1f       	adc	r25, r25
    1dee:	0a 94       	dec	r0
    1df0:	e2 f7       	brpl	.-8      	; 0x1dea <GPIO_writePin+0x190>
    1df2:	84 2b       	or	r24, r20
    1df4:	8c 93       	st	X, r24
    1df6:	14 c0       	rjmp	.+40     	; 0x1e20 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1df8:	a2 e3       	ldi	r26, 0x32	; 50
    1dfa:	b0 e0       	ldi	r27, 0x00	; 0
    1dfc:	e2 e3       	ldi	r30, 0x32	; 50
    1dfe:	f0 e0       	ldi	r31, 0x00	; 0
    1e00:	80 81       	ld	r24, Z
    1e02:	48 2f       	mov	r20, r24
    1e04:	8a 81       	ldd	r24, Y+2	; 0x02
    1e06:	28 2f       	mov	r18, r24
    1e08:	30 e0       	ldi	r19, 0x00	; 0
    1e0a:	81 e0       	ldi	r24, 0x01	; 1
    1e0c:	90 e0       	ldi	r25, 0x00	; 0
    1e0e:	02 2e       	mov	r0, r18
    1e10:	02 c0       	rjmp	.+4      	; 0x1e16 <GPIO_writePin+0x1bc>
    1e12:	88 0f       	add	r24, r24
    1e14:	99 1f       	adc	r25, r25
    1e16:	0a 94       	dec	r0
    1e18:	e2 f7       	brpl	.-8      	; 0x1e12 <GPIO_writePin+0x1b8>
    1e1a:	80 95       	com	r24
    1e1c:	84 23       	and	r24, r20
    1e1e:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1e20:	0f 90       	pop	r0
    1e22:	0f 90       	pop	r0
    1e24:	0f 90       	pop	r0
    1e26:	0f 90       	pop	r0
    1e28:	0f 90       	pop	r0
    1e2a:	cf 91       	pop	r28
    1e2c:	df 91       	pop	r29
    1e2e:	08 95       	ret

00001e30 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1e30:	df 93       	push	r29
    1e32:	cf 93       	push	r28
    1e34:	00 d0       	rcall	.+0      	; 0x1e36 <GPIO_readPin+0x6>
    1e36:	00 d0       	rcall	.+0      	; 0x1e38 <GPIO_readPin+0x8>
    1e38:	0f 92       	push	r0
    1e3a:	cd b7       	in	r28, 0x3d	; 61
    1e3c:	de b7       	in	r29, 0x3e	; 62
    1e3e:	8a 83       	std	Y+2, r24	; 0x02
    1e40:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1e42:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1e44:	8b 81       	ldd	r24, Y+3	; 0x03
    1e46:	88 30       	cpi	r24, 0x08	; 8
    1e48:	08 f0       	brcs	.+2      	; 0x1e4c <GPIO_readPin+0x1c>
    1e4a:	84 c0       	rjmp	.+264    	; 0x1f54 <GPIO_readPin+0x124>
    1e4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e4e:	84 30       	cpi	r24, 0x04	; 4
    1e50:	08 f0       	brcs	.+2      	; 0x1e54 <GPIO_readPin+0x24>
    1e52:	80 c0       	rjmp	.+256    	; 0x1f54 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1e54:	8a 81       	ldd	r24, Y+2	; 0x02
    1e56:	28 2f       	mov	r18, r24
    1e58:	30 e0       	ldi	r19, 0x00	; 0
    1e5a:	3d 83       	std	Y+5, r19	; 0x05
    1e5c:	2c 83       	std	Y+4, r18	; 0x04
    1e5e:	4c 81       	ldd	r20, Y+4	; 0x04
    1e60:	5d 81       	ldd	r21, Y+5	; 0x05
    1e62:	41 30       	cpi	r20, 0x01	; 1
    1e64:	51 05       	cpc	r21, r1
    1e66:	79 f1       	breq	.+94     	; 0x1ec6 <GPIO_readPin+0x96>
    1e68:	8c 81       	ldd	r24, Y+4	; 0x04
    1e6a:	9d 81       	ldd	r25, Y+5	; 0x05
    1e6c:	82 30       	cpi	r24, 0x02	; 2
    1e6e:	91 05       	cpc	r25, r1
    1e70:	34 f4       	brge	.+12     	; 0x1e7e <GPIO_readPin+0x4e>
    1e72:	2c 81       	ldd	r18, Y+4	; 0x04
    1e74:	3d 81       	ldd	r19, Y+5	; 0x05
    1e76:	21 15       	cp	r18, r1
    1e78:	31 05       	cpc	r19, r1
    1e7a:	69 f0       	breq	.+26     	; 0x1e96 <GPIO_readPin+0x66>
    1e7c:	6b c0       	rjmp	.+214    	; 0x1f54 <GPIO_readPin+0x124>
    1e7e:	4c 81       	ldd	r20, Y+4	; 0x04
    1e80:	5d 81       	ldd	r21, Y+5	; 0x05
    1e82:	42 30       	cpi	r20, 0x02	; 2
    1e84:	51 05       	cpc	r21, r1
    1e86:	b9 f1       	breq	.+110    	; 0x1ef6 <GPIO_readPin+0xc6>
    1e88:	8c 81       	ldd	r24, Y+4	; 0x04
    1e8a:	9d 81       	ldd	r25, Y+5	; 0x05
    1e8c:	83 30       	cpi	r24, 0x03	; 3
    1e8e:	91 05       	cpc	r25, r1
    1e90:	09 f4       	brne	.+2      	; 0x1e94 <GPIO_readPin+0x64>
    1e92:	49 c0       	rjmp	.+146    	; 0x1f26 <GPIO_readPin+0xf6>
    1e94:	5f c0       	rjmp	.+190    	; 0x1f54 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1e96:	e9 e3       	ldi	r30, 0x39	; 57
    1e98:	f0 e0       	ldi	r31, 0x00	; 0
    1e9a:	80 81       	ld	r24, Z
    1e9c:	28 2f       	mov	r18, r24
    1e9e:	30 e0       	ldi	r19, 0x00	; 0
    1ea0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea2:	88 2f       	mov	r24, r24
    1ea4:	90 e0       	ldi	r25, 0x00	; 0
    1ea6:	a9 01       	movw	r20, r18
    1ea8:	02 c0       	rjmp	.+4      	; 0x1eae <GPIO_readPin+0x7e>
    1eaa:	55 95       	asr	r21
    1eac:	47 95       	ror	r20
    1eae:	8a 95       	dec	r24
    1eb0:	e2 f7       	brpl	.-8      	; 0x1eaa <GPIO_readPin+0x7a>
    1eb2:	ca 01       	movw	r24, r20
    1eb4:	81 70       	andi	r24, 0x01	; 1
    1eb6:	90 70       	andi	r25, 0x00	; 0
    1eb8:	88 23       	and	r24, r24
    1eba:	19 f0       	breq	.+6      	; 0x1ec2 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1ebc:	81 e0       	ldi	r24, 0x01	; 1
    1ebe:	89 83       	std	Y+1, r24	; 0x01
    1ec0:	49 c0       	rjmp	.+146    	; 0x1f54 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1ec2:	19 82       	std	Y+1, r1	; 0x01
    1ec4:	47 c0       	rjmp	.+142    	; 0x1f54 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1ec6:	e6 e3       	ldi	r30, 0x36	; 54
    1ec8:	f0 e0       	ldi	r31, 0x00	; 0
    1eca:	80 81       	ld	r24, Z
    1ecc:	28 2f       	mov	r18, r24
    1ece:	30 e0       	ldi	r19, 0x00	; 0
    1ed0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ed2:	88 2f       	mov	r24, r24
    1ed4:	90 e0       	ldi	r25, 0x00	; 0
    1ed6:	a9 01       	movw	r20, r18
    1ed8:	02 c0       	rjmp	.+4      	; 0x1ede <GPIO_readPin+0xae>
    1eda:	55 95       	asr	r21
    1edc:	47 95       	ror	r20
    1ede:	8a 95       	dec	r24
    1ee0:	e2 f7       	brpl	.-8      	; 0x1eda <GPIO_readPin+0xaa>
    1ee2:	ca 01       	movw	r24, r20
    1ee4:	81 70       	andi	r24, 0x01	; 1
    1ee6:	90 70       	andi	r25, 0x00	; 0
    1ee8:	88 23       	and	r24, r24
    1eea:	19 f0       	breq	.+6      	; 0x1ef2 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1eec:	81 e0       	ldi	r24, 0x01	; 1
    1eee:	89 83       	std	Y+1, r24	; 0x01
    1ef0:	31 c0       	rjmp	.+98     	; 0x1f54 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1ef2:	19 82       	std	Y+1, r1	; 0x01
    1ef4:	2f c0       	rjmp	.+94     	; 0x1f54 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1ef6:	e3 e3       	ldi	r30, 0x33	; 51
    1ef8:	f0 e0       	ldi	r31, 0x00	; 0
    1efa:	80 81       	ld	r24, Z
    1efc:	28 2f       	mov	r18, r24
    1efe:	30 e0       	ldi	r19, 0x00	; 0
    1f00:	8b 81       	ldd	r24, Y+3	; 0x03
    1f02:	88 2f       	mov	r24, r24
    1f04:	90 e0       	ldi	r25, 0x00	; 0
    1f06:	a9 01       	movw	r20, r18
    1f08:	02 c0       	rjmp	.+4      	; 0x1f0e <GPIO_readPin+0xde>
    1f0a:	55 95       	asr	r21
    1f0c:	47 95       	ror	r20
    1f0e:	8a 95       	dec	r24
    1f10:	e2 f7       	brpl	.-8      	; 0x1f0a <GPIO_readPin+0xda>
    1f12:	ca 01       	movw	r24, r20
    1f14:	81 70       	andi	r24, 0x01	; 1
    1f16:	90 70       	andi	r25, 0x00	; 0
    1f18:	88 23       	and	r24, r24
    1f1a:	19 f0       	breq	.+6      	; 0x1f22 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1f1c:	81 e0       	ldi	r24, 0x01	; 1
    1f1e:	89 83       	std	Y+1, r24	; 0x01
    1f20:	19 c0       	rjmp	.+50     	; 0x1f54 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1f22:	19 82       	std	Y+1, r1	; 0x01
    1f24:	17 c0       	rjmp	.+46     	; 0x1f54 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1f26:	e0 e3       	ldi	r30, 0x30	; 48
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	80 81       	ld	r24, Z
    1f2c:	28 2f       	mov	r18, r24
    1f2e:	30 e0       	ldi	r19, 0x00	; 0
    1f30:	8b 81       	ldd	r24, Y+3	; 0x03
    1f32:	88 2f       	mov	r24, r24
    1f34:	90 e0       	ldi	r25, 0x00	; 0
    1f36:	a9 01       	movw	r20, r18
    1f38:	02 c0       	rjmp	.+4      	; 0x1f3e <GPIO_readPin+0x10e>
    1f3a:	55 95       	asr	r21
    1f3c:	47 95       	ror	r20
    1f3e:	8a 95       	dec	r24
    1f40:	e2 f7       	brpl	.-8      	; 0x1f3a <GPIO_readPin+0x10a>
    1f42:	ca 01       	movw	r24, r20
    1f44:	81 70       	andi	r24, 0x01	; 1
    1f46:	90 70       	andi	r25, 0x00	; 0
    1f48:	88 23       	and	r24, r24
    1f4a:	19 f0       	breq	.+6      	; 0x1f52 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1f4c:	81 e0       	ldi	r24, 0x01	; 1
    1f4e:	89 83       	std	Y+1, r24	; 0x01
    1f50:	01 c0       	rjmp	.+2      	; 0x1f54 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1f52:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1f54:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f56:	0f 90       	pop	r0
    1f58:	0f 90       	pop	r0
    1f5a:	0f 90       	pop	r0
    1f5c:	0f 90       	pop	r0
    1f5e:	0f 90       	pop	r0
    1f60:	cf 91       	pop	r28
    1f62:	df 91       	pop	r29
    1f64:	08 95       	ret

00001f66 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1f66:	df 93       	push	r29
    1f68:	cf 93       	push	r28
    1f6a:	00 d0       	rcall	.+0      	; 0x1f6c <GPIO_setupPortDirection+0x6>
    1f6c:	00 d0       	rcall	.+0      	; 0x1f6e <GPIO_setupPortDirection+0x8>
    1f6e:	cd b7       	in	r28, 0x3d	; 61
    1f70:	de b7       	in	r29, 0x3e	; 62
    1f72:	89 83       	std	Y+1, r24	; 0x01
    1f74:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1f76:	89 81       	ldd	r24, Y+1	; 0x01
    1f78:	84 30       	cpi	r24, 0x04	; 4
    1f7a:	90 f5       	brcc	.+100    	; 0x1fe0 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1f7c:	89 81       	ldd	r24, Y+1	; 0x01
    1f7e:	28 2f       	mov	r18, r24
    1f80:	30 e0       	ldi	r19, 0x00	; 0
    1f82:	3c 83       	std	Y+4, r19	; 0x04
    1f84:	2b 83       	std	Y+3, r18	; 0x03
    1f86:	8b 81       	ldd	r24, Y+3	; 0x03
    1f88:	9c 81       	ldd	r25, Y+4	; 0x04
    1f8a:	81 30       	cpi	r24, 0x01	; 1
    1f8c:	91 05       	cpc	r25, r1
    1f8e:	d1 f0       	breq	.+52     	; 0x1fc4 <GPIO_setupPortDirection+0x5e>
    1f90:	2b 81       	ldd	r18, Y+3	; 0x03
    1f92:	3c 81       	ldd	r19, Y+4	; 0x04
    1f94:	22 30       	cpi	r18, 0x02	; 2
    1f96:	31 05       	cpc	r19, r1
    1f98:	2c f4       	brge	.+10     	; 0x1fa4 <GPIO_setupPortDirection+0x3e>
    1f9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f9e:	00 97       	sbiw	r24, 0x00	; 0
    1fa0:	61 f0       	breq	.+24     	; 0x1fba <GPIO_setupPortDirection+0x54>
    1fa2:	1e c0       	rjmp	.+60     	; 0x1fe0 <GPIO_setupPortDirection+0x7a>
    1fa4:	2b 81       	ldd	r18, Y+3	; 0x03
    1fa6:	3c 81       	ldd	r19, Y+4	; 0x04
    1fa8:	22 30       	cpi	r18, 0x02	; 2
    1faa:	31 05       	cpc	r19, r1
    1fac:	81 f0       	breq	.+32     	; 0x1fce <GPIO_setupPortDirection+0x68>
    1fae:	8b 81       	ldd	r24, Y+3	; 0x03
    1fb0:	9c 81       	ldd	r25, Y+4	; 0x04
    1fb2:	83 30       	cpi	r24, 0x03	; 3
    1fb4:	91 05       	cpc	r25, r1
    1fb6:	81 f0       	breq	.+32     	; 0x1fd8 <GPIO_setupPortDirection+0x72>
    1fb8:	13 c0       	rjmp	.+38     	; 0x1fe0 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1fba:	ea e3       	ldi	r30, 0x3A	; 58
    1fbc:	f0 e0       	ldi	r31, 0x00	; 0
    1fbe:	8a 81       	ldd	r24, Y+2	; 0x02
    1fc0:	80 83       	st	Z, r24
    1fc2:	0e c0       	rjmp	.+28     	; 0x1fe0 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1fc4:	e7 e3       	ldi	r30, 0x37	; 55
    1fc6:	f0 e0       	ldi	r31, 0x00	; 0
    1fc8:	8a 81       	ldd	r24, Y+2	; 0x02
    1fca:	80 83       	st	Z, r24
    1fcc:	09 c0       	rjmp	.+18     	; 0x1fe0 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1fce:	e4 e3       	ldi	r30, 0x34	; 52
    1fd0:	f0 e0       	ldi	r31, 0x00	; 0
    1fd2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd4:	80 83       	st	Z, r24
    1fd6:	04 c0       	rjmp	.+8      	; 0x1fe0 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1fd8:	e1 e3       	ldi	r30, 0x31	; 49
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	8a 81       	ldd	r24, Y+2	; 0x02
    1fde:	80 83       	st	Z, r24
			break;
		}
	}
}
    1fe0:	0f 90       	pop	r0
    1fe2:	0f 90       	pop	r0
    1fe4:	0f 90       	pop	r0
    1fe6:	0f 90       	pop	r0
    1fe8:	cf 91       	pop	r28
    1fea:	df 91       	pop	r29
    1fec:	08 95       	ret

00001fee <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1fee:	df 93       	push	r29
    1ff0:	cf 93       	push	r28
    1ff2:	00 d0       	rcall	.+0      	; 0x1ff4 <GPIO_writePort+0x6>
    1ff4:	00 d0       	rcall	.+0      	; 0x1ff6 <GPIO_writePort+0x8>
    1ff6:	cd b7       	in	r28, 0x3d	; 61
    1ff8:	de b7       	in	r29, 0x3e	; 62
    1ffa:	89 83       	std	Y+1, r24	; 0x01
    1ffc:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1ffe:	89 81       	ldd	r24, Y+1	; 0x01
    2000:	84 30       	cpi	r24, 0x04	; 4
    2002:	90 f5       	brcc	.+100    	; 0x2068 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    2004:	89 81       	ldd	r24, Y+1	; 0x01
    2006:	28 2f       	mov	r18, r24
    2008:	30 e0       	ldi	r19, 0x00	; 0
    200a:	3c 83       	std	Y+4, r19	; 0x04
    200c:	2b 83       	std	Y+3, r18	; 0x03
    200e:	8b 81       	ldd	r24, Y+3	; 0x03
    2010:	9c 81       	ldd	r25, Y+4	; 0x04
    2012:	81 30       	cpi	r24, 0x01	; 1
    2014:	91 05       	cpc	r25, r1
    2016:	d1 f0       	breq	.+52     	; 0x204c <GPIO_writePort+0x5e>
    2018:	2b 81       	ldd	r18, Y+3	; 0x03
    201a:	3c 81       	ldd	r19, Y+4	; 0x04
    201c:	22 30       	cpi	r18, 0x02	; 2
    201e:	31 05       	cpc	r19, r1
    2020:	2c f4       	brge	.+10     	; 0x202c <GPIO_writePort+0x3e>
    2022:	8b 81       	ldd	r24, Y+3	; 0x03
    2024:	9c 81       	ldd	r25, Y+4	; 0x04
    2026:	00 97       	sbiw	r24, 0x00	; 0
    2028:	61 f0       	breq	.+24     	; 0x2042 <GPIO_writePort+0x54>
    202a:	1e c0       	rjmp	.+60     	; 0x2068 <GPIO_writePort+0x7a>
    202c:	2b 81       	ldd	r18, Y+3	; 0x03
    202e:	3c 81       	ldd	r19, Y+4	; 0x04
    2030:	22 30       	cpi	r18, 0x02	; 2
    2032:	31 05       	cpc	r19, r1
    2034:	81 f0       	breq	.+32     	; 0x2056 <GPIO_writePort+0x68>
    2036:	8b 81       	ldd	r24, Y+3	; 0x03
    2038:	9c 81       	ldd	r25, Y+4	; 0x04
    203a:	83 30       	cpi	r24, 0x03	; 3
    203c:	91 05       	cpc	r25, r1
    203e:	81 f0       	breq	.+32     	; 0x2060 <GPIO_writePort+0x72>
    2040:	13 c0       	rjmp	.+38     	; 0x2068 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    2042:	eb e3       	ldi	r30, 0x3B	; 59
    2044:	f0 e0       	ldi	r31, 0x00	; 0
    2046:	8a 81       	ldd	r24, Y+2	; 0x02
    2048:	80 83       	st	Z, r24
    204a:	0e c0       	rjmp	.+28     	; 0x2068 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    204c:	e8 e3       	ldi	r30, 0x38	; 56
    204e:	f0 e0       	ldi	r31, 0x00	; 0
    2050:	8a 81       	ldd	r24, Y+2	; 0x02
    2052:	80 83       	st	Z, r24
    2054:	09 c0       	rjmp	.+18     	; 0x2068 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    2056:	e5 e3       	ldi	r30, 0x35	; 53
    2058:	f0 e0       	ldi	r31, 0x00	; 0
    205a:	8a 81       	ldd	r24, Y+2	; 0x02
    205c:	80 83       	st	Z, r24
    205e:	04 c0       	rjmp	.+8      	; 0x2068 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    2060:	e2 e3       	ldi	r30, 0x32	; 50
    2062:	f0 e0       	ldi	r31, 0x00	; 0
    2064:	8a 81       	ldd	r24, Y+2	; 0x02
    2066:	80 83       	st	Z, r24
			break;
		}
	}
}
    2068:	0f 90       	pop	r0
    206a:	0f 90       	pop	r0
    206c:	0f 90       	pop	r0
    206e:	0f 90       	pop	r0
    2070:	cf 91       	pop	r28
    2072:	df 91       	pop	r29
    2074:	08 95       	ret

00002076 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    2076:	df 93       	push	r29
    2078:	cf 93       	push	r28
    207a:	00 d0       	rcall	.+0      	; 0x207c <GPIO_readPort+0x6>
    207c:	00 d0       	rcall	.+0      	; 0x207e <GPIO_readPort+0x8>
    207e:	cd b7       	in	r28, 0x3d	; 61
    2080:	de b7       	in	r29, 0x3e	; 62
    2082:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    2084:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    2086:	8a 81       	ldd	r24, Y+2	; 0x02
    2088:	84 30       	cpi	r24, 0x04	; 4
    208a:	90 f5       	brcc	.+100    	; 0x20f0 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    208c:	8a 81       	ldd	r24, Y+2	; 0x02
    208e:	28 2f       	mov	r18, r24
    2090:	30 e0       	ldi	r19, 0x00	; 0
    2092:	3c 83       	std	Y+4, r19	; 0x04
    2094:	2b 83       	std	Y+3, r18	; 0x03
    2096:	8b 81       	ldd	r24, Y+3	; 0x03
    2098:	9c 81       	ldd	r25, Y+4	; 0x04
    209a:	81 30       	cpi	r24, 0x01	; 1
    209c:	91 05       	cpc	r25, r1
    209e:	d1 f0       	breq	.+52     	; 0x20d4 <GPIO_readPort+0x5e>
    20a0:	2b 81       	ldd	r18, Y+3	; 0x03
    20a2:	3c 81       	ldd	r19, Y+4	; 0x04
    20a4:	22 30       	cpi	r18, 0x02	; 2
    20a6:	31 05       	cpc	r19, r1
    20a8:	2c f4       	brge	.+10     	; 0x20b4 <GPIO_readPort+0x3e>
    20aa:	8b 81       	ldd	r24, Y+3	; 0x03
    20ac:	9c 81       	ldd	r25, Y+4	; 0x04
    20ae:	00 97       	sbiw	r24, 0x00	; 0
    20b0:	61 f0       	breq	.+24     	; 0x20ca <GPIO_readPort+0x54>
    20b2:	1e c0       	rjmp	.+60     	; 0x20f0 <GPIO_readPort+0x7a>
    20b4:	2b 81       	ldd	r18, Y+3	; 0x03
    20b6:	3c 81       	ldd	r19, Y+4	; 0x04
    20b8:	22 30       	cpi	r18, 0x02	; 2
    20ba:	31 05       	cpc	r19, r1
    20bc:	81 f0       	breq	.+32     	; 0x20de <GPIO_readPort+0x68>
    20be:	8b 81       	ldd	r24, Y+3	; 0x03
    20c0:	9c 81       	ldd	r25, Y+4	; 0x04
    20c2:	83 30       	cpi	r24, 0x03	; 3
    20c4:	91 05       	cpc	r25, r1
    20c6:	81 f0       	breq	.+32     	; 0x20e8 <GPIO_readPort+0x72>
    20c8:	13 c0       	rjmp	.+38     	; 0x20f0 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    20ca:	e9 e3       	ldi	r30, 0x39	; 57
    20cc:	f0 e0       	ldi	r31, 0x00	; 0
    20ce:	80 81       	ld	r24, Z
    20d0:	89 83       	std	Y+1, r24	; 0x01
    20d2:	0e c0       	rjmp	.+28     	; 0x20f0 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    20d4:	e6 e3       	ldi	r30, 0x36	; 54
    20d6:	f0 e0       	ldi	r31, 0x00	; 0
    20d8:	80 81       	ld	r24, Z
    20da:	89 83       	std	Y+1, r24	; 0x01
    20dc:	09 c0       	rjmp	.+18     	; 0x20f0 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    20de:	e3 e3       	ldi	r30, 0x33	; 51
    20e0:	f0 e0       	ldi	r31, 0x00	; 0
    20e2:	80 81       	ld	r24, Z
    20e4:	89 83       	std	Y+1, r24	; 0x01
    20e6:	04 c0       	rjmp	.+8      	; 0x20f0 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    20e8:	e0 e3       	ldi	r30, 0x30	; 48
    20ea:	f0 e0       	ldi	r31, 0x00	; 0
    20ec:	80 81       	ld	r24, Z
    20ee:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    20f0:	89 81       	ldd	r24, Y+1	; 0x01
}
    20f2:	0f 90       	pop	r0
    20f4:	0f 90       	pop	r0
    20f6:	0f 90       	pop	r0
    20f8:	0f 90       	pop	r0
    20fa:	cf 91       	pop	r28
    20fc:	df 91       	pop	r29
    20fe:	08 95       	ret

00002100 <DcMotor_Init>:
/*
 * Description :
 * The Function responsible for setup the direction for the two motor pins through the GPIO driver.
 */
void DcMotor_Init(void)
{
    2100:	df 93       	push	r29
    2102:	cf 93       	push	r28
    2104:	cd b7       	in	r28, 0x3d	; 61
    2106:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN1,PIN_OUTPUT);
    2108:	81 e0       	ldi	r24, 0x01	; 1
    210a:	60 e0       	ldi	r22, 0x00	; 0
    210c:	41 e0       	ldi	r20, 0x01	; 1
    210e:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN2,PIN_OUTPUT);
    2112:	81 e0       	ldi	r24, 0x01	; 1
    2114:	61 e0       	ldi	r22, 0x01	; 1
    2116:	41 e0       	ldi	r20, 0x01	; 1
    2118:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <GPIO_setupPinDirection>

    /*Stop at the DC-Motor at the beginning through the GPIO driver*/
	GPIO_writePin(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN1,LOGIC_LOW);
    211c:	81 e0       	ldi	r24, 0x01	; 1
    211e:	60 e0       	ldi	r22, 0x00	; 0
    2120:	40 e0       	ldi	r20, 0x00	; 0
    2122:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>
	GPIO_writePin(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN2,LOGIC_LOW);
    2126:	81 e0       	ldi	r24, 0x01	; 1
    2128:	61 e0       	ldi	r22, 0x01	; 1
    212a:	40 e0       	ldi	r20, 0x00	; 0
    212c:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>
}
    2130:	cf 91       	pop	r28
    2132:	df 91       	pop	r29
    2134:	08 95       	ret

00002136 <DcMotor_Rotate>:
 * Description :
 * The function responsible for rotate the DC Motor CW/ or A-CW or stop the motor based on the motor state.
 * Send the required duty cycle to the PWM driver based on the required speed value.
 */
void DcMotor_Rotate(DcMotor_State state,uint8 speed)
{
    2136:	df 93       	push	r29
    2138:	cf 93       	push	r28
    213a:	00 d0       	rcall	.+0      	; 0x213c <DcMotor_Rotate+0x6>
    213c:	cd b7       	in	r28, 0x3d	; 61
    213e:	de b7       	in	r29, 0x3e	; 62
    2140:	89 83       	std	Y+1, r24	; 0x01
    2142:	6a 83       	std	Y+2, r22	; 0x02
	/*rotate the DC Motor CW/ or A-CW or stop the motor based on the state input state value*/
	if(state == CW)
    2144:	89 81       	ldd	r24, Y+1	; 0x01
    2146:	81 30       	cpi	r24, 0x01	; 1
    2148:	59 f4       	brne	.+22     	; 0x2160 <DcMotor_Rotate+0x2a>
	{
		GPIO_writePin(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN1,LOGIC_HIGH);
    214a:	81 e0       	ldi	r24, 0x01	; 1
    214c:	60 e0       	ldi	r22, 0x00	; 0
    214e:	41 e0       	ldi	r20, 0x01	; 1
    2150:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>
		GPIO_writePin(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN2,LOGIC_LOW);
    2154:	81 e0       	ldi	r24, 0x01	; 1
    2156:	61 e0       	ldi	r22, 0x01	; 1
    2158:	40 e0       	ldi	r20, 0x00	; 0
    215a:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>
    215e:	18 c0       	rjmp	.+48     	; 0x2190 <DcMotor_Rotate+0x5a>
	}
	else if(state == A_CW)
    2160:	89 81       	ldd	r24, Y+1	; 0x01
    2162:	82 30       	cpi	r24, 0x02	; 2
    2164:	59 f4       	brne	.+22     	; 0x217c <DcMotor_Rotate+0x46>
	{
		GPIO_writePin(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN1,LOGIC_LOW);
    2166:	81 e0       	ldi	r24, 0x01	; 1
    2168:	60 e0       	ldi	r22, 0x00	; 0
    216a:	40 e0       	ldi	r20, 0x00	; 0
    216c:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>
		GPIO_writePin(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN2,LOGIC_HIGH);
    2170:	81 e0       	ldi	r24, 0x01	; 1
    2172:	61 e0       	ldi	r22, 0x01	; 1
    2174:	41 e0       	ldi	r20, 0x01	; 1
    2176:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>
    217a:	0a c0       	rjmp	.+20     	; 0x2190 <DcMotor_Rotate+0x5a>
	}

	else
	{
		GPIO_writePin(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN1,LOGIC_LOW);
    217c:	81 e0       	ldi	r24, 0x01	; 1
    217e:	60 e0       	ldi	r22, 0x00	; 0
    2180:	40 e0       	ldi	r20, 0x00	; 0
    2182:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>
		GPIO_writePin(MOTOR_DRIVER_PORT,MOTOR_DRIVER_PIN2,LOGIC_LOW);
    2186:	81 e0       	ldi	r24, 0x01	; 1
    2188:	61 e0       	ldi	r22, 0x01	; 1
    218a:	40 e0       	ldi	r20, 0x00	; 0
    218c:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <GPIO_writePin>
	}

	/*decimal value for the required motor speed, it should be from 0 --> 100*/
	PWM_Timer0_Start(speed);
    2190:	8a 81       	ldd	r24, Y+2	; 0x02
    2192:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <PWM_Timer0_Start>


}
    2196:	0f 90       	pop	r0
    2198:	0f 90       	pop	r0
    219a:	cf 91       	pop	r28
    219c:	df 91       	pop	r29
    219e:	08 95       	ret

000021a0 <PWM_Timer0_Start>:
 * Setup the compare value based on the required input duty cycle
 * Setup the direction for OC0 as output pin through the GPIO driver.
 * The generated PWM signal frequency will be 500Hz to control the DC Motor speed.
 */
void PWM_Timer0_Start(uint8 duty_cycle)
{
    21a0:	0f 93       	push	r16
    21a2:	1f 93       	push	r17
    21a4:	df 93       	push	r29
    21a6:	cf 93       	push	r28
    21a8:	0f 92       	push	r0
    21aa:	cd b7       	in	r28, 0x3d	; 61
    21ac:	de b7       	in	r29, 0x3e	; 62
    21ae:	89 83       	std	Y+1, r24	; 0x01
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	*/

	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01) ;
    21b0:	e3 e5       	ldi	r30, 0x53	; 83
    21b2:	f0 e0       	ldi	r31, 0x00	; 0
    21b4:	8a e6       	ldi	r24, 0x6A	; 106
    21b6:	80 83       	st	Z, r24

	TCNT0 = 0;
    21b8:	e2 e5       	ldi	r30, 0x52	; 82
    21ba:	f0 e0       	ldi	r31, 0x00	; 0
    21bc:	10 82       	st	Z, r1

	if(duty_cycle == 100)
    21be:	89 81       	ldd	r24, Y+1	; 0x01
    21c0:	84 36       	cpi	r24, 0x64	; 100
    21c2:	51 f5       	brne	.+84     	; 0x2218 <PWM_Timer0_Start+0x78>
		OCR0 = (uint8)(255 * ( (float32)(duty_cycle)/100 )); /* The compare value according to duty cycle */
    21c4:	0c e5       	ldi	r16, 0x5C	; 92
    21c6:	10 e0       	ldi	r17, 0x00	; 0
    21c8:	89 81       	ldd	r24, Y+1	; 0x01
    21ca:	88 2f       	mov	r24, r24
    21cc:	90 e0       	ldi	r25, 0x00	; 0
    21ce:	a0 e0       	ldi	r26, 0x00	; 0
    21d0:	b0 e0       	ldi	r27, 0x00	; 0
    21d2:	bc 01       	movw	r22, r24
    21d4:	cd 01       	movw	r24, r26
    21d6:	0e 94 49 04 	call	0x892	; 0x892 <__floatunsisf>
    21da:	dc 01       	movw	r26, r24
    21dc:	cb 01       	movw	r24, r22
    21de:	bc 01       	movw	r22, r24
    21e0:	cd 01       	movw	r24, r26
    21e2:	20 e0       	ldi	r18, 0x00	; 0
    21e4:	30 e0       	ldi	r19, 0x00	; 0
    21e6:	48 ec       	ldi	r20, 0xC8	; 200
    21e8:	52 e4       	ldi	r21, 0x42	; 66
    21ea:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    21ee:	dc 01       	movw	r26, r24
    21f0:	cb 01       	movw	r24, r22
    21f2:	bc 01       	movw	r22, r24
    21f4:	cd 01       	movw	r24, r26
    21f6:	20 e0       	ldi	r18, 0x00	; 0
    21f8:	30 e0       	ldi	r19, 0x00	; 0
    21fa:	4f e7       	ldi	r20, 0x7F	; 127
    21fc:	53 e4       	ldi	r21, 0x43	; 67
    21fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2202:	dc 01       	movw	r26, r24
    2204:	cb 01       	movw	r24, r22
    2206:	bc 01       	movw	r22, r24
    2208:	cd 01       	movw	r24, r26
    220a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    220e:	dc 01       	movw	r26, r24
    2210:	cb 01       	movw	r24, r22
    2212:	f8 01       	movw	r30, r16
    2214:	80 83       	st	Z, r24
    2216:	29 c0       	rjmp	.+82     	; 0x226a <PWM_Timer0_Start+0xca>

	else
		OCR0 = (uint8)(256 * ( (float32)(duty_cycle)/100 )); /* The compare value according to duty cycle */
    2218:	0c e5       	ldi	r16, 0x5C	; 92
    221a:	10 e0       	ldi	r17, 0x00	; 0
    221c:	89 81       	ldd	r24, Y+1	; 0x01
    221e:	88 2f       	mov	r24, r24
    2220:	90 e0       	ldi	r25, 0x00	; 0
    2222:	a0 e0       	ldi	r26, 0x00	; 0
    2224:	b0 e0       	ldi	r27, 0x00	; 0
    2226:	bc 01       	movw	r22, r24
    2228:	cd 01       	movw	r24, r26
    222a:	0e 94 49 04 	call	0x892	; 0x892 <__floatunsisf>
    222e:	dc 01       	movw	r26, r24
    2230:	cb 01       	movw	r24, r22
    2232:	bc 01       	movw	r22, r24
    2234:	cd 01       	movw	r24, r26
    2236:	20 e0       	ldi	r18, 0x00	; 0
    2238:	30 e0       	ldi	r19, 0x00	; 0
    223a:	48 ec       	ldi	r20, 0xC8	; 200
    223c:	52 e4       	ldi	r21, 0x42	; 66
    223e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2242:	dc 01       	movw	r26, r24
    2244:	cb 01       	movw	r24, r22
    2246:	bc 01       	movw	r22, r24
    2248:	cd 01       	movw	r24, r26
    224a:	20 e0       	ldi	r18, 0x00	; 0
    224c:	30 e0       	ldi	r19, 0x00	; 0
    224e:	40 e8       	ldi	r20, 0x80	; 128
    2250:	53 e4       	ldi	r21, 0x43	; 67
    2252:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2256:	dc 01       	movw	r26, r24
    2258:	cb 01       	movw	r24, r22
    225a:	bc 01       	movw	r22, r24
    225c:	cd 01       	movw	r24, r26
    225e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2262:	dc 01       	movw	r26, r24
    2264:	cb 01       	movw	r24, r22
    2266:	f8 01       	movw	r30, r16
    2268:	80 83       	st	Z, r24

	CLEAR_BIT(TIMSK,TOIE0);/*disable interrupt*/
    226a:	a9 e5       	ldi	r26, 0x59	; 89
    226c:	b0 e0       	ldi	r27, 0x00	; 0
    226e:	e9 e5       	ldi	r30, 0x59	; 89
    2270:	f0 e0       	ldi	r31, 0x00	; 0
    2272:	80 81       	ld	r24, Z
    2274:	8e 7f       	andi	r24, 0xFE	; 254
    2276:	8c 93       	st	X, r24

	GPIO_setupPinDirection(PWM_SIGNAL_PORT,PWM_SIGNAL_PIN,PIN_OUTPUT); //set PB3/OC0 as output pin
    2278:	81 e0       	ldi	r24, 0x01	; 1
    227a:	63 e0       	ldi	r22, 0x03	; 3
    227c:	41 e0       	ldi	r20, 0x01	; 1
    227e:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <GPIO_setupPinDirection>

}
    2282:	0f 90       	pop	r0
    2284:	cf 91       	pop	r28
    2286:	df 91       	pop	r29
    2288:	1f 91       	pop	r17
    228a:	0f 91       	pop	r16
    228c:	08 95       	ret

0000228e <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType* TWI_Config)
{
    228e:	df 93       	push	r29
    2290:	cf 93       	push	r28
    2292:	00 d0       	rcall	.+0      	; 0x2294 <TWI_init+0x6>
    2294:	cd b7       	in	r28, 0x3d	; 61
    2296:	de b7       	in	r29, 0x3e	; 62
    2298:	9a 83       	std	Y+2, r25	; 0x02
    229a:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: Dynamically Configured using (TWI_Config-> TWI_bit_rate)
     * pre-scaler : Dynamically Configured using (TWI_Config-> prescalar)
     */
	TWSR = 0X00;
    229c:	e1 e2       	ldi	r30, 0x21	; 33
    229e:	f0 e0       	ldi	r31, 0x00	; 0
    22a0:	10 82       	st	Z, r1
	TWBR = TWBR = (unsigned char)( (1/2) * ((F_CPU / TWI_Config-> TWI_bit_rate) - 16UL));
    22a2:	a0 e2       	ldi	r26, 0x20	; 32
    22a4:	b0 e0       	ldi	r27, 0x00	; 0
    22a6:	e0 e2       	ldi	r30, 0x20	; 32
    22a8:	f0 e0       	ldi	r31, 0x00	; 0
    22aa:	10 82       	st	Z, r1
    22ac:	80 81       	ld	r24, Z
    22ae:	8c 93       	st	X, r24
	//TWBR = TWBR = (unsigned char)( ((double)1/((1 << (2*(TWI_Config->prescalar) +1) ))) * ((8000000 / TWI_Config-> TWI_bit_rate) - 16UL));

    /* Two Wire Bus address my address if any master device want to call me (used in case this MC is a slave device)
       General Call Recognition: Off
     */
    TWAR = ( (TWI_Config->my_address) << 1);
    22b0:	a2 e2       	ldi	r26, 0x22	; 34
    22b2:	b0 e0       	ldi	r27, 0x00	; 0
    22b4:	e9 81       	ldd	r30, Y+1	; 0x01
    22b6:	fa 81       	ldd	r31, Y+2	; 0x02
    22b8:	84 81       	ldd	r24, Z+4	; 0x04
    22ba:	88 0f       	add	r24, r24
    22bc:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    22be:	e6 e5       	ldi	r30, 0x56	; 86
    22c0:	f0 e0       	ldi	r31, 0x00	; 0
    22c2:	84 e0       	ldi	r24, 0x04	; 4
    22c4:	80 83       	st	Z, r24
}
    22c6:	0f 90       	pop	r0
    22c8:	0f 90       	pop	r0
    22ca:	cf 91       	pop	r28
    22cc:	df 91       	pop	r29
    22ce:	08 95       	ret

000022d0 <TWI_start>:

void TWI_start(void)
{
    22d0:	df 93       	push	r29
    22d2:	cf 93       	push	r28
    22d4:	cd b7       	in	r28, 0x3d	; 61
    22d6:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    22d8:	e6 e5       	ldi	r30, 0x56	; 86
    22da:	f0 e0       	ldi	r31, 0x00	; 0
    22dc:	84 ea       	ldi	r24, 0xA4	; 164
    22de:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    22e0:	e6 e5       	ldi	r30, 0x56	; 86
    22e2:	f0 e0       	ldi	r31, 0x00	; 0
    22e4:	80 81       	ld	r24, Z
    22e6:	88 23       	and	r24, r24
    22e8:	dc f7       	brge	.-10     	; 0x22e0 <TWI_start+0x10>
}
    22ea:	cf 91       	pop	r28
    22ec:	df 91       	pop	r29
    22ee:	08 95       	ret

000022f0 <TWI_stop>:

void TWI_stop(void)
{
    22f0:	df 93       	push	r29
    22f2:	cf 93       	push	r28
    22f4:	cd b7       	in	r28, 0x3d	; 61
    22f6:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    22f8:	e6 e5       	ldi	r30, 0x56	; 86
    22fa:	f0 e0       	ldi	r31, 0x00	; 0
    22fc:	84 e9       	ldi	r24, 0x94	; 148
    22fe:	80 83       	st	Z, r24
}
    2300:	cf 91       	pop	r28
    2302:	df 91       	pop	r29
    2304:	08 95       	ret

00002306 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    2306:	df 93       	push	r29
    2308:	cf 93       	push	r28
    230a:	0f 92       	push	r0
    230c:	cd b7       	in	r28, 0x3d	; 61
    230e:	de b7       	in	r29, 0x3e	; 62
    2310:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    2312:	e3 e2       	ldi	r30, 0x23	; 35
    2314:	f0 e0       	ldi	r31, 0x00	; 0
    2316:	89 81       	ldd	r24, Y+1	; 0x01
    2318:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    231a:	e6 e5       	ldi	r30, 0x56	; 86
    231c:	f0 e0       	ldi	r31, 0x00	; 0
    231e:	84 e8       	ldi	r24, 0x84	; 132
    2320:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2322:	e6 e5       	ldi	r30, 0x56	; 86
    2324:	f0 e0       	ldi	r31, 0x00	; 0
    2326:	80 81       	ld	r24, Z
    2328:	88 23       	and	r24, r24
    232a:	dc f7       	brge	.-10     	; 0x2322 <TWI_writeByte+0x1c>
}
    232c:	0f 90       	pop	r0
    232e:	cf 91       	pop	r28
    2330:	df 91       	pop	r29
    2332:	08 95       	ret

00002334 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    2334:	df 93       	push	r29
    2336:	cf 93       	push	r28
    2338:	cd b7       	in	r28, 0x3d	; 61
    233a:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    233c:	e6 e5       	ldi	r30, 0x56	; 86
    233e:	f0 e0       	ldi	r31, 0x00	; 0
    2340:	84 ec       	ldi	r24, 0xC4	; 196
    2342:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2344:	e6 e5       	ldi	r30, 0x56	; 86
    2346:	f0 e0       	ldi	r31, 0x00	; 0
    2348:	80 81       	ld	r24, Z
    234a:	88 23       	and	r24, r24
    234c:	dc f7       	brge	.-10     	; 0x2344 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    234e:	e3 e2       	ldi	r30, 0x23	; 35
    2350:	f0 e0       	ldi	r31, 0x00	; 0
    2352:	80 81       	ld	r24, Z
}
    2354:	cf 91       	pop	r28
    2356:	df 91       	pop	r29
    2358:	08 95       	ret

0000235a <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    235a:	df 93       	push	r29
    235c:	cf 93       	push	r28
    235e:	cd b7       	in	r28, 0x3d	; 61
    2360:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    2362:	e6 e5       	ldi	r30, 0x56	; 86
    2364:	f0 e0       	ldi	r31, 0x00	; 0
    2366:	84 e8       	ldi	r24, 0x84	; 132
    2368:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    236a:	e6 e5       	ldi	r30, 0x56	; 86
    236c:	f0 e0       	ldi	r31, 0x00	; 0
    236e:	80 81       	ld	r24, Z
    2370:	88 23       	and	r24, r24
    2372:	dc f7       	brge	.-10     	; 0x236a <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    2374:	e3 e2       	ldi	r30, 0x23	; 35
    2376:	f0 e0       	ldi	r31, 0x00	; 0
    2378:	80 81       	ld	r24, Z
}
    237a:	cf 91       	pop	r28
    237c:	df 91       	pop	r29
    237e:	08 95       	ret

00002380 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    2380:	df 93       	push	r29
    2382:	cf 93       	push	r28
    2384:	0f 92       	push	r0
    2386:	cd b7       	in	r28, 0x3d	; 61
    2388:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    238a:	e1 e2       	ldi	r30, 0x21	; 33
    238c:	f0 e0       	ldi	r31, 0x00	; 0
    238e:	80 81       	ld	r24, Z
    2390:	88 7f       	andi	r24, 0xF8	; 248
    2392:	89 83       	std	Y+1, r24	; 0x01
    return status;
    2394:	89 81       	ldd	r24, Y+1	; 0x01
}
    2396:	0f 90       	pop	r0
    2398:	cf 91       	pop	r28
    239a:	df 91       	pop	r29
    239c:	08 95       	ret

0000239e <UART_init>:
 * 2. Enable the UART.
 * 3. Setup UART Operating Mode
 * 4. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType* UART_Config)
{
    239e:	df 93       	push	r29
    23a0:	cf 93       	push	r28
    23a2:	00 d0       	rcall	.+0      	; 0x23a4 <UART_init+0x6>
    23a4:	00 d0       	rcall	.+0      	; 0x23a6 <UART_init+0x8>
    23a6:	cd b7       	in	r28, 0x3d	; 61
    23a8:	de b7       	in	r29, 0x3e	; 62
    23aa:	9c 83       	std	Y+4, r25	; 0x04
    23ac:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    23ae:	1a 82       	std	Y+2, r1	; 0x02
    23b0:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * U2X = 0 for Normal transmission speed
	 * U2X = 1 for double transmission speed
	*/
	UCSRA = (UCSRA & 0xFD) |((UART_Config->Operating_mode) << U2X);
    23b2:	ab e2       	ldi	r26, 0x2B	; 43
    23b4:	b0 e0       	ldi	r27, 0x00	; 0
    23b6:	eb e2       	ldi	r30, 0x2B	; 43
    23b8:	f0 e0       	ldi	r31, 0x00	; 0
    23ba:	80 81       	ld	r24, Z
    23bc:	28 2f       	mov	r18, r24
    23be:	2d 7f       	andi	r18, 0xFD	; 253
    23c0:	eb 81       	ldd	r30, Y+3	; 0x03
    23c2:	fc 81       	ldd	r31, Y+4	; 0x04
    23c4:	83 81       	ldd	r24, Z+3	; 0x03
    23c6:	88 2f       	mov	r24, r24
    23c8:	90 e0       	ldi	r25, 0x00	; 0
    23ca:	88 0f       	add	r24, r24
    23cc:	99 1f       	adc	r25, r25
    23ce:	82 2b       	or	r24, r18
    23d0:	8c 93       	st	X, r24
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 5 or 6 or 7 or 8-bit data mode
	 * UCSZ2 = 1 For 9-bit data mode
	 * RXB8 & TXB8 used for 9-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN) | (UCSRB & 0xFB) | ( ((UART_Config->data) & 0x04));
    23d2:	aa e2       	ldi	r26, 0x2A	; 42
    23d4:	b0 e0       	ldi	r27, 0x00	; 0
    23d6:	ea e2       	ldi	r30, 0x2A	; 42
    23d8:	f0 e0       	ldi	r31, 0x00	; 0
    23da:	80 81       	ld	r24, Z
    23dc:	83 7e       	andi	r24, 0xE3	; 227
    23de:	98 2f       	mov	r25, r24
    23e0:	98 61       	ori	r25, 0x18	; 24
    23e2:	eb 81       	ldd	r30, Y+3	; 0x03
    23e4:	fc 81       	ldd	r31, Y+4	; 0x04
    23e6:	80 81       	ld	r24, Z
    23e8:	84 70       	andi	r24, 0x04	; 4
    23ea:	89 2b       	or	r24, r25
    23ec:	8c 93       	st	X, r24
	 * UPM1:0  = parity Mode Select bits
	 * USBS    = no. of stop bits
	 * UCSZ1:0 = 5 or 6 or 7 or 8 or 9-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL) |( ((UART_Config->Parity_bit) & 0x03) << 4) | ( (UART_Config->stop_bit) << USBS)
    23ee:	a0 e4       	ldi	r26, 0x40	; 64
    23f0:	b0 e0       	ldi	r27, 0x00	; 0
    23f2:	eb 81       	ldd	r30, Y+3	; 0x03
    23f4:	fc 81       	ldd	r31, Y+4	; 0x04
    23f6:	81 81       	ldd	r24, Z+1	; 0x01
    23f8:	88 2f       	mov	r24, r24
    23fa:	90 e0       	ldi	r25, 0x00	; 0
    23fc:	83 70       	andi	r24, 0x03	; 3
    23fe:	90 70       	andi	r25, 0x00	; 0
    2400:	82 95       	swap	r24
    2402:	92 95       	swap	r25
    2404:	90 7f       	andi	r25, 0xF0	; 240
    2406:	98 27       	eor	r25, r24
    2408:	80 7f       	andi	r24, 0xF0	; 240
    240a:	98 27       	eor	r25, r24
    240c:	28 2f       	mov	r18, r24
    240e:	20 68       	ori	r18, 0x80	; 128
    2410:	eb 81       	ldd	r30, Y+3	; 0x03
    2412:	fc 81       	ldd	r31, Y+4	; 0x04
    2414:	82 81       	ldd	r24, Z+2	; 0x02
    2416:	88 2f       	mov	r24, r24
    2418:	90 e0       	ldi	r25, 0x00	; 0
    241a:	88 0f       	add	r24, r24
    241c:	99 1f       	adc	r25, r25
    241e:	88 0f       	add	r24, r24
    2420:	99 1f       	adc	r25, r25
    2422:	88 0f       	add	r24, r24
    2424:	99 1f       	adc	r25, r25
    2426:	28 2b       	or	r18, r24
    2428:	eb 81       	ldd	r30, Y+3	; 0x03
    242a:	fc 81       	ldd	r31, Y+4	; 0x04
    242c:	80 81       	ld	r24, Z
    242e:	88 2f       	mov	r24, r24
    2430:	90 e0       	ldi	r25, 0x00	; 0
    2432:	83 70       	andi	r24, 0x03	; 3
    2434:	90 70       	andi	r25, 0x00	; 0
    2436:	88 0f       	add	r24, r24
    2438:	99 1f       	adc	r25, r25
    243a:	82 2b       	or	r24, r18
    243c:	8c 93       	st	X, r24
			|( ((UART_Config->data) & 0x03) <<1);
	

	/* Calculate the UBRR register value based on UART Operating mode*/
	if(UART_Config->Operating_mode == Double_Speed_mode)
    243e:	eb 81       	ldd	r30, Y+3	; 0x03
    2440:	fc 81       	ldd	r31, Y+4	; 0x04
    2442:	83 81       	ldd	r24, Z+3	; 0x03
    2444:	81 30       	cpi	r24, 0x01	; 1
    2446:	11 f5       	brne	.+68     	; 0x248c <UART_init+0xee>
		ubrr_value = (uint16)(((F_CPU / ((UART_Config->baud_rate) * 8UL))) - 1);
    2448:	eb 81       	ldd	r30, Y+3	; 0x03
    244a:	fc 81       	ldd	r31, Y+4	; 0x04
    244c:	84 81       	ldd	r24, Z+4	; 0x04
    244e:	95 81       	ldd	r25, Z+5	; 0x05
    2450:	a6 81       	ldd	r26, Z+6	; 0x06
    2452:	b7 81       	ldd	r27, Z+7	; 0x07
    2454:	88 0f       	add	r24, r24
    2456:	99 1f       	adc	r25, r25
    2458:	aa 1f       	adc	r26, r26
    245a:	bb 1f       	adc	r27, r27
    245c:	88 0f       	add	r24, r24
    245e:	99 1f       	adc	r25, r25
    2460:	aa 1f       	adc	r26, r26
    2462:	bb 1f       	adc	r27, r27
    2464:	88 0f       	add	r24, r24
    2466:	99 1f       	adc	r25, r25
    2468:	aa 1f       	adc	r26, r26
    246a:	bb 1f       	adc	r27, r27
    246c:	9c 01       	movw	r18, r24
    246e:	ad 01       	movw	r20, r26
    2470:	80 e0       	ldi	r24, 0x00	; 0
    2472:	92 e1       	ldi	r25, 0x12	; 18
    2474:	aa e7       	ldi	r26, 0x7A	; 122
    2476:	b0 e0       	ldi	r27, 0x00	; 0
    2478:	bc 01       	movw	r22, r24
    247a:	cd 01       	movw	r24, r26
    247c:	0e 94 26 13 	call	0x264c	; 0x264c <__udivmodsi4>
    2480:	da 01       	movw	r26, r20
    2482:	c9 01       	movw	r24, r18
    2484:	01 97       	sbiw	r24, 0x01	; 1
    2486:	9a 83       	std	Y+2, r25	; 0x02
    2488:	89 83       	std	Y+1, r24	; 0x01
    248a:	25 c0       	rjmp	.+74     	; 0x24d6 <UART_init+0x138>

	else
		ubrr_value = (uint16)(((F_CPU / ((UART_Config->baud_rate) * 16UL))) - 1);
    248c:	eb 81       	ldd	r30, Y+3	; 0x03
    248e:	fc 81       	ldd	r31, Y+4	; 0x04
    2490:	84 81       	ldd	r24, Z+4	; 0x04
    2492:	95 81       	ldd	r25, Z+5	; 0x05
    2494:	a6 81       	ldd	r26, Z+6	; 0x06
    2496:	b7 81       	ldd	r27, Z+7	; 0x07
    2498:	88 0f       	add	r24, r24
    249a:	99 1f       	adc	r25, r25
    249c:	aa 1f       	adc	r26, r26
    249e:	bb 1f       	adc	r27, r27
    24a0:	88 0f       	add	r24, r24
    24a2:	99 1f       	adc	r25, r25
    24a4:	aa 1f       	adc	r26, r26
    24a6:	bb 1f       	adc	r27, r27
    24a8:	88 0f       	add	r24, r24
    24aa:	99 1f       	adc	r25, r25
    24ac:	aa 1f       	adc	r26, r26
    24ae:	bb 1f       	adc	r27, r27
    24b0:	88 0f       	add	r24, r24
    24b2:	99 1f       	adc	r25, r25
    24b4:	aa 1f       	adc	r26, r26
    24b6:	bb 1f       	adc	r27, r27
    24b8:	9c 01       	movw	r18, r24
    24ba:	ad 01       	movw	r20, r26
    24bc:	80 e0       	ldi	r24, 0x00	; 0
    24be:	92 e1       	ldi	r25, 0x12	; 18
    24c0:	aa e7       	ldi	r26, 0x7A	; 122
    24c2:	b0 e0       	ldi	r27, 0x00	; 0
    24c4:	bc 01       	movw	r22, r24
    24c6:	cd 01       	movw	r24, r26
    24c8:	0e 94 26 13 	call	0x264c	; 0x264c <__udivmodsi4>
    24cc:	da 01       	movw	r26, r20
    24ce:	c9 01       	movw	r24, r18
    24d0:	01 97       	sbiw	r24, 0x01	; 1
    24d2:	9a 83       	std	Y+2, r25	; 0x02
    24d4:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    24d6:	e0 e4       	ldi	r30, 0x40	; 64
    24d8:	f0 e0       	ldi	r31, 0x00	; 0
    24da:	89 81       	ldd	r24, Y+1	; 0x01
    24dc:	9a 81       	ldd	r25, Y+2	; 0x02
    24de:	89 2f       	mov	r24, r25
    24e0:	99 27       	eor	r25, r25
    24e2:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    24e4:	e9 e2       	ldi	r30, 0x29	; 41
    24e6:	f0 e0       	ldi	r31, 0x00	; 0
    24e8:	89 81       	ldd	r24, Y+1	; 0x01
    24ea:	80 83       	st	Z, r24
}
    24ec:	0f 90       	pop	r0
    24ee:	0f 90       	pop	r0
    24f0:	0f 90       	pop	r0
    24f2:	0f 90       	pop	r0
    24f4:	cf 91       	pop	r28
    24f6:	df 91       	pop	r29
    24f8:	08 95       	ret

000024fa <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint16 data)
{
    24fa:	df 93       	push	r29
    24fc:	cf 93       	push	r28
    24fe:	00 d0       	rcall	.+0      	; 0x2500 <UART_sendByte+0x6>
    2500:	cd b7       	in	r28, 0x3d	; 61
    2502:	de b7       	in	r29, 0x3e	; 62
    2504:	9a 83       	std	Y+2, r25	; 0x02
    2506:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2508:	eb e2       	ldi	r30, 0x2B	; 43
    250a:	f0 e0       	ldi	r31, 0x00	; 0
    250c:	80 81       	ld	r24, Z
    250e:	88 2f       	mov	r24, r24
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	80 72       	andi	r24, 0x20	; 32
    2514:	90 70       	andi	r25, 0x00	; 0
    2516:	00 97       	sbiw	r24, 0x00	; 0
    2518:	b9 f3       	breq	.-18     	; 0x2508 <UART_sendByte+0xe>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	if((data >> 8) == 0) /* No of data bits = 8 or less*/
    251a:	89 81       	ldd	r24, Y+1	; 0x01
    251c:	9a 81       	ldd	r25, Y+2	; 0x02
    251e:	89 2f       	mov	r24, r25
    2520:	99 27       	eor	r25, r25
    2522:	00 97       	sbiw	r24, 0x00	; 0
    2524:	29 f4       	brne	.+10     	; 0x2530 <UART_sendByte+0x36>
		UDR = data;
    2526:	ec e2       	ldi	r30, 0x2C	; 44
    2528:	f0 e0       	ldi	r31, 0x00	; 0
    252a:	89 81       	ldd	r24, Y+1	; 0x01
    252c:	80 83       	st	Z, r24
    252e:	0c c0       	rjmp	.+24     	; 0x2548 <UART_sendByte+0x4e>

	else    /* number of data bits = 9*/
	{
		UCSRB = ((data &0x001) << TXB8); /*Assign LSB to TXB8 (ninth bit) */
    2530:	ea e2       	ldi	r30, 0x2A	; 42
    2532:	f0 e0       	ldi	r31, 0x00	; 0
    2534:	89 81       	ldd	r24, Y+1	; 0x01
    2536:	81 70       	andi	r24, 0x01	; 1
    2538:	80 83       	st	Z, r24
		UDR = (data >> 1); /* Put The MS 8-bits in UDR Register */
    253a:	ec e2       	ldi	r30, 0x2C	; 44
    253c:	f0 e0       	ldi	r31, 0x00	; 0
    253e:	89 81       	ldd	r24, Y+1	; 0x01
    2540:	9a 81       	ldd	r25, Y+2	; 0x02
    2542:	96 95       	lsr	r25
    2544:	87 95       	ror	r24
    2546:	80 83       	st	Z, r24
	}
}
    2548:	0f 90       	pop	r0
    254a:	0f 90       	pop	r0
    254c:	cf 91       	pop	r28
    254e:	df 91       	pop	r29
    2550:	08 95       	ret

00002552 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    2552:	df 93       	push	r29
    2554:	cf 93       	push	r28
    2556:	cd b7       	in	r28, 0x3d	; 61
    2558:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    255a:	eb e2       	ldi	r30, 0x2B	; 43
    255c:	f0 e0       	ldi	r31, 0x00	; 0
    255e:	80 81       	ld	r24, Z
    2560:	88 23       	and	r24, r24
    2562:	dc f7       	brge	.-10     	; 0x255a <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
	return UDR;
    2564:	ec e2       	ldi	r30, 0x2C	; 44
    2566:	f0 e0       	ldi	r31, 0x00	; 0
    2568:	80 81       	ld	r24, Z
}
    256a:	cf 91       	pop	r28
    256c:	df 91       	pop	r29
    256e:	08 95       	ret

00002570 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2570:	df 93       	push	r29
    2572:	cf 93       	push	r28
    2574:	00 d0       	rcall	.+0      	; 0x2576 <UART_sendString+0x6>
    2576:	0f 92       	push	r0
    2578:	cd b7       	in	r28, 0x3d	; 61
    257a:	de b7       	in	r29, 0x3e	; 62
    257c:	9b 83       	std	Y+3, r25	; 0x03
    257e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2580:	19 82       	std	Y+1, r1	; 0x01
    2582:	10 c0       	rjmp	.+32     	; 0x25a4 <UART_sendString+0x34>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    2584:	89 81       	ldd	r24, Y+1	; 0x01
    2586:	28 2f       	mov	r18, r24
    2588:	30 e0       	ldi	r19, 0x00	; 0
    258a:	8a 81       	ldd	r24, Y+2	; 0x02
    258c:	9b 81       	ldd	r25, Y+3	; 0x03
    258e:	fc 01       	movw	r30, r24
    2590:	e2 0f       	add	r30, r18
    2592:	f3 1f       	adc	r31, r19
    2594:	80 81       	ld	r24, Z
    2596:	88 2f       	mov	r24, r24
    2598:	90 e0       	ldi	r25, 0x00	; 0
    259a:	0e 94 7d 12 	call	0x24fa	; 0x24fa <UART_sendByte>
		i++;
    259e:	89 81       	ldd	r24, Y+1	; 0x01
    25a0:	8f 5f       	subi	r24, 0xFF	; 255
    25a2:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    25a4:	89 81       	ldd	r24, Y+1	; 0x01
    25a6:	28 2f       	mov	r18, r24
    25a8:	30 e0       	ldi	r19, 0x00	; 0
    25aa:	8a 81       	ldd	r24, Y+2	; 0x02
    25ac:	9b 81       	ldd	r25, Y+3	; 0x03
    25ae:	fc 01       	movw	r30, r24
    25b0:	e2 0f       	add	r30, r18
    25b2:	f3 1f       	adc	r31, r19
    25b4:	80 81       	ld	r24, Z
    25b6:	88 23       	and	r24, r24
    25b8:	29 f7       	brne	.-54     	; 0x2584 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    25ba:	0f 90       	pop	r0
    25bc:	0f 90       	pop	r0
    25be:	0f 90       	pop	r0
    25c0:	cf 91       	pop	r28
    25c2:	df 91       	pop	r29
    25c4:	08 95       	ret

000025c6 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    25c6:	0f 93       	push	r16
    25c8:	1f 93       	push	r17
    25ca:	df 93       	push	r29
    25cc:	cf 93       	push	r28
    25ce:	00 d0       	rcall	.+0      	; 0x25d0 <UART_receiveString+0xa>
    25d0:	0f 92       	push	r0
    25d2:	cd b7       	in	r28, 0x3d	; 61
    25d4:	de b7       	in	r29, 0x3e	; 62
    25d6:	9b 83       	std	Y+3, r25	; 0x03
    25d8:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    25da:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    25dc:	89 81       	ldd	r24, Y+1	; 0x01
    25de:	28 2f       	mov	r18, r24
    25e0:	30 e0       	ldi	r19, 0x00	; 0
    25e2:	8a 81       	ldd	r24, Y+2	; 0x02
    25e4:	9b 81       	ldd	r25, Y+3	; 0x03
    25e6:	8c 01       	movw	r16, r24
    25e8:	02 0f       	add	r16, r18
    25ea:	13 1f       	adc	r17, r19
    25ec:	0e 94 a9 12 	call	0x2552	; 0x2552 <UART_recieveByte>
    25f0:	f8 01       	movw	r30, r16
    25f2:	80 83       	st	Z, r24
    25f4:	0f c0       	rjmp	.+30     	; 0x2614 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    25f6:	89 81       	ldd	r24, Y+1	; 0x01
    25f8:	8f 5f       	subi	r24, 0xFF	; 255
    25fa:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    25fc:	89 81       	ldd	r24, Y+1	; 0x01
    25fe:	28 2f       	mov	r18, r24
    2600:	30 e0       	ldi	r19, 0x00	; 0
    2602:	8a 81       	ldd	r24, Y+2	; 0x02
    2604:	9b 81       	ldd	r25, Y+3	; 0x03
    2606:	8c 01       	movw	r16, r24
    2608:	02 0f       	add	r16, r18
    260a:	13 1f       	adc	r17, r19
    260c:	0e 94 a9 12 	call	0x2552	; 0x2552 <UART_recieveByte>
    2610:	f8 01       	movw	r30, r16
    2612:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2614:	89 81       	ldd	r24, Y+1	; 0x01
    2616:	28 2f       	mov	r18, r24
    2618:	30 e0       	ldi	r19, 0x00	; 0
    261a:	8a 81       	ldd	r24, Y+2	; 0x02
    261c:	9b 81       	ldd	r25, Y+3	; 0x03
    261e:	fc 01       	movw	r30, r24
    2620:	e2 0f       	add	r30, r18
    2622:	f3 1f       	adc	r31, r19
    2624:	80 81       	ld	r24, Z
    2626:	83 32       	cpi	r24, 0x23	; 35
    2628:	31 f7       	brne	.-52     	; 0x25f6 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    262a:	89 81       	ldd	r24, Y+1	; 0x01
    262c:	28 2f       	mov	r18, r24
    262e:	30 e0       	ldi	r19, 0x00	; 0
    2630:	8a 81       	ldd	r24, Y+2	; 0x02
    2632:	9b 81       	ldd	r25, Y+3	; 0x03
    2634:	fc 01       	movw	r30, r24
    2636:	e2 0f       	add	r30, r18
    2638:	f3 1f       	adc	r31, r19
    263a:	10 82       	st	Z, r1
}
    263c:	0f 90       	pop	r0
    263e:	0f 90       	pop	r0
    2640:	0f 90       	pop	r0
    2642:	cf 91       	pop	r28
    2644:	df 91       	pop	r29
    2646:	1f 91       	pop	r17
    2648:	0f 91       	pop	r16
    264a:	08 95       	ret

0000264c <__udivmodsi4>:
    264c:	a1 e2       	ldi	r26, 0x21	; 33
    264e:	1a 2e       	mov	r1, r26
    2650:	aa 1b       	sub	r26, r26
    2652:	bb 1b       	sub	r27, r27
    2654:	fd 01       	movw	r30, r26
    2656:	0d c0       	rjmp	.+26     	; 0x2672 <__udivmodsi4_ep>

00002658 <__udivmodsi4_loop>:
    2658:	aa 1f       	adc	r26, r26
    265a:	bb 1f       	adc	r27, r27
    265c:	ee 1f       	adc	r30, r30
    265e:	ff 1f       	adc	r31, r31
    2660:	a2 17       	cp	r26, r18
    2662:	b3 07       	cpc	r27, r19
    2664:	e4 07       	cpc	r30, r20
    2666:	f5 07       	cpc	r31, r21
    2668:	20 f0       	brcs	.+8      	; 0x2672 <__udivmodsi4_ep>
    266a:	a2 1b       	sub	r26, r18
    266c:	b3 0b       	sbc	r27, r19
    266e:	e4 0b       	sbc	r30, r20
    2670:	f5 0b       	sbc	r31, r21

00002672 <__udivmodsi4_ep>:
    2672:	66 1f       	adc	r22, r22
    2674:	77 1f       	adc	r23, r23
    2676:	88 1f       	adc	r24, r24
    2678:	99 1f       	adc	r25, r25
    267a:	1a 94       	dec	r1
    267c:	69 f7       	brne	.-38     	; 0x2658 <__udivmodsi4_loop>
    267e:	60 95       	com	r22
    2680:	70 95       	com	r23
    2682:	80 95       	com	r24
    2684:	90 95       	com	r25
    2686:	9b 01       	movw	r18, r22
    2688:	ac 01       	movw	r20, r24
    268a:	bd 01       	movw	r22, r26
    268c:	cf 01       	movw	r24, r30
    268e:	08 95       	ret

00002690 <__prologue_saves__>:
    2690:	2f 92       	push	r2
    2692:	3f 92       	push	r3
    2694:	4f 92       	push	r4
    2696:	5f 92       	push	r5
    2698:	6f 92       	push	r6
    269a:	7f 92       	push	r7
    269c:	8f 92       	push	r8
    269e:	9f 92       	push	r9
    26a0:	af 92       	push	r10
    26a2:	bf 92       	push	r11
    26a4:	cf 92       	push	r12
    26a6:	df 92       	push	r13
    26a8:	ef 92       	push	r14
    26aa:	ff 92       	push	r15
    26ac:	0f 93       	push	r16
    26ae:	1f 93       	push	r17
    26b0:	cf 93       	push	r28
    26b2:	df 93       	push	r29
    26b4:	cd b7       	in	r28, 0x3d	; 61
    26b6:	de b7       	in	r29, 0x3e	; 62
    26b8:	ca 1b       	sub	r28, r26
    26ba:	db 0b       	sbc	r29, r27
    26bc:	0f b6       	in	r0, 0x3f	; 63
    26be:	f8 94       	cli
    26c0:	de bf       	out	0x3e, r29	; 62
    26c2:	0f be       	out	0x3f, r0	; 63
    26c4:	cd bf       	out	0x3d, r28	; 61
    26c6:	09 94       	ijmp

000026c8 <__epilogue_restores__>:
    26c8:	2a 88       	ldd	r2, Y+18	; 0x12
    26ca:	39 88       	ldd	r3, Y+17	; 0x11
    26cc:	48 88       	ldd	r4, Y+16	; 0x10
    26ce:	5f 84       	ldd	r5, Y+15	; 0x0f
    26d0:	6e 84       	ldd	r6, Y+14	; 0x0e
    26d2:	7d 84       	ldd	r7, Y+13	; 0x0d
    26d4:	8c 84       	ldd	r8, Y+12	; 0x0c
    26d6:	9b 84       	ldd	r9, Y+11	; 0x0b
    26d8:	aa 84       	ldd	r10, Y+10	; 0x0a
    26da:	b9 84       	ldd	r11, Y+9	; 0x09
    26dc:	c8 84       	ldd	r12, Y+8	; 0x08
    26de:	df 80       	ldd	r13, Y+7	; 0x07
    26e0:	ee 80       	ldd	r14, Y+6	; 0x06
    26e2:	fd 80       	ldd	r15, Y+5	; 0x05
    26e4:	0c 81       	ldd	r16, Y+4	; 0x04
    26e6:	1b 81       	ldd	r17, Y+3	; 0x03
    26e8:	aa 81       	ldd	r26, Y+2	; 0x02
    26ea:	b9 81       	ldd	r27, Y+1	; 0x01
    26ec:	ce 0f       	add	r28, r30
    26ee:	d1 1d       	adc	r29, r1
    26f0:	0f b6       	in	r0, 0x3f	; 63
    26f2:	f8 94       	cli
    26f4:	de bf       	out	0x3e, r29	; 62
    26f6:	0f be       	out	0x3f, r0	; 63
    26f8:	cd bf       	out	0x3d, r28	; 61
    26fa:	ed 01       	movw	r28, r26
    26fc:	08 95       	ret

000026fe <_exit>:
    26fe:	f8 94       	cli

00002700 <__stop_program>:
    2700:	ff cf       	rjmp	.-2      	; 0x2700 <__stop_program>
