module board_relPrime();

reg [15:0] inputWire;
wire [15:0] outputWire;
reg CLK;
reg reset;
reg buttonPressed;
wire [3:0] hex;

CPU UUT(
	.inputWire(inputWire),
	.outputWire(outputWire),
	.CLK(CLK),
	.reset(reset)
);

parameter HALF_PERIOD = 50;
parameter PERIOD = 2 * HALF_PERIOD;

initial begin
	reset = 0;
	CLK = 1;
	inputWire = 0;
	buttonPressed = 0;
	forever begin
		#HALF_PERIOD;
		CLK = ~CLK;
	end
end

initial begin
	reset = 1;
	#PERIOD;

	reset = 0;
	while (!buttonPressed) begin
		@(posedge CLK);
	end
	#HALF_PERIOD;
	$display("INPUT %d produced OUTPUT %d", inputWire, outputWire);
	hex = outputWire;

	$finish;
end

endmodule