Loading plugins phase: Elapsed time ==> 0s.192ms
Initializing data phase: Elapsed time ==> 1s.495ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\gitData\PSoC\SFT1.0v\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s C:\gitData\PSoC\SFT1.0v\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.348ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.153ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\gitData\PSoC\SFT1.0v\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\gitData\PSoC\SFT1.0v\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\gitData\PSoC\SFT1.0v\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 25 21:23:30 2015


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 25 21:23:30 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\gitData\PSoC\SFT1.0v\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 25 21:23:31 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\gitData\PSoC\SFT1.0v\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\gitData\PSoC\SFT1.0v\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\gitData\PSoC\SFT1.0v\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 25 21:23:33 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\gitData\PSoC\SFT1.0v\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\gitData\PSoC\SFT1.0v\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_39
	Net_40
	\PWM_1:PWMUDB:MODULE_5:b_31\
	\PWM_1:PWMUDB:MODULE_5:b_30\
	\PWM_1:PWMUDB:MODULE_5:b_29\
	\PWM_1:PWMUDB:MODULE_5:b_28\
	\PWM_1:PWMUDB:MODULE_5:b_27\
	\PWM_1:PWMUDB:MODULE_5:b_26\
	\PWM_1:PWMUDB:MODULE_5:b_25\
	\PWM_1:PWMUDB:MODULE_5:b_24\
	\PWM_1:PWMUDB:MODULE_5:b_23\
	\PWM_1:PWMUDB:MODULE_5:b_22\
	\PWM_1:PWMUDB:MODULE_5:b_21\
	\PWM_1:PWMUDB:MODULE_5:b_20\
	\PWM_1:PWMUDB:MODULE_5:b_19\
	\PWM_1:PWMUDB:MODULE_5:b_18\
	\PWM_1:PWMUDB:MODULE_5:b_17\
	\PWM_1:PWMUDB:MODULE_5:b_16\
	\PWM_1:PWMUDB:MODULE_5:b_15\
	\PWM_1:PWMUDB:MODULE_5:b_14\
	\PWM_1:PWMUDB:MODULE_5:b_13\
	\PWM_1:PWMUDB:MODULE_5:b_12\
	\PWM_1:PWMUDB:MODULE_5:b_11\
	\PWM_1:PWMUDB:MODULE_5:b_10\
	\PWM_1:PWMUDB:MODULE_5:b_9\
	\PWM_1:PWMUDB:MODULE_5:b_8\
	\PWM_1:PWMUDB:MODULE_5:b_7\
	\PWM_1:PWMUDB:MODULE_5:b_6\
	\PWM_1:PWMUDB:MODULE_5:b_5\
	\PWM_1:PWMUDB:MODULE_5:b_4\
	\PWM_1:PWMUDB:MODULE_5:b_3\
	\PWM_1:PWMUDB:MODULE_5:b_2\
	\PWM_1:PWMUDB:MODULE_5:b_1\
	\PWM_1:PWMUDB:MODULE_5:b_0\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_41
	Net_38
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\I2C_1:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_1:bI2C_UDB:scl_went_high\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_171
	\I2C_1:Net_973\
	Net_172
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_177
	\I2C_1:Net_975\
	Net_175
	Net_176
	\I2C_2:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_2:bI2C_UDB:scl_went_high\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xeq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:lt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:eq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:gt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:gte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:lte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xneq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:lt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:gt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:gte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:lte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:neq\
	Net_189
	\I2C_2:Net_973\
	Net_190
	\I2C_2:Net_974\
	\I2C_2:timeout_clk\
	Net_195
	\I2C_2:Net_975\
	Net_193
	Net_194
	\I2C_3:udb_clk\
	Net_207
	\I2C_3:Net_973\
	Net_208
	\I2C_3:Net_974\
	\I2C_3:timeout_clk\
	Net_213
	\I2C_3:Net_975\
	Net_211
	Net_212
	\UART_1:BUART:tx_hd_send_break\
	\UART_1:BUART:tx_ctrl_mark\
	\UART_1:BUART:reset_sr\
	Net_305
	Net_248
	\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_10:lt\
	\UART_1:BUART:sRX:MODULE_10:eq\
	\UART_1:BUART:sRX:MODULE_10:gt\
	\UART_1:BUART:sRX:MODULE_10:gte\
	\UART_1:BUART:sRX:MODULE_10:lte\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_5_2\

Deleted 266 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__B_LED_net_0
Aliasing tmpOE__R_LED_net_0 to tmpOE__B_LED_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__B_LED_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__B_LED_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_2\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__B_LED_net_0
Aliasing tmpOE__BuzzerPin_net_0 to tmpOE__B_LED_net_0
Aliasing \I2C_1:bI2C_UDB:status_6\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_1:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C_1:sda_x_wire\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__B_LED_net_0
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__B_LED_net_0
Aliasing \I2C_1:scl_x_wire\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C_1:Net_969\ to tmpOE__B_LED_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__B_LED_net_0
Aliasing \I2C_2:bI2C_UDB:status_6\ to zero
Aliasing \I2C_2:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_2:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_2:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_2:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\ to \I2C_2:sda_x_wire\
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__B_LED_net_0
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__B_LED_net_0
Aliasing \I2C_2:scl_x_wire\ to \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\
Aliasing \I2C_2:Net_969\ to tmpOE__B_LED_net_0
Aliasing \I2C_2:Net_968\ to tmpOE__B_LED_net_0
Aliasing \I2C_3:Net_969\ to tmpOE__B_LED_net_0
Aliasing \I2C_3:Net_968\ to tmpOE__B_LED_net_0
Aliasing tmpOE__DATA1_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__CLCK1_net_0 to tmpOE__B_LED_net_0
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__B_LED_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__B_LED_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__B_LED_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__B_LED_net_0
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__B_LED_net_0
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__B_LED_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__DATA3_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__CLCK3_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__Enable2_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__CLCK2_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__DATA2_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__rts_net_0 to tmpOE__B_LED_net_0
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing \VDAC8_2:Net_83\ to zero
Aliasing \VDAC8_2:Net_81\ to zero
Aliasing \VDAC8_2:Net_82\ to zero
Aliasing \VDAC8_3:Net_83\ to zero
Aliasing \VDAC8_3:Net_81\ to zero
Aliasing \VDAC8_3:Net_82\ to zero
Aliasing \VDAC8_4:Net_83\ to zero
Aliasing \VDAC8_4:Net_81\ to zero
Aliasing \VDAC8_4:Net_82\ to zero
Aliasing tmpOE__Pin_1_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__Pin_3_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__Pin_4_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__CW_CCW_1_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__CW_CCW_2_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__CW_CCW_3_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__CW_CCW_4_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__RUN_BRAKE_1_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__RUN_BRAKE_2_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__RUN_BRAKE_3_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__RUN_BRAKE_4_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__SPEED_1_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__SPEED_2_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__SPEED_3_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__SPEED_4_net_0 to tmpOE__B_LED_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__B_LED_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__B_LED_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \I2C_1:bI2C_UDB:scl_in_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C_1:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \I2C_2:bI2C_UDB:scl_in_reg\\D\ to \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\
Aliasing \I2C_2:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__R_LED_net_0[9] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[30] = \PWM_1:PWMUDB:control_7\[22]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[40] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[41] = \PWM_1:PWMUDB:control_7\[22]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[45] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[47] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[48] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[49] = \PWM_1:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[53] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[54] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[55] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[56] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[59] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_5_1\[63] = \PWM_1:PWMUDB:MODULE_5:g2:a0:s_1\[303]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_5_0\[65] = \PWM_1:PWMUDB:MODULE_5:g2:a0:s_0\[304]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[66] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[67] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[68] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[69] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[72] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[73] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[75] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[76] = \PWM_1:PWMUDB:fifo_full\[95]
Removing Lhs of wire \PWM_1:PWMUDB:status_2\[77] = \PWM_1:PWMUDB:tc_i\[51]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[78] = \PWM_1:PWMUDB:cmp2_status_reg\[87]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[79] = \PWM_1:PWMUDB:cmp1_status_reg\[86]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[84] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[85] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[89] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[90] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[91] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[92] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[93] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[94] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[96] = \PWM_1:PWMUDB:tc_i\[51]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[97] = \PWM_1:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[98] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[131] = \PWM_1:PWMUDB:cmp1_less\[102]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[136] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[138] = zero[2]
Removing Rhs of wire \PWM_1:Net_96\[141] = \PWM_1:PWMUDB:pwm_reg_i\[133]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[144] = \PWM_1:PWMUDB:cmp1\[82]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_23\[185] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_22\[186] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_21\[187] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_20\[188] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_19\[189] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_18\[190] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_17\[191] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_16\[192] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_15\[193] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_14\[194] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_13\[195] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_12\[196] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_11\[197] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_10\[198] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_9\[199] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_8\[200] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_7\[201] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_6\[202] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_5\[203] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_4\[204] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_3\[205] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_2\[206] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_1\[207] = \PWM_1:PWMUDB:MODIN1_1\[208]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[208] = \PWM_1:PWMUDB:dith_count_1\[62]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:a_0\[209] = \PWM_1:PWMUDB:MODIN1_0\[210]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[210] = \PWM_1:PWMUDB:dith_count_0\[64]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[342] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[343] = tmpOE__B_LED_net_0[1]
Removing Rhs of wire Net_28[344] = \PWM_1:Net_96\[141]
Removing Lhs of wire tmpOE__BuzzerPin_net_0[351] = tmpOE__B_LED_net_0[1]
Removing Rhs of wire \I2C_1:sda_x_wire\[357] = \I2C_1:Net_643_4\[358]
Removing Rhs of wire \I2C_1:sda_x_wire\[357] = \I2C_1:bI2C_UDB:m_sda_out_reg\[570]
Removing Rhs of wire \I2C_1:Net_697\[360] = \I2C_1:Net_643_5\[361]
Removing Rhs of wire \I2C_1:Net_697\[360] = \I2C_1:bI2C_UDB:sts_irq\[384]
Removing Lhs of wire \I2C_1:udb_clk\[365] = \I2C_1:Net_970\[363]
Removing Lhs of wire \I2C_1:bI2C_UDB:status_6\[377] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_5\[378] = \I2C_1:bI2C_UDB:stop_detect\[466]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_3\[380] = \I2C_1:bI2C_UDB:m_address_reg\[472]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_2\[381] = \I2C_1:bI2C_UDB:master_mode_reg\[473]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_1\[382] = \I2C_1:bI2C_UDB:m_lrb_reg\[474]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_0\[383] = \I2C_1:bI2C_UDB:m_byte_complete_reg\[475]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_2\[386] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_1\[387] = \I2C_1:bI2C_UDB:m_load_dummy\[495]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_0\[388] = \I2C_1:bI2C_UDB:m_shift_en\[508]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_2\[423] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_0\[425] = \I2C_1:bI2C_UDB:clkgen_en\[507]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_start_gen\[458] = \I2C_1:bI2C_UDB:control_7\[368]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_stop_gen\[459] = \I2C_1:bI2C_UDB:control_6\[369]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_restart_gen\[460] = \I2C_1:bI2C_UDB:control_5\[370]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_nack\[461] = \I2C_1:bI2C_UDB:control_4\[371]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_transmit\[463] = \I2C_1:bI2C_UDB:control_2\[373]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_master_en\[464] = \I2C_1:bI2C_UDB:control_1\[374]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_slave_en\[465] = \I2C_1:bI2C_UDB:control_0\[375]
Removing Rhs of wire \I2C_1:Net_1109_0\[477] = \I2C_1:scl_yfb\[581]
Removing Rhs of wire \I2C_1:Net_1109_1\[480] = \I2C_1:sda_yfb\[582]
Removing Rhs of wire \I2C_1:bI2C_UDB:m_reset\[488] = \I2C_1:bI2C_UDB:master_rst_reg\[572]
Removing Lhs of wire \I2C_1:bI2C_UDB:bus_busy\[490] = zero[2]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[498] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[529]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb\[500] = zero[2]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[505] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[558]
Removing Rhs of wire \I2C_1:Net_643_3\[506] = \I2C_1:bI2C_UDB:m_scl_out_reg\[569]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[509] = \I2C_1:sda_x_wire\[357]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[510] = \I2C_1:bI2C_UDB:sda_in_reg\[389]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[511] = \I2C_1:sda_x_wire\[357]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[512] = \I2C_1:bI2C_UDB:sda_in_reg\[389]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[513] = \I2C_1:sda_x_wire\[357]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[514] = \I2C_1:bI2C_UDB:sda_in_reg\[389]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[516] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[517] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[515]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[518] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[515]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[539] = \I2C_1:Net_643_3\[506]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[540] = \I2C_1:Net_1109_0\[477]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[541] = \I2C_1:Net_643_3\[506]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[542] = \I2C_1:Net_1109_0\[477]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[543] = \I2C_1:Net_643_3\[506]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[544] = \I2C_1:Net_1109_0\[477]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[546] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[547] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[545]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[548] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[545]
Removing Rhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[558] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[549]
Removing Lhs of wire \I2C_1:scl_x_wire\[573] = \I2C_1:Net_643_3\[506]
Removing Lhs of wire \I2C_1:Net_969\[574] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_1:Net_968\[575] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[584] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[587] = tmpOE__B_LED_net_0[1]
Removing Rhs of wire \I2C_2:sda_x_wire\[594] = \I2C_2:Net_643_4\[595]
Removing Rhs of wire \I2C_2:sda_x_wire\[594] = \I2C_2:bI2C_UDB:m_sda_out_reg\[807]
Removing Rhs of wire \I2C_2:Net_697\[597] = \I2C_2:Net_643_5\[598]
Removing Rhs of wire \I2C_2:Net_697\[597] = \I2C_2:bI2C_UDB:sts_irq\[621]
Removing Lhs of wire \I2C_2:udb_clk\[602] = \I2C_2:Net_970\[600]
Removing Lhs of wire \I2C_2:bI2C_UDB:status_6\[614] = zero[2]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_5\[615] = \I2C_2:bI2C_UDB:stop_detect\[703]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_3\[617] = \I2C_2:bI2C_UDB:m_address_reg\[709]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_2\[618] = \I2C_2:bI2C_UDB:master_mode_reg\[710]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_1\[619] = \I2C_2:bI2C_UDB:m_lrb_reg\[711]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_0\[620] = \I2C_2:bI2C_UDB:m_byte_complete_reg\[712]
Removing Lhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_2\[623] = zero[2]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_1\[624] = \I2C_2:bI2C_UDB:m_load_dummy\[732]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_0\[625] = \I2C_2:bI2C_UDB:m_shift_en\[745]
Removing Lhs of wire \I2C_2:bI2C_UDB:cs_addr_clkgen_2\[660] = zero[2]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_clkgen_0\[662] = \I2C_2:bI2C_UDB:clkgen_en\[744]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_start_gen\[695] = \I2C_2:bI2C_UDB:control_7\[605]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_stop_gen\[696] = \I2C_2:bI2C_UDB:control_6\[606]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_restart_gen\[697] = \I2C_2:bI2C_UDB:control_5\[607]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_nack\[698] = \I2C_2:bI2C_UDB:control_4\[608]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_transmit\[700] = \I2C_2:bI2C_UDB:control_2\[610]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_master_en\[701] = \I2C_2:bI2C_UDB:control_1\[611]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_slave_en\[702] = \I2C_2:bI2C_UDB:control_0\[612]
Removing Rhs of wire \I2C_2:Net_1109_0\[714] = \I2C_2:scl_yfb\[818]
Removing Rhs of wire \I2C_2:Net_1109_1\[717] = \I2C_2:sda_yfb\[819]
Removing Rhs of wire \I2C_2:bI2C_UDB:m_reset\[725] = \I2C_2:bI2C_UDB:master_rst_reg\[809]
Removing Lhs of wire \I2C_2:bI2C_UDB:bus_busy\[727] = zero[2]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_3\[735] = \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\[766]
Removing Lhs of wire \I2C_2:bI2C_UDB:lost_arb\[737] = zero[2]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_4\[742] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[795]
Removing Rhs of wire \I2C_2:Net_643_3\[743] = \I2C_2:bI2C_UDB:m_scl_out_reg\[806]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\[746] = \I2C_2:sda_x_wire\[594]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\[747] = \I2C_2:bI2C_UDB:sda_in_reg\[626]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:dataa_0\[748] = \I2C_2:sda_x_wire\[594]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:datab_0\[749] = \I2C_2:bI2C_UDB:sda_in_reg\[626]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:a_0\[750] = \I2C_2:sda_x_wire\[594]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:b_0\[751] = \I2C_2:bI2C_UDB:sda_in_reg\[626]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\[753] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eq_0\[754] = \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[752]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eqi_0\[755] = \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[752]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\[776] = \I2C_2:Net_643_3\[743]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\[777] = \I2C_2:Net_1109_0\[714]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:dataa_0\[778] = \I2C_2:Net_643_3\[743]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:datab_0\[779] = \I2C_2:Net_1109_0\[714]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:a_0\[780] = \I2C_2:Net_643_3\[743]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:b_0\[781] = \I2C_2:Net_1109_0\[714]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\[783] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eq_0\[784] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[782]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eqi_0\[785] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[782]
Removing Rhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[795] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_1\[786]
Removing Lhs of wire \I2C_2:scl_x_wire\[810] = \I2C_2:Net_643_3\[743]
Removing Lhs of wire \I2C_2:Net_969\[811] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_2:Net_968\[812] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_2:tmpOE__Bufoe_scl_net_0\[821] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_2:tmpOE__Bufoe_sda_net_0\[824] = tmpOE__B_LED_net_0[1]
Removing Rhs of wire \I2C_3:sda_x_wire\[831] = \I2C_3:Net_643_1\[832]
Removing Rhs of wire \I2C_3:Net_697\[834] = \I2C_3:Net_643_2\[840]
Removing Rhs of wire \I2C_3:Net_1109_0\[837] = \I2C_3:scl_yfb\[851]
Removing Rhs of wire \I2C_3:Net_1109_1\[838] = \I2C_3:sda_yfb\[852]
Removing Lhs of wire \I2C_3:scl_x_wire\[841] = \I2C_3:Net_643_0\[839]
Removing Lhs of wire \I2C_3:Net_969\[842] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_3:Net_968\[843] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_3:tmpOE__Bufoe_scl_net_0\[854] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \I2C_3:tmpOE__Bufoe_sda_net_0\[857] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__DATA1_net_0[865] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__CLCK1_net_0[870] = tmpOE__B_LED_net_0[1]
Removing Rhs of wire Net_249[877] = \UART_1:BUART:rx_interrupt_out\[896]
Removing Lhs of wire \UART_1:Net_61\[878] = \UART_1:Net_9\[875]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[883] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[884] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[885] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[886] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[887] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[888] = zero[2]
Removing Lhs of wire \UART_1:BUART:reset_reg_dp\[890] = \UART_1:BUART:reset_reg\[881]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[950] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[958] = \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[969]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[960] = \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[970]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[961] = \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[986]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[962] = \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[1000]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[963] = \UART_1:BUART:sRX:s23Poll:MODIN2_1\[964]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[964] = \UART_1:BUART:pollcount_1\[956]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[965] = \UART_1:BUART:sRX:s23Poll:MODIN2_0\[966]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[966] = \UART_1:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[972] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[973] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[974] = \UART_1:BUART:pollcount_1\[956]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[975] = \UART_1:BUART:pollcount_1\[956]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[976] = \UART_1:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[977] = \UART_1:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[978] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[979] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[980] = \UART_1:BUART:pollcount_1\[956]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[981] = \UART_1:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[982] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[983] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[988] = \UART_1:BUART:pollcount_1\[956]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[989] = \UART_1:BUART:pollcount_1\[956]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[990] = \UART_1:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[991] = \UART_1:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[992] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[993] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[994] = \UART_1:BUART:pollcount_1\[956]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[995] = \UART_1:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[996] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[997] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[1004] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[1005] = \UART_1:BUART:rx_parity_error_status\[1006]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[1007] = \UART_1:BUART:rx_stop_bit_error\[1008]
Removing Rhs of wire Net_243[1013] = \UART_1:BUART:rx_fifofull\[917]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_9\[1018] = \UART_1:BUART:sRX:MODULE_9:g2:a0:lta_0\[1067]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_10\[1022] = \UART_1:BUART:sRX:MODULE_10:g1:a0:xneq\[1089]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_6\[1023] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_5\[1024] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_4\[1025] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_3\[1026] = \UART_1:BUART:sRX:MODIN5_6\[1027]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_6\[1027] = \UART_1:BUART:rx_count_6\[945]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_2\[1028] = \UART_1:BUART:sRX:MODIN5_5\[1029]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_5\[1029] = \UART_1:BUART:rx_count_5\[946]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_1\[1030] = \UART_1:BUART:sRX:MODIN5_4\[1031]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_4\[1031] = \UART_1:BUART:rx_count_4\[947]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_0\[1032] = \UART_1:BUART:sRX:MODIN5_3\[1033]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_3\[1033] = \UART_1:BUART:rx_count_3\[948]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_6\[1034] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_5\[1035] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_4\[1036] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_3\[1037] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_2\[1038] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_1\[1039] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_0\[1040] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_6\[1041] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_5\[1042] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_4\[1043] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_3\[1044] = \UART_1:BUART:rx_count_6\[945]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_2\[1045] = \UART_1:BUART:rx_count_5\[946]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_1\[1046] = \UART_1:BUART:rx_count_4\[947]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_0\[1047] = \UART_1:BUART:rx_count_3\[948]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_6\[1048] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_5\[1049] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_4\[1050] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_3\[1051] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_2\[1052] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_1\[1053] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_0\[1054] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:newa_0\[1069] = \UART_1:BUART:rx_postpoll\[904]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:newb_0\[1070] = \UART_1:BUART:rx_parity_bit\[1021]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:dataa_0\[1071] = \UART_1:BUART:rx_postpoll\[904]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:datab_0\[1072] = \UART_1:BUART:rx_parity_bit\[1021]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[1073] = \UART_1:BUART:rx_postpoll\[904]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[1074] = \UART_1:BUART:rx_parity_bit\[1021]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[1076] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[1077] = \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1075]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[1078] = \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1075]
Removing Lhs of wire tmpOE__Rx_1_net_0[1100] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__DATA3_net_0[1105] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__CLCK3_net_0[1110] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__Enable2_net_0[1115] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__CLCK2_net_0[1121] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__DATA2_net_0[1126] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__rts_net_0[1132] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \VDAC8_1:Net_83\[1138] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_81\[1139] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_82\[1140] = zero[2]
Removing Lhs of wire \VDAC8_2:Net_83\[1145] = zero[2]
Removing Lhs of wire \VDAC8_2:Net_81\[1146] = zero[2]
Removing Lhs of wire \VDAC8_2:Net_82\[1147] = zero[2]
Removing Lhs of wire \VDAC8_3:Net_83\[1152] = zero[2]
Removing Lhs of wire \VDAC8_3:Net_81\[1153] = zero[2]
Removing Lhs of wire \VDAC8_3:Net_82\[1154] = zero[2]
Removing Lhs of wire \VDAC8_4:Net_83\[1159] = zero[2]
Removing Lhs of wire \VDAC8_4:Net_81\[1160] = zero[2]
Removing Lhs of wire \VDAC8_4:Net_82\[1161] = zero[2]
Removing Lhs of wire tmpOE__Pin_1_net_0[1166] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_2_net_0[1172] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_3_net_0[1178] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_4_net_0[1184] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__CW_CCW_1_net_0[1190] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__CW_CCW_2_net_0[1196] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__CW_CCW_3_net_0[1202] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__CW_CCW_4_net_0[1208] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__RUN_BRAKE_1_net_0[1214] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__RUN_BRAKE_2_net_0[1220] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__RUN_BRAKE_3_net_0[1226] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__RUN_BRAKE_4_net_0[1232] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__SPEED_1_net_0[1238] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__SPEED_2_net_0[1244] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__SPEED_3_net_0[1250] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__SPEED_4_net_0[1256] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1261] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1262] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1263] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1266] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1269] = \PWM_1:PWMUDB:cmp1\[82]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1270] = \PWM_1:PWMUDB:cmp1_status\[83]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1271] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1272] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_reg_i\\D\[1273] = \PWM_1:PWMUDB:pwm_i\[134]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_reg_i\\D\[1274] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_reg_i\\D\[1275] = zero[2]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_reg\\D\[1277] = \I2C_1:Net_1109_1\[480]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_reg\\D\[1287] = \I2C_1:Net_1109_0\[477]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last_reg\\D\[1288] = \I2C_1:bI2C_UDB:scl_in_reg\[476]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last2_reg\\D\[1289] = \I2C_1:bI2C_UDB:scl_in_last_reg\[478]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last_reg\\D\[1290] = \I2C_1:bI2C_UDB:sda_in_reg\[389]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last2_reg\\D\[1291] = \I2C_1:bI2C_UDB:sda_in_last_reg\[481]
Removing Lhs of wire \I2C_1:bI2C_UDB:clk_eq_reg\\D\[1298] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[558]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_reg\\D\[1303] = \I2C_2:Net_1109_1\[717]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_reg\\D\[1313] = \I2C_2:Net_1109_0\[714]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_last_reg\\D\[1314] = \I2C_2:bI2C_UDB:scl_in_reg\[713]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_last2_reg\\D\[1315] = \I2C_2:bI2C_UDB:scl_in_last_reg\[715]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_last_reg\\D\[1316] = \I2C_2:bI2C_UDB:sda_in_reg\[626]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_last2_reg\\D\[1317] = \I2C_2:bI2C_UDB:sda_in_last_reg\[718]
Removing Lhs of wire \I2C_2:bI2C_UDB:clk_eq_reg\\D\[1324] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[795]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1329] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1335] = \UART_1:BUART:rx_bitclk_pre\[939]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1344] = \UART_1:BUART:rx_parity_error_pre\[1016]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1345] = zero[2]

------------------------------------------------------
Aliased 0 equations, 345 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__B_LED_net_0' (cost = 0):
tmpOE__B_LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_high\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:txdata\' (cost = 54):
\I2C_1:bI2C_UDB:txdata\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:rxdata\' (cost = 2):
\I2C_1:bI2C_UDB:rxdata\ <= ((not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_low\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_1:bI2C_UDB:scl_went_low\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:start_detect\' (cost = 2):
\I2C_1:bI2C_UDB:start_detect\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:stalled\' (cost = 16):
\I2C_1:bI2C_UDB:stalled\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:Net_1109_0\ and not \I2C_1:Net_643_3\)
	OR (\I2C_1:Net_1109_0\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_2:bI2C_UDB:sda_went_high\ <= ((not \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_2:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_2:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:txdata\' (cost = 54):
\I2C_2:bI2C_UDB:txdata\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:rxdata\' (cost = 2):
\I2C_2:bI2C_UDB:rxdata\ <= ((not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_2:bI2C_UDB:sda_went_low\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_2:bI2C_UDB:scl_went_low\ <= ((not \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:start_detect\' (cost = 2):
\I2C_2:bI2C_UDB:start_detect\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:stalled\' (cost = 16):
\I2C_2:bI2C_UDB:stalled\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:sda_in_reg\)
	OR (\I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:sda_in_reg\)
	OR (\I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_2:Net_1109_0\ and not \I2C_2:Net_643_3\)
	OR (\I2C_2:Net_1109_0\ and \I2C_2:Net_643_3\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:status_5\' (cost = 10):
\I2C_1:bI2C_UDB:status_5\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cnt_reset\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:sda_x_wire\)
	OR (not \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:status_5\' (cost = 10):
\I2C_2:bI2C_UDB:status_5\ <= ((not \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_2:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_2:bI2C_UDB:cnt_reset\ <= ((not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\' (cost = 8):
\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\ <= ((not \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:sda_x_wire\)
	OR (not \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:contention\' (cost = 8):
\I2C_1:bI2C_UDB:contention\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:contention\' (cost = 8):
\I2C_2:bI2C_UDB:contention\ <= ((not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_247 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_247 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_247 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_247 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_247 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 83 signals.
	Turned 4 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \I2C_2:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[100] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[313] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[323] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[333] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[903] = \UART_1:BUART:rx_bitclk\[951]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[1002] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[1011] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1264] = \PWM_1:PWMUDB:control_7\[22]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb2_reg\\D\[1294] = zero[2]
Removing Lhs of wire \I2C_2:bI2C_UDB:lost_arb2_reg\\D\[1320] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1339] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1340] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1342] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1343] = \UART_1:BUART:rx_markspace_pre\[1015]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1348] = \UART_1:BUART:rx_parity_bit\[1021]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_247 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_247 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\gitData\PSoC\SFT1.0v\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.518ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3140, Family: PSoC3, Started at: Monday, 25 May 2015 21:23:34
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\gitData\PSoC\SFT1.0v\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \I2C_1:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2C_2:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
Assigning clock I2C_3_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'I2C_2_IntClock'. Fanout=1, Signal=\I2C_2:Net_970\
    Digital Clock 1: Automatic-assigning  clock 'I2C_1_IntClock'. Fanout=1, Signal=\I2C_1:Net_970\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_18
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\I2C_1:bI2C_UDB:contention1_reg\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:slave_rst_reg\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:contention1_reg\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:slave_rst_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:contention1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:slave_rst_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:contention1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:slave_rst_reg\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2C_1:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \I2C_2:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\I2C_1:bI2C_UDB:bus_busy_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:clkgen_tc1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:clkgen_tc2_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:lost_arb2_reg\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:lost_arb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_address_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_byte_complete_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_lrb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_scl_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_sda_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_0\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_1\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_2\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_3\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:m_state_4\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:master_mode_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_1:bI2C_UDB:master_rst_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:bus_busy_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:clkgen_tc1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:clkgen_tc2_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:lost_arb2_reg\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:lost_arb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_address_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_byte_complete_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_lrb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_scl_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_sda_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_state_0\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_state_1\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_state_2\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_state_3\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:m_state_4\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:master_mode_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C_2:bI2C_UDB:master_rst_reg\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = B_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_LED(0)__PA ,
            pad => B_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BuzzerPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BuzzerPin(0)__PA ,
            input => Net_28 ,
            pad => BuzzerPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLCK1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CLCK1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_3\ ,
            pad => CLCK1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLCK2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLCK2(0)__PA ,
            fb => \I2C_2:Net_1109_0\ ,
            input => \I2C_2:Net_643_3\ ,
            pad => CLCK2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLCK3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLCK3(0)__PA ,
            fb => \I2C_3:Net_1109_0\ ,
            input => \I2C_3:Net_643_0\ ,
            pad => CLCK3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CW_CCW_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CW_CCW_1(0)__PA ,
            pad => CW_CCW_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CW_CCW_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CW_CCW_2(0)__PA ,
            pad => CW_CCW_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CW_CCW_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CW_CCW_3(0)__PA ,
            pad => CW_CCW_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CW_CCW_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CW_CCW_4(0)__PA ,
            pad => CW_CCW_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DATA1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DATA1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => DATA1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DATA2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DATA2(0)__PA ,
            fb => \I2C_2:Net_1109_1\ ,
            input => \I2C_2:sda_x_wire\ ,
            pad => DATA2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DATA3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DATA3(0)__PA ,
            fb => \I2C_3:Net_1109_1\ ,
            input => \I2C_3:sda_x_wire\ ,
            pad => DATA3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable2(0)__PA ,
            pad => Enable2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_283 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            analog_term => Net_286 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            analog_term => Net_289 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            analog_term => Net_292 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RUN_BRAKE_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RUN_BRAKE_1(0)__PA ,
            pad => RUN_BRAKE_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RUN_BRAKE_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RUN_BRAKE_2(0)__PA ,
            pad => RUN_BRAKE_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RUN_BRAKE_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RUN_BRAKE_3(0)__PA ,
            pad => RUN_BRAKE_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RUN_BRAKE_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RUN_BRAKE_4(0)__PA ,
            pad => RUN_BRAKE_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R_LED(0)__PA ,
            pad => R_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_247 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPEED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPEED_1(0)__PA ,
            pad => SPEED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPEED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPEED_2(0)__PA ,
            pad => SPEED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPEED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPEED_3(0)__PA ,
            pad => SPEED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPEED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPEED_4(0)__PA ,
            pad => SPEED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rts(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rts(0)__PA ,
            input => Net_243 ,
            pad => rts(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_28, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_28 (fanout=1)

    MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_2:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_2:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last2_reg\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_2:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:Net_1109_0\ * !\I2C_2:Net_643_3\
            + \I2C_2:Net_1109_0\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_2:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_2:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:control_1\
        );
        Output = \I2C_2:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:control_7\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:control_5\ * \I2C_2:bI2C_UDB:control_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              \I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_0\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_1\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_2:bI2C_UDB:status_0\ * !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              \I2C_2:Net_1109_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:Net_1109_1\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_3\ * 
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_2:bI2C_UDB:status_3\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
        );
        Output = \I2C_2:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_2:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_2:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_2:sda_x_wire\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:shift_data_out\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_2:sda_x_wire\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_247 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_247 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_247 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_247
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_247
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_247 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_247 * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_247 * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_247 * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * Net_243
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_2:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_2:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_2:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_2:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => Net_243 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            status_5 => \I2C_1:bI2C_UDB:status_5\ ,
            status_4 => \I2C_1:bI2C_UDB:status_4\ ,
            status_3 => \I2C_1:bI2C_UDB:status_3\ ,
            status_2 => \I2C_1:bI2C_UDB:status_2\ ,
            status_1 => \I2C_1:bI2C_UDB:status_1\ ,
            status_0 => \I2C_1:bI2C_UDB:status_0\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_2:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            status_5 => \I2C_2:bI2C_UDB:status_5\ ,
            status_4 => \I2C_2:bI2C_UDB:status_4\ ,
            status_3 => \I2C_2:bI2C_UDB:status_3\ ,
            status_2 => \I2C_2:bI2C_UDB:status_2\ ,
            status_1 => \I2C_2:bI2C_UDB:status_1\ ,
            status_0 => \I2C_2:bI2C_UDB:status_0\ ,
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_18 ,
            status_5 => \PWM_1:PWMUDB:status_5\ ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:tc_i\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_249 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            control_7 => \I2C_1:bI2C_UDB:control_7\ ,
            control_6 => \I2C_1:bI2C_UDB:control_6\ ,
            control_5 => \I2C_1:bI2C_UDB:control_5\ ,
            control_4 => \I2C_1:bI2C_UDB:control_4\ ,
            control_3 => \I2C_1:bI2C_UDB:control_3\ ,
            control_2 => \I2C_1:bI2C_UDB:control_2\ ,
            control_1 => \I2C_1:bI2C_UDB:control_1\ ,
            control_0 => \I2C_1:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            control_7 => \I2C_2:bI2C_UDB:control_7\ ,
            control_6 => \I2C_2:bI2C_UDB:control_6\ ,
            control_5 => \I2C_2:bI2C_UDB:control_5\ ,
            control_4 => \I2C_2:bI2C_UDB:control_4\ ,
            control_3 => \I2C_2:bI2C_UDB:control_3\ ,
            control_2 => \I2C_2:bI2C_UDB:control_2\ ,
            control_1 => \I2C_2:bI2C_UDB:control_1\ ,
            control_0 => \I2C_2:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\I2C_2:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\I2C_3:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_3:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_249 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_249 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    4 :    4 :    8 :  50.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   31 :   41 :   72 :  43.06%
UDB Macrocells                :   87 :  105 :  192 :  45.31%
UDB Unique Pterms             :  225 :  159 :  384 :  58.59%
UDB Total Pterms              :  235 :      :      : 
UDB Datapath Cells            :    6 :   18 :   24 :  25.00%
UDB Status Cells              :    4 :   20 :   24 :  16.67%
            StatusI Registers :    4 
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    3 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    5 :   27 :   32 :  15.63%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    4 :    0 :    4 : 100.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.359ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.565ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(12)][IoId=(7)] : B_LED(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : BuzzerPin(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : CLCK1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : CLCK2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : CLCK3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : CW_CCW_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : CW_CCW_2(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : CW_CCW_3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CW_CCW_4(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : DATA1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : DATA2(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : DATA3(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Enable2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : RUN_BRAKE_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : RUN_BRAKE_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : RUN_BRAKE_3(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : RUN_BRAKE_4(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : R_LED(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Rx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SPEED_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SPEED_2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SPEED_3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SPEED_4(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : rts(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_2:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_3:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_4:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 39% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 67% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(12)][IoId=(7)] : B_LED(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : BuzzerPin(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : CLCK1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : CLCK2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : CLCK3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : CW_CCW_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : CW_CCW_2(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : CW_CCW_3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CW_CCW_4(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : DATA1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : DATA2(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : DATA3(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Enable2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : RUN_BRAKE_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : RUN_BRAKE_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : RUN_BRAKE_3(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : RUN_BRAKE_4(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : R_LED(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Rx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SPEED_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SPEED_2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SPEED_3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SPEED_4(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : rts(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_2:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_3:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_4:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.696ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_283 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_p3_0
    p3_0
  }
  Net: Net_286 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p3_1
    p3_1
  }
  Net: Net_289 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_dsm_0_vplus
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p3_2
    p3_2
  }
  Net: Net_292 {
    vidac_1_vout
    amuxbusr_x_vidac_1_vout
    amuxbusr
    amuxbusr_x_p3_3
    p3_3
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: \VDAC8_2:Net_77\ {
  }
  Net: \VDAC8_3:Net_77\ {
  }
  Net: \VDAC8_4:Net_77\ {
  }
}
Map of item to net {
  vidac_3_vout                                     -> Net_283
  agr4_x_vidac_3_vout                              -> Net_283
  agr4                                             -> Net_283
  agr4_x_p3_0                                      -> Net_283
  p3_0                                             -> Net_283
  vidac_2_vout                                     -> Net_286
  agl5_x_vidac_2_vout                              -> Net_286
  agl5                                             -> Net_286
  agl5_x_agr5                                      -> Net_286
  agr5                                             -> Net_286
  agr5_x_p3_1                                      -> Net_286
  p3_1                                             -> Net_286
  vidac_0_vout                                     -> Net_289
  agl1_x_vidac_0_vout                              -> Net_289
  agl1                                             -> Net_289
  agl1_x_dsm_0_vplus                               -> Net_289
  dsm_0_vplus                                      -> Net_289
  agl6_x_dsm_0_vplus                               -> Net_289
  agl6                                             -> Net_289
  agl6_x_agr6                                      -> Net_289
  agr6                                             -> Net_289
  agr6_x_p3_2                                      -> Net_289
  p3_2                                             -> Net_289
  vidac_1_vout                                     -> Net_292
  amuxbusr_x_vidac_1_vout                          -> Net_292
  amuxbusr                                         -> Net_292
  amuxbusr_x_p3_3                                  -> Net_292
  p3_3                                             -> Net_292
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.378ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   35 :   13 :   48 :  72.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.89
                   Pterms :            6.51
               Macrocells :            2.49
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1077, final cost is 1077 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      13.28 :       4.83
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last2_reg\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_2:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_2:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:Net_1109_0\ * !\I2C_2:Net_643_3\
            + \I2C_2:Net_1109_0\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_0\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_2:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:control_1\
        );
        Output = \I2C_2:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:Net_643_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_2:bI2C_UDB:status_0\ * !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              \I2C_2:Net_1109_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:Net_1109_1\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_1\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_3\ * 
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_2:bI2C_UDB:status_3\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_2:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        control_7 => \I2C_1:bI2C_UDB:control_7\ ,
        control_6 => \I2C_1:bI2C_UDB:control_6\ ,
        control_5 => \I2C_1:bI2C_UDB:control_5\ ,
        control_4 => \I2C_1:bI2C_UDB:control_4\ ,
        control_3 => \I2C_1:bI2C_UDB:control_3\ ,
        control_2 => \I2C_1:bI2C_UDB:control_2\ ,
        control_1 => \I2C_1:bI2C_UDB:control_1\ ,
        control_0 => \I2C_1:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_247
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        status_5 => \I2C_1:bI2C_UDB:status_5\ ,
        status_4 => \I2C_1:bI2C_UDB:status_4\ ,
        status_3 => \I2C_1:bI2C_UDB:status_3\ ,
        status_2 => \I2C_1:bI2C_UDB:status_2\ ,
        status_1 => \I2C_1:bI2C_UDB:status_1\ ,
        status_0 => \I2C_1:bI2C_UDB:status_0\ ,
        interrupt => \I2C_1:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_247 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_247
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_247 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_247 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_247 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => Net_243 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              \I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
        );
        Output = \I2C_2:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_2:sda_x_wire\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:shift_data_out\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_2:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_2:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_2:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_2:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2C_2:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        status_5 => \I2C_2:bI2C_UDB:status_5\ ,
        status_4 => \I2C_2:bI2C_UDB:status_4\ ,
        status_3 => \I2C_2:bI2C_UDB:status_3\ ,
        status_2 => \I2C_2:bI2C_UDB:status_2\ ,
        status_1 => \I2C_2:bI2C_UDB:status_1\ ,
        status_0 => \I2C_2:bI2C_UDB:status_0\ ,
        interrupt => \I2C_2:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        control_7 => \I2C_2:bI2C_UDB:control_7\ ,
        control_6 => \I2C_2:bI2C_UDB:control_6\ ,
        control_5 => \I2C_2:bI2C_UDB:control_5\ ,
        control_4 => \I2C_2:bI2C_UDB:control_4\ ,
        control_3 => \I2C_2:bI2C_UDB:control_3\ ,
        control_2 => \I2C_2:bI2C_UDB:control_2\ ,
        control_1 => \I2C_2:bI2C_UDB:control_1\ ,
        control_0 => \I2C_2:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:control_7\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:control_5\ * \I2C_2:bI2C_UDB:control_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_247 * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_247 * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_247 * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_18 ,
        status_5 => \PWM_1:PWMUDB:status_5\ ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:tc_i\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * Net_243
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_28, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_28 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_249 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\I2C_2:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_249 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_249 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_3:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_3:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SPEED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPEED_1(0)__PA ,
        pad => SPEED_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SPEED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPEED_2(0)__PA ,
        pad => SPEED_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SPEED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPEED_3(0)__PA ,
        pad => SPEED_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SPEED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPEED_4(0)__PA ,
        pad => SPEED_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RUN_BRAKE_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RUN_BRAKE_1(0)__PA ,
        pad => RUN_BRAKE_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RUN_BRAKE_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RUN_BRAKE_2(0)__PA ,
        pad => RUN_BRAKE_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RUN_BRAKE_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RUN_BRAKE_3(0)__PA ,
        pad => RUN_BRAKE_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RUN_BRAKE_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RUN_BRAKE_4(0)__PA ,
        pad => RUN_BRAKE_4(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_283 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        analog_term => Net_286 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        analog_term => Net_289 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        analog_term => Net_292 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CW_CCW_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CW_CCW_1(0)__PA ,
        pad => CW_CCW_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CW_CCW_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CW_CCW_2(0)__PA ,
        pad => CW_CCW_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CW_CCW_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CW_CCW_3(0)__PA ,
        pad => CW_CCW_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CW_CCW_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CW_CCW_4(0)__PA ,
        pad => CW_CCW_4(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = BuzzerPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BuzzerPin(0)__PA ,
        input => Net_28 ,
        pad => BuzzerPin(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = DATA2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DATA2(0)__PA ,
        fb => \I2C_2:Net_1109_1\ ,
        input => \I2C_2:sda_x_wire\ ,
        pad => DATA2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CLCK2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLCK2(0)__PA ,
        fb => \I2C_2:Net_1109_0\ ,
        input => \I2C_2:Net_643_3\ ,
        pad => CLCK2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Enable2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable2(0)__PA ,
        pad => Enable2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = R_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R_LED(0)__PA ,
        pad => R_LED(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = DATA1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DATA1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => DATA1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CLCK1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CLCK1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_3\ ,
        pad => CLCK1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_247 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = rts(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rts(0)__PA ,
        input => Net_243 ,
        pad => rts(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = CLCK3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLCK3(0)__PA ,
        fb => \I2C_3:Net_1109_0\ ,
        input => \I2C_3:Net_643_0\ ,
        pad => CLCK3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DATA3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DATA3(0)__PA ,
        fb => \I2C_3:Net_1109_1\ ,
        input => \I2C_3:sda_x_wire\ ,
        pad => DATA3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = B_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_LED(0)__PA ,
        pad => B_LED(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \I2C_2:Net_970\ ,
            dclk_0 => \I2C_2:Net_970_local\ ,
            dclk_glb_1 => \I2C_1:Net_970\ ,
            dclk_1 => \I2C_1:Net_970_local\ ,
            dclk_glb_2 => Net_18 ,
            dclk_2 => Net_18_local ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C_3:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_3:Net_1109_0\ ,
            sda_in => \I2C_3:Net_1109_1\ ,
            scl_out => \I2C_3:Net_643_0\ ,
            sda_out => \I2C_3:sda_x_wire\ ,
            interrupt => \I2C_3:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\VDAC8_3:viDAC8\
        PORT MAP (
            vout => Net_289 ,
            iout => \VDAC8_3:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\VDAC8_4:viDAC8\
        PORT MAP (
            vout => Net_292 ,
            iout => \VDAC8_4:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\VDAC8_2:viDAC8\
        PORT MAP (
            vout => Net_286 ,
            iout => \VDAC8_2:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_283 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |     SPEED_1(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     SPEED_2(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     SPEED_3(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     SPEED_4(0) | 
     |   4 |     * |      NONE |         CMOS_OUT | RUN_BRAKE_1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | RUN_BRAKE_2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT | RUN_BRAKE_3(0) | 
     |   7 |     * |      NONE |         CMOS_OUT | RUN_BRAKE_4(0) | 
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |       Pin_1(0) | Analog(Net_283)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       Pin_2(0) | Analog(Net_286)
     |   2 |     * |      NONE |      HI_Z_ANALOG |       Pin_3(0) | Analog(Net_289)
     |   3 |     * |      NONE |      HI_Z_ANALOG |       Pin_4(0) | Analog(Net_292)
     |   4 |     * |      NONE |         CMOS_OUT |    CW_CCW_1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    CW_CCW_2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    CW_CCW_3(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |    CW_CCW_4(0) | 
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |   BuzzerPin(0) | In(Net_28)
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   5 |   4 |     * |      NONE |    OPEN_DRAIN_LO |       DATA2(0) | FB(\I2C_2:Net_1109_1\), In(\I2C_2:sda_x_wire\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |       CLCK2(0) | FB(\I2C_2:Net_1109_0\), In(\I2C_2:Net_643_3\)
     |   6 |     * |      NONE |         CMOS_OUT |     Enable2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |       R_LED(0) | 
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   6 |   0 |     * |      NONE |      RES_PULL_UP |       DATA1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   1 |     * |      NONE |      RES_PULL_UP |       CLCK1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_3\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        Rx_1(0) | FB(Net_247)
     |   7 |     * |      NONE |         CMOS_OUT |         rts(0) | In(Net_243)
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |       CLCK3(0) | FB(\I2C_3:Net_1109_0\), In(\I2C_3:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |       DATA3(0) | FB(\I2C_3:Net_1109_1\), In(\I2C_3:sda_x_wire\)
     |   7 |     * |      NONE |         CMOS_OUT |       B_LED(0) | 
-------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0039: The pin named RUN_BRAKE_3(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named RUN_BRAKE_4(0) at location P0[7] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named Pin_1(0) at location P3[0] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named Pin_2(0) at location P3[1] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 3s.278ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.427ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.292ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.663ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.261ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.679ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.714ms
API generation phase: Elapsed time ==> 2s.030ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.001ms
