
---------- Begin Simulation Statistics ----------
final_tick                               168487426000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152575                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662192                       # Number of bytes of host memory used
host_op_rate                                   152874                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   655.42                       # Real time elapsed on the host
host_tick_rate                              257068781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168487                       # Number of seconds simulated
sim_ticks                                168487426000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.684874                       # CPI: cycles per instruction
system.cpu.discardedOps                        189661                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        35400812                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.593516                       # IPC: instructions per cycle
system.cpu.numCycles                        168487426                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133086614                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        466145                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1307                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1323                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1330                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485905                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735546                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103890                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101893                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905081                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51026377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51026377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51026799                       # number of overall hits
system.cpu.dcache.overall_hits::total        51026799                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1038517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1038517                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1046512                       # number of overall misses
system.cpu.dcache.overall_misses::total       1046512                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47507873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47507873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47507873000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47507873000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064894                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064894                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019947                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019947                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020097                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020097                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45745.878979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45745.878979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45396.395837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45396.395837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        97187                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3013                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.255891                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       884176                       # number of writebacks
system.cpu.dcache.writebacks::total            884176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58894                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58894                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987614                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987614                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  43741998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43741998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  44574666999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44574666999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018815                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018966                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018966                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44651.869137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44651.869137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45133.692920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45133.692920                       # average overall mshr miss latency
system.cpu.dcache.replacements                 987102                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40517060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40517060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22551408000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22551408000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37664.021164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37664.021164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21210512000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21210512000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35621.397850                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35621.397850                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10509317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10509317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24956465000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24956465000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56749.548054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56749.548054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55585                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55585                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22531486000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22531486000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58648.253423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58648.253423                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          422                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           422                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949863                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949863                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    832668999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    832668999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949388                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949388                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104200.850832                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104200.850832                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.373841                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014489                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987614                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.666820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.373841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53061001                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53061001                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686427                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475477                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025084                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278727                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278727                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278727                       # number of overall hits
system.cpu.icache.overall_hits::total        10278727                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          702                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            702                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          702                       # number of overall misses
system.cpu.icache.overall_misses::total           702                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69341000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69341000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69341000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69341000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279429                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279429                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279429                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279429                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98776.353276                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98776.353276                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98776.353276                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98776.353276                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          106                       # number of writebacks
system.cpu.icache.writebacks::total               106                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          702                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          702                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          702                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          702                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67937000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67937000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67937000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67937000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96776.353276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96776.353276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96776.353276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96776.353276                       # average overall mshr miss latency
system.cpu.icache.replacements                    106                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278727                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278727                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          702                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           702                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69341000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69341000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98776.353276                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98776.353276                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67937000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67937000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96776.353276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96776.353276                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.225036                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279429                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14643.061254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.225036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.240833                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.240833                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          596                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          596                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.291016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280131                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 168487426000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               746701                       # number of demand (read+write) hits
system.l2.demand_hits::total                   746743                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data              746701                       # number of overall hits
system.l2.overall_hits::total                  746743                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             240913                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241573                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            240913                       # number of overall misses
system.l2.overall_misses::total                241573                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25380654000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25445563000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64909000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25380654000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25445563000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987614                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987614                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.243934                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.244429                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.243934                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.244429                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98346.969697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105351.948629                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105332.810372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98346.969697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105351.948629                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105332.810372                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152465                       # number of writebacks
system.l2.writebacks::total                    152465                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        240907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241567                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       240907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241567                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51709000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20562054000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20613763000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51709000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20562054000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20613763000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.243928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.244423                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.243928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.244423                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78346.969697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85352.663061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85333.522377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78346.969697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85352.663061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85333.522377                       # average overall mshr miss latency
system.l2.replacements                         225843                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       884176                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           884176                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       884176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       884176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           98                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               98                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           98                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           98                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           65                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            65                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            232927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                232927                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151426                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151426                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16274099000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16274099000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.393976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.393976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107472.290095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107472.290095                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13245579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13245579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.393976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.393976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87472.290095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87472.290095                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64909000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64909000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98346.969697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98346.969697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51709000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51709000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78346.969697                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78346.969697                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        513774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            513774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9106555000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9106555000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.148339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101763.999240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101763.999240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7316475000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7316475000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.148329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81765.682100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81765.682100                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16140.084358                       # Cycle average of tags in use
system.l2.tags.total_refs                     1974146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    242227                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.149983                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.044002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.920916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16089.119440                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985113                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1562                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4190661                       # Number of tag accesses
system.l2.tags.data_accesses                  4190661                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    152440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    240444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009713534250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8977                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8977                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              667308                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143638                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152465                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241567                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152465                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    463                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152465                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  191287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.855631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.842074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.338897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8893     99.06%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           14      0.16%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           62      0.69%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8977                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.977609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.946006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4673     52.06%     52.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.16%     53.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3938     43.87%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              253      2.82%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8977                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   29632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15460288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9757760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     91.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  168471683000                       # Total gap between requests
system.mem_ctrls.avgGap                     427558.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15388416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9754112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 250701.200693753868                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 91332726.514559015632                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 57892225.144444905221                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       240907                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       152465                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17831000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8172462250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4005217942500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27016.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33923.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26269753.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15418048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15460288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9757760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9757760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       240907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         241567                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       152465                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        152465                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       250701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     91508597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         91759298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       250701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       250701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     57913877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        57913877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     57913877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       250701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     91508597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       149673175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               241104                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152408                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9772                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9549                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3669593250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1205520000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8190293250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15219.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33969.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139378                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              90754                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.55                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       163380                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   154.148415                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.373756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.423649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       119665     73.24%     73.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19738     12.08%     85.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5385      3.30%     88.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1321      0.81%     89.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9101      5.57%     95.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          578      0.35%     95.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          476      0.29%     95.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          583      0.36%     96.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6533      4.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       163380                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15430656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9754112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               91.583428                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               57.892225                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       578846940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       307664445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      858549300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     396469440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13300194960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  39701028390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31266726720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86409480195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.854177                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  80867866500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5626140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  81993419500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       587686260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       312362655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      862933260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     399100320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13300194960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  39249745140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31646754720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86358777315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.553247                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  81856099500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5626140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  81005186500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90141                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152465                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72113                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151426                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151426                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       707712                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 707712                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25218048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25218048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241567                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241567    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241567                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1076005000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1309932750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            603963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1036641                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          176304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384353                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           702                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603261                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1510                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2962330                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963840                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119794560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119846272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          225843                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9757760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1214159                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002178                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046747                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1211521     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2631      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1214159                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 168487426000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3744088000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2106000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2962847994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
