// Seed: 2020212987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd3
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  output reg id_2;
  input wire _id_1;
  always id_2 <= id_3;
  assign id_2 = -1;
  wire [id_1 : id_1] id_4;
  always id_2 <= 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4
  );
  assign id_2 = 1 & -1 & 1;
endmodule
