// Seed: 2999723204
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wire id_3,
    output wand id_4,
    input supply0 id_5,
    output supply1 id_6,
    output uwire id_7,
    input tri0 id_8
    , id_15,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri0 id_12,
    input wand id_13
);
  assign id_12 = 1;
  wire id_16;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    input supply1 id_3,
    output tri id_4,
    output tri1 id_5,
    output tri id_6,
    input wire id_7,
    output tri id_8,
    input uwire id_9,
    input wor id_10,
    input tri id_11
    , id_38,
    input tri id_12,
    output supply0 id_13,
    output uwire id_14,
    input wand id_15,
    output supply0 id_16,
    input supply0 id_17,
    output tri1 id_18,
    inout uwire id_19,
    input tri0 id_20,
    input tri1 id_21,
    output tri0 id_22,
    input tri0 id_23,
    input supply1 id_24,
    output tri0 id_25,
    input tri0 id_26,
    input wand id_27,
    input wand id_28,
    output tri0 id_29,
    input wire id_30,
    output supply0 id_31,
    output uwire id_32,
    input uwire id_33,
    input wire id_34,
    input wand id_35,
    input tri0 id_36
);
  wire id_39;
  module_0(
      id_35, id_0, id_35, id_8, id_32, id_12, id_13, id_32, id_23, id_24, id_24, id_36, id_4, id_24
  );
endmodule
