// Memory interface
interface inf(input logic clk);
  
  //declare the signals
  logic rst;
  logic enable;
  logic rd_wr;
  logic [DATA_WIDTH-1:0] wr_data;
  logic [ADDR_WIDTH-1:0] addr;
  logic [DATA_WIDTH-1:0] rd_data;
  logic [15:0] res_out;

  modport DUT  (input clk, rst, enable, rd_wr, wr_data, addr, output rd_data, res_out);
  
endinterface