{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702226131289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702226131289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:35:31 2023 " "Processing started: Sun Dec 10 19:35:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702226131289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226131289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw2ALU -c hw2ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw2ALU -c hw2ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226131289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702226131573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702226131573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluand.v 1 1 " "Found 1 design units, including 1 entities, in source file aluand.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUand " "Found entity 1: ALUand" {  } { { "ALUand.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/ALUand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluor.v 1 1 " "Found 1 design units, including 1 entities, in source file aluor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUor " "Found entity 1: ALUor" {  } { { "ALUor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/ALUor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluxor.v 1 1 " "Found 1 design units, including 1 entities, in source file aluxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUxor " "Found entity 1: ALUxor" {  } { { "ALUxor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/ALUxor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunor.v 1 1 " "Found 1 design units, including 1 entities, in source file alunor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUnor " "Found entity 1: ALUnor" {  } { { "ALUnor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/ALUnor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "cla_4bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16bit " "Found entity 1: cla_16bit" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_testbench " "Found entity 1: adder_testbench" {  } { { "adder_testbench.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/adder_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226137998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226137998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 3 3 " "Found 3 design units, including 3 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138000 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_subtractor " "Found entity 2: full_subtractor" {  } { { "subtractor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/subtractor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138000 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor_adder " "Found entity 3: subtractor_adder" {  } { { "subtractor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/subtractor.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_testbench " "Found entity 1: subtractor_testbench" {  } { { "subtractor_testbench.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/subtractor_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subtract SUBTRACT mod_cu.v(7) " "Verilog HDL Declaration information at mod_cu.v(7): object \"subtract\" differs only in case from object \"SUBTRACT\" in the same scope" {  } { { "mod_cu.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/mod_cu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702226138004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_testbench " "Found entity 1: mod_testbench" {  } { { "mod_testbench.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/mod_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluless_than.v 1 1 " "Found 1 design units, including 1 entities, in source file aluless_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUless_than " "Found entity 1: ALUless_than" {  } { { "ALUless_than.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/ALUless_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8x1Mux " "Found entity 1: _8x1Mux" {  } { { "_8x1Mux.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/_8x1Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4x1Mux " "Found entity 1: _4x1Mux" {  } { { "_4x1Mux.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/_4x1Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2x1Mux " "Found entity 1: _2x1Mux" {  } { { "_2x1Mux.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/_2x1Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_testbench " "Found entity 1: alu_testbench" {  } { { "alu_testbench.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702226138013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226138013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702226138037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUand ALUand:and_inst " "Elaborating entity \"ALUand\" for hierarchy \"ALUand:and_inst\"" {  } { { "alu.v" "and_inst" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUor ALUor:or_inst " "Elaborating entity \"ALUor\" for hierarchy \"ALUor:or_inst\"" {  } { { "alu.v" "or_inst" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUxor ALUxor:xor_inst " "Elaborating entity \"ALUxor\" for hierarchy \"ALUxor:xor_inst\"" {  } { { "alu.v" "xor_inst" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUnor ALUnor:nor_inst " "Elaborating entity \"ALUnor\" for hierarchy \"ALUnor:nor_inst\"" {  } { { "alu.v" "nor_inst" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUless_than ALUless_than:less " "Elaborating entity \"ALUless_than\" for hierarchy \"ALUless_than:less\"" {  } { { "alu.v" "less" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138042 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ALUless_than.v(9) " "Verilog HDL warning at ALUless_than.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "ALUless_than.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/ALUless_than.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138043 "|ALUless_than"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor ALUless_than:less\|subtractor:sub " "Elaborating entity \"subtractor\" for hierarchy \"ALUless_than:less\|subtractor:sub\"" {  } { { "ALUless_than.v" "sub" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/ALUless_than.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_adder ALUless_than:less\|subtractor:sub\|subtractor_adder:sub " "Elaborating entity \"subtractor_adder\" for hierarchy \"ALUless_than:less\|subtractor:sub\|subtractor_adder:sub\"" {  } { { "subtractor.v" "sub" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/subtractor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor ALUless_than:less\|subtractor:sub\|subtractor_adder:sub\|full_subtractor:FA0 " "Elaborating entity \"full_subtractor\" for hierarchy \"ALUless_than:less\|subtractor:sub\|subtractor_adder:sub\|full_subtractor:FA0\"" {  } { { "subtractor.v" "FA0" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/subtractor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_inst " "Elaborating entity \"adder\" for hierarchy \"adder:add_inst\"" {  } { { "alu.v" "add_inst" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138051 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "16 1 adder.v(17) " "Verilog HDL warning at adder.v(17): actual bit length 16 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/adder.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138052 "|subtractor|adder:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "16 1 adder.v(18) " "Verilog HDL warning at adder.v(18): actual bit length 16 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/adder.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138052 "|subtractor|adder:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "16 1 adder.v(19) " "Verilog HDL warning at adder.v(19): actual bit length 16 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/adder.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138052 "|subtractor|adder:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "16 1 adder.v(20) " "Verilog HDL warning at adder.v(20): actual bit length 16 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/adder.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138052 "|subtractor|adder:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16bit adder:add_inst\|cla_16bit:adder0 " "Elaborating entity \"cla_16bit\" for hierarchy \"adder:add_inst\|cla_16bit:adder0\"" {  } { { "adder.v" "adder0" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138052 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 cla_16bit.v(19) " "Verilog HDL warning at cla_16bit.v(19): actual bit length 4 differs from formal bit length 1" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138053 "|subtractor|adder:comb_4|cla_16bit:adder0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 cla_16bit.v(20) " "Verilog HDL warning at cla_16bit.v(20): actual bit length 4 differs from formal bit length 1" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138053 "|subtractor|adder:comb_4|cla_16bit:adder0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 cla_16bit.v(21) " "Verilog HDL warning at cla_16bit.v(21): actual bit length 4 differs from formal bit length 1" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138053 "|subtractor|adder:comb_4|cla_16bit:adder0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 cla_16bit.v(22) " "Verilog HDL warning at cla_16bit.v(22): actual bit length 4 differs from formal bit length 1" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138053 "|subtractor|adder:comb_4|cla_16bit:adder0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 cla_16bit.v(23) " "Verilog HDL warning at cla_16bit.v(23): actual bit length 4 differs from formal bit length 1" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138053 "|subtractor|adder:comb_4|cla_16bit:adder0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 cla_16bit.v(24) " "Verilog HDL warning at cla_16bit.v(24): actual bit length 4 differs from formal bit length 1" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138053 "|subtractor|adder:comb_4|cla_16bit:adder0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 cla_16bit.v(25) " "Verilog HDL warning at cla_16bit.v(25): actual bit length 4 differs from formal bit length 1" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138053 "|subtractor|adder:comb_4|cla_16bit:adder0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 cla_16bit.v(26) " "Verilog HDL warning at cla_16bit.v(26): actual bit length 4 differs from formal bit length 1" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702226138053 "|subtractor|adder:comb_4|cla_16bit:adder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit adder:add_inst\|cla_16bit:adder0\|cla_4bit:adder0 " "Elaborating entity \"cla_4bit\" for hierarchy \"adder:add_inst\|cla_16bit:adder0\|cla_4bit:adder0\"" {  } { { "cla_16bit.v" "adder0" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_16bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder:add_inst\|cla_16bit:adder0\|cla_4bit:adder0\|fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"adder:add_inst\|cla_16bit:adder0\|cla_4bit:adder0\|fullAdder:fa0\"" {  } { { "cla_4bit.v" "fa0" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/cla_4bit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod_inst " "Elaborating entity \"mod\" for hierarchy \"mod:mod_inst\"" {  } { { "alu.v" "mod_inst" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod_inst\|mod_dp:dp_inst " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod_inst\|mod_dp:dp_inst\"" {  } { { "mod.v" "dp_inst" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/mod.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator mod:mod_inst\|mod_dp:dp_inst\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"mod:mod_inst\|mod_dp:dp_inst\|comparator:comp\"" {  } { { "mod_dp.v" "comp" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/mod_dp.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod_inst\|mod_cu:ctrl_inst " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod_inst\|mod_cu:ctrl_inst\"" {  } { { "mod.v" "ctrl_inst" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/mod.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8x1Mux _8x1Mux:mux0 " "Elaborating entity \"_8x1Mux\" for hierarchy \"_8x1Mux:mux0\"" {  } { { "alu.v" "mux0" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4x1Mux _8x1Mux:mux0\|_4x1Mux:m0 " "Elaborating entity \"_4x1Mux\" for hierarchy \"_8x1Mux:mux0\|_4x1Mux:m0\"" {  } { { "_8x1Mux.v" "m0" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/_8x1Mux.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2x1Mux _8x1Mux:mux0\|_4x1Mux:m0\|_2x1Mux:m0 " "Elaborating entity \"_2x1Mux\" for hierarchy \"_8x1Mux:mux0\|_4x1Mux:m0\|_2x1Mux:m0\"" {  } { { "_4x1Mux.v" "m0" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/_4x1Mux.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226138081 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 sub 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"sub\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "subtractor.v" "sub" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/subtractor.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702226138206 "|alu|ALUless_than:less|subtractor:sub|subtractor_adder:sub"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 sub 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"sub\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "subtractor.v" "sub" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/subtractor.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702226138208 "|alu|ALUless_than:less|subtractor:sub|subtractor_adder:sub"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702226138788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702226139025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702226139304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/output_files/hw2ALU.map.smsg " "Generated suppressed messages file C:/Users/Baris/Desktop/quartusProjects/CSE331/hw2/output_files/hw2ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226139333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702226139487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702226139487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702226139534 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702226139534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702226139534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702226139534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702226139554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:35:39 2023 " "Processing ended: Sun Dec 10 19:35:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702226139554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702226139554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702226139554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702226139554 ""}
