{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-627,-214",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk:true|/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/resetn_1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port axis_in -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port axis_pcie_out -pg 1 -lvl 5 -x 1220 -y 60 -defaultsOSRD
preplace port axis_qsfp_out -pg 1 -lvl 5 -x 1220 -y 80 -defaultsOSRD
preplace port hbm_refclk -pg 1 -lvl 5 -x 1220 -y 180 -defaultsOSRD -right
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_loopback_mode -pg 1 -lvl 5 -x 1220 -y 100 -defaultsOSRD -right
preplace port port-id_overflow_0 -pg 1 -lvl 5 -x 1220 -y 220 -defaultsOSRD
preplace port port-id_overflow_1 -pg 1 -lvl 5 -x 1220 -y 280 -defaultsOSRD
preplace port port-id_bad_packet_strb -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD -left
preplace port port-id_good_packet_strb -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD -left
preplace port port-id_hbm_cattrip -pg 1 -lvl 5 -x 1220 -y 240 -defaultsOSRD
preplace portBus hwm_0 -pg 1 -lvl 5 -x 1220 -y 200 -defaultsOSRD
preplace portBus hwm_1 -pg 1 -lvl 5 -x 1220 -y 300 -defaultsOSRD
preplace portBus hbm_temp -pg 1 -lvl 5 -x 1220 -y 260 -defaultsOSRD
preplace inst input_axis_switch -pg 1 -lvl 2 -x 500 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 16 17 15} -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out0 right -pinY axis_out0 0R -pinDir axis_out1 right -pinY axis_out1 20R -pinDir clk left -pinY clk 40L -pinDir port_select left -pinY port_select 140L -pinDir packet_strb left -pinY packet_strb 20L
preplace inst output_axis_switch -pg 1 -lvl 4 -x 1070 -y 60 -defaultsOSRD -pinDir axis_in left -pinY axis_in 20L -pinDir axis_out0 right -pinY axis_out0 0R -pinDir axis_out1 right -pinY axis_out1 20R -pinDir clk left -pinY clk 40L -pinDir port_select right -pinY port_select 40R -pinDir packet_strb right -pinY packet_strb 60R
preplace inst bad_packet_filter -pg 1 -lvl 1 -x 190 -y 80 -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir bad_packet_strb left -pinY bad_packet_strb 60L
preplace inst switch_ctrl -pg 1 -lvl 1 -x 190 -y 280 -swap {0 1 2 7 10 8 4 9 6 3 5} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinDir inflow_q right -pinY inflow_q 0R -pinDir has_data0 right -pinY has_data0 100R -pinDir has_data1 right -pinY has_data1 160R -pinDir inflow_done0 right -pinY inflow_done0 120R -pinDir inflow_done1 right -pinY inflow_done1 40R -pinDir ram_reader_idle0 right -pinY ram_reader_idle0 140R -pinDir ram_reader_idle1 right -pinY ram_reader_idle1 80R -pinDir ram_reader_start0 right -pinY ram_reader_start0 20R -pinDir ram_reader_start1 right -pinY ram_reader_start1 60R
preplace inst data_buffer -pg 1 -lvl 3 -x 790 -y 80 -swap {11 1 2 3 4 5 6 7 8 9 10 0 12 13 14 15 16 32 26 25 17 28 20 24 27 18 19 31 21 30 29 23 22} -defaultsOSRD -pinDir hbm0_refclk right -pinY hbm0_refclk 100R -pinDir AXIS_IN0 left -pinY AXIS_IN0 0L -pinDir AXIS_IN1 left -pinY AXIS_IN1 20L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 380L -pinBusDir hbm_temp right -pinBusY hbm_temp 180R -pinDir hbm_cattrip right -pinY hbm_cattrip 160R -pinBusDir inflow_q left -pinBusY inflow_q 200L -pinDir ram_reader_idle0 left -pinY ram_reader_idle0 340L -pinDir start_ram_reader0 left -pinY start_ram_reader0 220L -pinDir has_data0 left -pinY has_data0 300L -pinDir inflow_done0 left -pinY inflow_done0 320L -pinBusDir hwm_0 right -pinBusY hwm_0 120R -pinDir overflow_0 right -pinY overflow_0 140R -pinDir has_data1 left -pinY has_data1 360L -pinDir inflow_done1 left -pinY inflow_done1 240L -pinBusDir hwm_1 right -pinBusY hwm_1 220R -pinDir overflow_1 right -pinY overflow_1 200R -pinDir ram_reader_idle1 left -pinY ram_reader_idle1 280L -pinDir start_ram_reader1 left -pinY start_ram_reader1 260L
preplace netloc bad_packet_filter_bad_packet_strb 1 0 1 NJ 140
preplace netloc channel_0_high_water_mark 1 3 2 NJ 200 NJ
preplace netloc channel_0_overflow 1 3 2 NJ 220 NJ
preplace netloc channel_0_ram_reader_idle 1 1 2 N 420 NJ
preplace netloc channel_1_high_water_mark 1 3 2 NJ 300 NJ
preplace netloc channel_1_idle 1 1 2 N 360 NJ
preplace netloc channel_1_overflow 1 3 2 NJ 280 NJ
preplace netloc input_axis_switch_packet_strb 1 0 2 NJ 20 340J
preplace netloc pcie_bridge_axi_aclk 1 0 4 40 200 360 20 640 20 940J
preplace netloc port_select_1 1 4 1 NJ 100
preplace netloc ram_hbm_cattrip 1 3 2 NJ 240 NJ
preplace netloc ram_hbm_temp 1 3 2 NJ 260 NJ
preplace netloc resetn_1 1 0 3 20 220 340J 460 N
preplace netloc start_ram_reader_0 1 1 2 N 300 NJ
preplace netloc stream_to_ram_0_done 1 1 2 N 400 NJ
preplace netloc stream_to_ram_0_has_data 1 1 2 N 380 NJ
preplace netloc stream_to_ram_1_done 1 1 2 N 320 NJ
preplace netloc stream_to_ram_1_has_data 1 1 2 N 440 NJ
preplace netloc switch_ctrl_0_inflow_q 1 1 2 360 280 NJ
preplace netloc switch_ctrl_ram_reader_start1 1 1 2 N 340 NJ
preplace netloc Conn1 1 4 1 NJ 60
preplace netloc axis_in_1 1 0 1 NJ 80
preplace netloc axis_switch_axis_out0 1 2 1 N 80
preplace netloc axis_switch_axis_out1 1 2 1 N 100
preplace netloc bad_packet_filter_AXIS_OUT 1 1 1 N 80
preplace netloc data_buffer_axis_out 1 3 1 N 80
preplace netloc hbm_refclk_1 1 3 2 NJ 180 NJ
preplace netloc output_axis_switch_axis_out1 1 4 1 NJ 80
levelinfo -pg 1 0 190 500 790 1070 1220
pagesize -pg 1 -db -bbox -sgen -180 0 1390 510
",
   "No Loops_ScaleFactor":"0.869621",
   "No Loops_TopLeft":"-176,-71",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port axis_in -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace inst axis_switch -pg 1 -lvl 1 -x 150 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 1 -x 150 -y 210 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 1 20 70n
preplace netloc data_gen_axis 1 0 1 NJ 50
levelinfo -pg 1 0 150 290
pagesize -pg 1 -db -bbox -sgen -100 0 290 280
"
}
0
