-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    ss@DESKTOP-UB05SU4                                  
-- Generated date:                  Tue Apr 09 15:46:20 +0430 2019                      

Solution Settings: Adding.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/ESL.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Adding/core                       18      78         79            0  0          
    Design Total:                      18      78         79            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                         Area Score Area(DSP_block_9-bit_elems) Area(LUTs) Delay Post Alloc Post Assign 
    -------------------------------------- ---------- --------------------------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-II-6_beh_psr]                                                                                
    mgc_add(10,0,9,0,11)                       11.279                       0.000     11.279 1.535          1           1 
    mgc_add(3,0,2,1,3)                          4.000                       0.000      4.000 1.071          1           0 
    mgc_add(3,0,3,0,3)                          4.343                       0.000      4.343 1.039          1           1 
    mgc_add(4,0,1,0,4)                          5.346                       0.000      5.346 1.216          0           1 
    mgc_add(4,0,2,1,4)                          5.000                       0.000      5.000 1.161          1           0 
    mgc_add(5,0,4,0,5)                          6.328                       0.000      6.328 1.194          1           1 
    mgc_add(64,0,9,0,64)                       64.973                       0.000     64.973 5.465          1           1 
    mgc_add(8,0,7,0,9)                          9.298                       0.000      9.298 1.396          0           1 
    mgc_add(8,0,8,0,9)                          9.294                       0.000      9.294 1.387          1           1 
    mgc_add(9,0,8,0,10)                        10.289                       0.000     10.289 1.465          1           0 
    mgc_and(3,2)                                2.189                       0.000      2.189 0.409          0           1 
    mgc_and(4,2)                                2.919                       0.000      2.919 0.409          0           1 
    mgc_mul(16,0,64,0,64)                    1330.285                       8.000     10.285 8.245          1           1 
    mgc_mul(8,0,8,0,16)                       340.285                       2.000     10.285 2.792          1           1 
    mgc_mux(4,1,2)                              3.678                       0.000      3.678 0.947          0           2 
    mgc_mux(64,1,2)                            58.843                       0.000     58.843 0.947          0           1 
    mgc_mux(8,1,2)                              7.355                       0.000      7.355 0.947          0           5 
    mgc_mux1hot(64,3)                         140.136                       0.000    140.136 1.402          0           1 
    mgc_nor(1,2)                                0.730                       0.000      0.730 0.409          0           2 
    mgc_not(1)                                  0.000                       0.000      0.000 0.000          0           4 
    mgc_or(1,2)                                 0.730                       0.000      0.730 0.398          0           2 
    mgc_reg_pos(3,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(4,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(64,0,0,1,1,0,0)                 0.000                       0.000      0.000 0.000          0           2 
    mgc_reg_pos(8,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                                                     
    mgc_in_wire(1,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(2,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(3,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(4,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(5,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_out_stdreg(6,64)                        0.000                       0.000      0.000 0.000          1           1 
                                                                                                                          
    TOTAL AREA (After Assignment):           2032.570                      10.000    383.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1786.1          2081.8          2033.6        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1786.1 (100%)   2080.8 (100%)   2032.6 (100%) 
      MUX:                 0.0           287.7  (14%)    243.1  (12%) 
      FUNC:             1786.1 (100%)   1785.1  (86%)   1781.4  (88%) 
      LOGIC:               0.0             8.0   (0%)      8.0   (0%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             1.0   (0%)      1.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             1.0 (100%)      1.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                  Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------- ---------- -------------- ----------- -----------------------------------------------------
    Temp2.reg                         64                            Temp2.lpi#2                                           
                                                                    Temp2.sva#2                                           
                                                                    Temp2.sva#1                                           
    Temp:rsc:mgc_out_stdreg.d         64                            Temp:rsc:mgc_out_stdreg.d                             
    A#1.sva                            8                            A#1.sva                                               
    B#1.sva                            8                            B#1.sva                                               
    C#1.sva                            8                            C#1.sva                                               
    D#1.sva                            8                            D#1.sva                                               
    E#1.sva                            8                            E#1.sva                                               
    out:i#1.sva                        4                            out:i#1.sva                                           
    in:i#1.sva                         3                            in:i#1.sva                                            
                                                                                                                          
    Total:                           175              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  12.439282000000002
      Slack:      7.560717999999998
      
      Path                                                             Startpoint                   Endpoint                                   Delay   Slack   
      ---------------------------------------------------------------- ---------------------------- ------------------------------------------ ------- -------
      1                                                                Adding:core/reg(E#1.sva)     Adding:core/reg(Temp2.reg)                 12.4393 7.5607  
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(E#1.sva)                                       mgc_reg_pos_8_0_0_1_1_0_0                                               0.0000  0.0000  
        Adding:core/E#1.sva                                                                                                                    0.0000  0.0000  
        Adding:core/out:mul#1                                          mgc_mul_8_0_8_0_16                                                      2.7922  2.7922  
        Adding:core/out:mul#1.itm                                                                                                              0.0000  2.7922  
        Adding:core/out:mul                                            mgc_mul_16_0_64_0_64                                                    8.2450  11.0372 
        Adding:core/Temp2.sva#2:mx0w0                                                                                                          0.0000  11.0372 
        Adding:core/mux1h#1                                            mgc_mux1hot_64_3                                                        1.4021  12.4393 
        Adding:core/mux1h#1.itm                                                                                                                0.0000  12.4393 
        Adding:core/reg(Temp2.reg)                                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  12.4393 
                                                                                                                                                               
      2                                                                Adding:core/reg(E#1.sva)     Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) 11.9839 8.0161  
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(E#1.sva)                                       mgc_reg_pos_8_0_0_1_1_0_0                                               0.0000  0.0000  
        Adding:core/E#1.sva                                                                                                                    0.0000  0.0000  
        Adding:core/out:mul#1                                          mgc_mul_8_0_8_0_16                                                      2.7922  2.7922  
        Adding:core/out:mul#1.itm                                                                                                              0.0000  2.7922  
        Adding:core/out:mul                                            mgc_mul_16_0_64_0_64                                                    8.2450  11.0372 
        Adding:core/Temp2.sva#2:mx0w0                                                                                                          0.0000  11.0372 
        Adding:core/mux#1                                              mgc_mux_64_1_2                                                          0.9467  11.9839 
        Adding:core/mux#1.itm                                                                                                                  0.0000  11.9839 
        Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  11.9839 
                                                                                                                                                               
      3                                                                Adding:core/reg(A#1.sva)     Adding:core/reg(Temp2.reg)                 9.7977  10.2023 
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(A#1.sva)                                       mgc_reg_pos_8_0_0_1_1_0_0                                               0.0000  0.0000  
        Adding:core/A#1.sva                                                                                                                    0.0000  0.0000  
        Adding:core/in:acc#11                                          mgc_add_8_0_7_0_9                                                       1.3964  1.3964  
        Adding:core/in:acc#11.itm                                                                                                              0.0000  1.3964  
        Adding:core/in:conc#1                                                                                                                  0.0000  1.3964  
        Adding:core/in:conc#1.itm                                                                                                              0.0000  1.3964  
        Adding:core/in:acc#8                                           mgc_add_10_0_9_0_11                                                     1.5345  2.9309  
        Adding:core/in:acc#8.itm                                                                                                               0.0000  2.9309  
        Adding:core/in:slc#1                                                                                                                   0.0000  2.9309  
        Adding:core/in:slc#1.itm                                                                                                               0.0000  2.9309  
        Adding:core/in:acc#5                                           mgc_add_64_0_9_0_64                                                     5.4647  8.3956  
        Adding:core/in:acc#5.itm                                                                                                               0.0000  8.3956  
        Adding:core/mux1h#1                                            mgc_mux1hot_64_3                                                        1.4021  9.7977  
        Adding:core/mux1h#1.itm                                                                                                                0.0000  9.7977  
        Adding:core/reg(Temp2.reg)                                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  9.7977  
                                                                                                                                                               
      4                                                                Adding:core/reg(B#1.sva)     Adding:core/reg(Temp2.reg)                 9.7977  10.2023 
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(B#1.sva)                                       mgc_reg_pos_8_0_0_1_1_0_0                                               0.0000  0.0000  
        Adding:core/B#1.sva                                                                                                                    0.0000  0.0000  
        Adding:core/slc(B#1.sva)                                                                                                               0.0000  0.0000  
        Adding:core/slc(B#1.sva).itm                                                                                                           0.0000  0.0000  
        Adding:core/in:acc#11                                          mgc_add_8_0_7_0_9                                                       1.3964  1.3964  
        Adding:core/in:acc#11.itm                                                                                                              0.0000  1.3964  
        Adding:core/in:conc#1                                                                                                                  0.0000  1.3964  
        Adding:core/in:conc#1.itm                                                                                                              0.0000  1.3964  
        Adding:core/in:acc#8                                           mgc_add_10_0_9_0_11                                                     1.5345  2.9309  
        Adding:core/in:acc#8.itm                                                                                                               0.0000  2.9309  
        Adding:core/in:slc#1                                                                                                                   0.0000  2.9309  
        Adding:core/in:slc#1.itm                                                                                                               0.0000  2.9309  
        Adding:core/in:acc#5                                           mgc_add_64_0_9_0_64                                                     5.4647  8.3956  
        Adding:core/in:acc#5.itm                                                                                                               0.0000  8.3956  
        Adding:core/mux1h#1                                            mgc_mux1hot_64_3                                                        1.4021  9.7977  
        Adding:core/mux1h#1.itm                                                                                                                0.0000  9.7977  
        Adding:core/reg(Temp2.reg)                                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  9.7977  
                                                                                                                                                               
      5                                                                Adding:core/reg(C#1.sva)     Adding:core/reg(Temp2.reg)                 9.7879  10.2121 
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(C#1.sva)                                       mgc_reg_pos_8_0_0_1_1_0_0                                               0.0000  0.0000  
        Adding:core/C#1.sva                                                                                                                    0.0000  0.0000  
        Adding:core/in:acc#9                                           mgc_add_8_0_8_0_9                                                       1.3866  1.3866  
        Adding:core/in:acc#9.itm                                                                                                               0.0000  1.3866  
        Adding:core/in:acc#8                                           mgc_add_10_0_9_0_11                                                     1.5345  2.9211  
        Adding:core/in:acc#8.itm                                                                                                               0.0000  2.9211  
        Adding:core/in:slc#1                                                                                                                   0.0000  2.9211  
        Adding:core/in:slc#1.itm                                                                                                               0.0000  2.9211  
        Adding:core/in:acc#5                                           mgc_add_64_0_9_0_64                                                     5.4647  8.3858  
        Adding:core/in:acc#5.itm                                                                                                               0.0000  8.3858  
        Adding:core/mux1h#1                                            mgc_mux1hot_64_3                                                        1.4021  9.7879  
        Adding:core/mux1h#1.itm                                                                                                                0.0000  9.7879  
        Adding:core/reg(Temp2.reg)                                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  9.7879  
                                                                                                                                                               
      6                                                                Adding:core/reg(D#1.sva)     Adding:core/reg(Temp2.reg)                 9.7879  10.2121 
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(D#1.sva)                                       mgc_reg_pos_8_0_0_1_1_0_0                                               0.0000  0.0000  
        Adding:core/D#1.sva                                                                                                                    0.0000  0.0000  
        Adding:core/in:acc#9                                           mgc_add_8_0_8_0_9                                                       1.3866  1.3866  
        Adding:core/in:acc#9.itm                                                                                                               0.0000  1.3866  
        Adding:core/in:acc#8                                           mgc_add_10_0_9_0_11                                                     1.5345  2.9211  
        Adding:core/in:acc#8.itm                                                                                                               0.0000  2.9211  
        Adding:core/in:slc#1                                                                                                                   0.0000  2.9211  
        Adding:core/in:slc#1.itm                                                                                                               0.0000  2.9211  
        Adding:core/in:acc#5                                           mgc_add_64_0_9_0_64                                                     5.4647  8.3858  
        Adding:core/in:acc#5.itm                                                                                                               0.0000  8.3858  
        Adding:core/mux1h#1                                            mgc_mux1hot_64_3                                                        1.4021  9.7879  
        Adding:core/mux1h#1.itm                                                                                                                0.0000  9.7879  
        Adding:core/reg(Temp2.reg)                                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  9.7879  
                                                                                                                                                               
      7                                                                Adding:core/reg(B#1.sva)     Adding:core/reg(Temp2.reg)                 8.4013  11.5987 
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(B#1.sva)                                       mgc_reg_pos_8_0_0_1_1_0_0                                               0.0000  0.0000  
        Adding:core/B#1.sva                                                                                                                    0.0000  0.0000  
        Adding:core/slc(B#1.sva)#1                                                                                                             0.0000  0.0000  
        Adding:core/slc(B#1.sva)#1.itm                                                                                                         0.0000  0.0000  
        Adding:core/in:conc#1                                                                                                                  0.0000  0.0000  
        Adding:core/in:conc#1.itm                                                                                                              0.0000  0.0000  
        Adding:core/in:acc#8                                           mgc_add_10_0_9_0_11                                                     1.5345  1.5345  
        Adding:core/in:acc#8.itm                                                                                                               0.0000  1.5345  
        Adding:core/in:slc#1                                                                                                                   0.0000  1.5345  
        Adding:core/in:slc#1.itm                                                                                                               0.0000  1.5345  
        Adding:core/in:acc#5                                           mgc_add_64_0_9_0_64                                                     5.4647  6.9992  
        Adding:core/in:acc#5.itm                                                                                                               0.0000  6.9992  
        Adding:core/mux1h#1                                            mgc_mux1hot_64_3                                                        1.4021  8.4013  
        Adding:core/mux1h#1.itm                                                                                                                0.0000  8.4013  
        Adding:core/reg(Temp2.reg)                                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  8.4013  
                                                                                                                                                               
      8                                                                Adding:core/reg(Temp2.reg)   Adding:core/reg(Temp2.reg)                 6.8668  13.1332 
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(Temp2.reg)                                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  0.0000  
        Adding:core/Temp2.reg                                                                                                                  0.0000  0.0000  
        Adding:core/in:acc#5                                           mgc_add_64_0_9_0_64                                                     5.4647  5.4647  
        Adding:core/in:acc#5.itm                                                                                                               0.0000  5.4647  
        Adding:core/mux1h#1                                            mgc_mux1hot_64_3                                                        1.4021  6.8668  
        Adding:core/mux1h#1.itm                                                                                                                0.0000  6.8668  
        Adding:core/reg(Temp2.reg)                                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  6.8668  
                                                                                                                                                               
      9                                                                Adding:core/reg(in:i#1.sva)  Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) 4.7011  15.2989 
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(in:i#1.sva)                                    mgc_reg_pos_3_0_0_1_1_0_0                                               0.0000  0.0000  
        Adding:core/in:i#1.sva                                                                                                                 0.0000  0.0000  
        Adding:core/exs#1                                                                                                                      0.0000  0.0000  
        Adding:core/exs#1.itm                                                                                                                  0.0000  0.0000  
        Adding:core/mux#8                                              mgc_mux_4_1_2                                                           0.9467  0.9467  
        Adding:core/mux#8.itm                                                                                                                  0.0000  0.9467  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(4,0,1,0,4) mgc_add_4_0_1_0_4                                                       1.2156  2.1623  
        Adding:core/z.out                                                                                                                      0.0000  2.1623  
        Adding:core/out:acc                                            mgc_add_5_0_4_0_5                                                       1.1941  3.3564  
        Adding:core/out:acc.itm                                                                                                                0.0000  3.3564  
        Adding:core/out:slc                                                                                                                    0.0000  3.3564  
        Adding:core/out:slc.itm                                                                                                                0.0000  3.3564  
        Adding:core/or#7                                               mgc_or_1_2                                                              0.3979  3.7544  
        Adding:core/or#7.itm                                                                                                                   0.0000  3.7544  
        Adding:core/mux#1                                              mgc_mux_64_1_2                                                          0.9467  4.7011  
        Adding:core/mux#1.itm                                                                                                                  0.0000  4.7011  
        Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  4.7011  
                                                                                                                                                               
      10                                                               Adding:core/reg(out:i#1.sva) Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) 4.7011  15.2989 
                                                                                                                                                               
        Instance                                                       Component                                                               Delta   Delay   
        --------                                                       ---------                                                               -----   -----   
        Adding:core/reg(out:i#1.sva)                                   mgc_reg_pos_4_0_0_1_1_0_0                                               0.0000  0.0000  
        Adding:core/out:i#1.sva                                                                                                                0.0000  0.0000  
        Adding:core/mux#8                                              mgc_mux_4_1_2                                                           0.9467  0.9467  
        Adding:core/mux#8.itm                                                                                                                  0.0000  0.9467  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(4,0,1,0,4) mgc_add_4_0_1_0_4                                                       1.2156  2.1623  
        Adding:core/z.out                                                                                                                      0.0000  2.1623  
        Adding:core/out:acc                                            mgc_add_5_0_4_0_5                                                       1.1941  3.3564  
        Adding:core/out:acc.itm                                                                                                                0.0000  3.3564  
        Adding:core/out:slc                                                                                                                    0.0000  3.3564  
        Adding:core/out:slc.itm                                                                                                                0.0000  3.3564  
        Adding:core/or#7                                               mgc_or_1_2                                                              0.3979  3.7544  
        Adding:core/or#7.itm                                                                                                                   0.0000  3.7544  
        Adding:core/mux#1                                              mgc_mux_64_1_2                                                          0.9467  4.7011  
        Adding:core/mux#1.itm                                                                                                                  0.0000  4.7011  
        Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_64_0_0_1_1_0_0                                              0.0000  4.7011  
                                                                                                                                                               
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                   Port          Slack (Delay) Messages 
      ------------------------------------------ ----------- ------- ------- --------
      Adding:core/reg(out:i#1.sva)               and.itm     16.4820  3.5180          
      Adding:core/reg(E#1.sva)                   mux.itm     18.6553  1.3447          
      Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) mux#1.itm    8.0161 11.9839          
      Adding:core/reg(in:i#1.sva)                and#2.itm   17.4288  2.5712          
      Adding:core/reg(Temp2.reg)                 mux1h#1.itm  7.5607 12.4393          
      Adding:core/reg(A#1.sva)                   mux#3.itm   18.6553  1.3447          
      Adding:core/reg(B#1.sva)                   mux#4.itm   18.6553  1.3447          
      Adding:core/reg(C#1.sva)                   mux#5.itm   18.6553  1.3447          
      Adding:core/reg(D#1.sva)                   mux#6.itm   18.6553  1.3447          
      Adding                                     Temp:rsc.z  20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   64     1 
    -                   11     1 
    -                    9     2 
    -                    5     1 
    -                    4     1 
    -                    3     1 
    and                          
    -                    2     2 
    mul                          
    -                   64     1 
    -                   16     1 
    mux                          
    -                    1     8 
    mux1h                        
    -                    3     1 
    nor                          
    -                    2     2 
    not                          
    -                    1     4 
    or                           
    -                    2     2 
    read_port                    
    -                    8     5 
    reg                          
    -                   64     2 
    -                    8     5 
    -                    4     1 
    -                    3     1 
    write_port                   
    -                   64     1 
    
  End of Report
