// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="c_mnist,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu13p-flga2577-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.419200,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=3391,HLS_SYN_DSP=80,HLS_SYN_FF=14744,HLS_SYN_LUT=21133,HLS_VERSION=2018_2}" *)

module c_mnist (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_5_input_array_0_address0,
        input_5_input_array_0_ce0,
        input_5_input_array_0_q0,
        input_5_input_array_1_address0,
        input_5_input_array_1_ce0,
        input_5_input_array_1_q0,
        input_5_input_array_2_address0,
        input_5_input_array_2_ce0,
        input_5_input_array_2_q0,
        input_5_input_array_3_address0,
        input_5_input_array_3_ce0,
        input_5_input_array_3_q0,
        input_5_input_array_4_address0,
        input_5_input_array_4_ce0,
        input_5_input_array_4_q0,
        input_5_input_array_5_address0,
        input_5_input_array_5_ce0,
        input_5_input_array_5_q0,
        input_5_input_array_6_address0,
        input_5_input_array_6_ce0,
        input_5_input_array_6_q0,
        input_5_input_array_7_address0,
        input_5_input_array_7_ce0,
        input_5_input_array_7_q0,
        input_5_input_array_8_address0,
        input_5_input_array_8_ce0,
        input_5_input_array_8_q0,
        input_5_input_array_9_address0,
        input_5_input_array_9_ce0,
        input_5_input_array_9_q0,
        input_5_input_array_10_address0,
        input_5_input_array_10_ce0,
        input_5_input_array_10_q0,
        input_5_input_array_11_address0,
        input_5_input_array_11_ce0,
        input_5_input_array_11_q0,
        input_5_input_array_12_address0,
        input_5_input_array_12_ce0,
        input_5_input_array_12_q0,
        input_5_input_array_13_address0,
        input_5_input_array_13_ce0,
        input_5_input_array_13_q0,
        input_5_input_array_14_address0,
        input_5_input_array_14_ce0,
        input_5_input_array_14_q0,
        input_5_input_array_15_address0,
        input_5_input_array_15_ce0,
        input_5_input_array_15_q0,
        input_5_input_ndim,
        input_5_input_numel,
        input_5_input_shape_address0,
        input_5_input_shape_ce0,
        input_5_input_shape_we0,
        input_5_input_shape_d0,
        input_5_input_shape_q0,
        input_5_input_shape_address1,
        input_5_input_shape_ce1,
        input_5_input_shape_we1,
        input_5_input_shape_d1,
        input_5_input_shape_q1,
        dense_8_output_array_0_address0,
        dense_8_output_array_0_ce0,
        dense_8_output_array_0_we0,
        dense_8_output_array_0_d0,
        dense_8_output_array_0_q0,
        dense_8_output_array_0_address1,
        dense_8_output_array_0_ce1,
        dense_8_output_array_0_we1,
        dense_8_output_array_0_d1,
        dense_8_output_array_1_address0,
        dense_8_output_array_1_ce0,
        dense_8_output_array_1_we0,
        dense_8_output_array_1_d0,
        dense_8_output_array_1_q0,
        dense_8_output_array_1_address1,
        dense_8_output_array_1_ce1,
        dense_8_output_array_1_we1,
        dense_8_output_array_1_d1,
        dense_8_output_array_2_address0,
        dense_8_output_array_2_ce0,
        dense_8_output_array_2_we0,
        dense_8_output_array_2_d0,
        dense_8_output_array_2_q0,
        dense_8_output_array_2_address1,
        dense_8_output_array_2_ce1,
        dense_8_output_array_2_we1,
        dense_8_output_array_2_d1,
        dense_8_output_array_3_address0,
        dense_8_output_array_3_ce0,
        dense_8_output_array_3_we0,
        dense_8_output_array_3_d0,
        dense_8_output_array_3_q0,
        dense_8_output_array_3_address1,
        dense_8_output_array_3_ce1,
        dense_8_output_array_3_we1,
        dense_8_output_array_3_d1,
        dense_8_output_array_4_address0,
        dense_8_output_array_4_ce0,
        dense_8_output_array_4_we0,
        dense_8_output_array_4_d0,
        dense_8_output_array_4_q0,
        dense_8_output_array_4_address1,
        dense_8_output_array_4_ce1,
        dense_8_output_array_4_we1,
        dense_8_output_array_4_d1,
        dense_8_output_array_5_address0,
        dense_8_output_array_5_ce0,
        dense_8_output_array_5_we0,
        dense_8_output_array_5_d0,
        dense_8_output_array_5_q0,
        dense_8_output_array_5_address1,
        dense_8_output_array_5_ce1,
        dense_8_output_array_5_we1,
        dense_8_output_array_5_d1,
        dense_8_output_array_6_address0,
        dense_8_output_array_6_ce0,
        dense_8_output_array_6_we0,
        dense_8_output_array_6_d0,
        dense_8_output_array_6_q0,
        dense_8_output_array_6_address1,
        dense_8_output_array_6_ce1,
        dense_8_output_array_6_we1,
        dense_8_output_array_6_d1,
        dense_8_output_array_7_address0,
        dense_8_output_array_7_ce0,
        dense_8_output_array_7_we0,
        dense_8_output_array_7_d0,
        dense_8_output_array_7_q0,
        dense_8_output_array_7_address1,
        dense_8_output_array_7_ce1,
        dense_8_output_array_7_we1,
        dense_8_output_array_7_d1,
        dense_8_output_array_8_address0,
        dense_8_output_array_8_ce0,
        dense_8_output_array_8_we0,
        dense_8_output_array_8_d0,
        dense_8_output_array_8_q0,
        dense_8_output_array_8_address1,
        dense_8_output_array_8_ce1,
        dense_8_output_array_8_we1,
        dense_8_output_array_8_d1,
        dense_8_output_array_9_address0,
        dense_8_output_array_9_ce0,
        dense_8_output_array_9_we0,
        dense_8_output_array_9_d0,
        dense_8_output_array_9_q0,
        dense_8_output_array_9_address1,
        dense_8_output_array_9_ce1,
        dense_8_output_array_9_we1,
        dense_8_output_array_9_d1,
        dense_8_output_array_10_address0,
        dense_8_output_array_10_ce0,
        dense_8_output_array_10_we0,
        dense_8_output_array_10_d0,
        dense_8_output_array_10_q0,
        dense_8_output_array_10_address1,
        dense_8_output_array_10_ce1,
        dense_8_output_array_10_we1,
        dense_8_output_array_10_d1,
        dense_8_output_array_11_address0,
        dense_8_output_array_11_ce0,
        dense_8_output_array_11_we0,
        dense_8_output_array_11_d0,
        dense_8_output_array_11_q0,
        dense_8_output_array_11_address1,
        dense_8_output_array_11_ce1,
        dense_8_output_array_11_we1,
        dense_8_output_array_11_d1,
        dense_8_output_array_12_address0,
        dense_8_output_array_12_ce0,
        dense_8_output_array_12_we0,
        dense_8_output_array_12_d0,
        dense_8_output_array_12_q0,
        dense_8_output_array_12_address1,
        dense_8_output_array_12_ce1,
        dense_8_output_array_12_we1,
        dense_8_output_array_12_d1,
        dense_8_output_array_13_address0,
        dense_8_output_array_13_ce0,
        dense_8_output_array_13_we0,
        dense_8_output_array_13_d0,
        dense_8_output_array_13_q0,
        dense_8_output_array_13_address1,
        dense_8_output_array_13_ce1,
        dense_8_output_array_13_we1,
        dense_8_output_array_13_d1,
        dense_8_output_array_14_address0,
        dense_8_output_array_14_ce0,
        dense_8_output_array_14_we0,
        dense_8_output_array_14_d0,
        dense_8_output_array_14_q0,
        dense_8_output_array_14_address1,
        dense_8_output_array_14_ce1,
        dense_8_output_array_14_we1,
        dense_8_output_array_14_d1,
        dense_8_output_array_15_address0,
        dense_8_output_array_15_ce0,
        dense_8_output_array_15_we0,
        dense_8_output_array_15_d0,
        dense_8_output_array_15_q0,
        dense_8_output_array_15_address1,
        dense_8_output_array_15_ce1,
        dense_8_output_array_15_we1,
        dense_8_output_array_15_d1,
        dense_8_output_ndim,
        dense_8_output_numel,
        dense_8_output_shape_address0,
        dense_8_output_shape_ce0,
        dense_8_output_shape_we0,
        dense_8_output_shape_d0,
        dense_8_output_shape_q0,
        dense_8_output_shape_address1,
        dense_8_output_shape_ce1,
        dense_8_output_shape_we1,
        dense_8_output_shape_d1,
        dense_8_output_shape_q1
);

parameter    ap_ST_fsm_state1 = 58'd1;
parameter    ap_ST_fsm_pp0_stage0 = 58'd2;
parameter    ap_ST_fsm_state4 = 58'd4;
parameter    ap_ST_fsm_state5 = 58'd8;
parameter    ap_ST_fsm_state6 = 58'd16;
parameter    ap_ST_fsm_state7 = 58'd32;
parameter    ap_ST_fsm_state8 = 58'd64;
parameter    ap_ST_fsm_pp2_stage0 = 58'd128;
parameter    ap_ST_fsm_pp2_stage1 = 58'd256;
parameter    ap_ST_fsm_pp2_stage2 = 58'd512;
parameter    ap_ST_fsm_pp2_stage3 = 58'd1024;
parameter    ap_ST_fsm_pp2_stage4 = 58'd2048;
parameter    ap_ST_fsm_state17 = 58'd4096;
parameter    ap_ST_fsm_state18 = 58'd8192;
parameter    ap_ST_fsm_state19 = 58'd16384;
parameter    ap_ST_fsm_state20 = 58'd32768;
parameter    ap_ST_fsm_state21 = 58'd65536;
parameter    ap_ST_fsm_state22 = 58'd131072;
parameter    ap_ST_fsm_pp3_stage0 = 58'd262144;
parameter    ap_ST_fsm_state25 = 58'd524288;
parameter    ap_ST_fsm_pp4_stage0 = 58'd1048576;
parameter    ap_ST_fsm_state28 = 58'd2097152;
parameter    ap_ST_fsm_state29 = 58'd4194304;
parameter    ap_ST_fsm_state30 = 58'd8388608;
parameter    ap_ST_fsm_state31 = 58'd16777216;
parameter    ap_ST_fsm_state32 = 58'd33554432;
parameter    ap_ST_fsm_pp6_stage0 = 58'd67108864;
parameter    ap_ST_fsm_pp6_stage1 = 58'd134217728;
parameter    ap_ST_fsm_pp6_stage2 = 58'd268435456;
parameter    ap_ST_fsm_pp6_stage3 = 58'd536870912;
parameter    ap_ST_fsm_pp6_stage4 = 58'd1073741824;
parameter    ap_ST_fsm_state41 = 58'd2147483648;
parameter    ap_ST_fsm_state42 = 58'd4294967296;
parameter    ap_ST_fsm_state43 = 58'd8589934592;
parameter    ap_ST_fsm_state44 = 58'd17179869184;
parameter    ap_ST_fsm_state45 = 58'd34359738368;
parameter    ap_ST_fsm_state46 = 58'd68719476736;
parameter    ap_ST_fsm_pp7_stage0 = 58'd137438953472;
parameter    ap_ST_fsm_state49 = 58'd274877906944;
parameter    ap_ST_fsm_pp8_stage0 = 58'd549755813888;
parameter    ap_ST_fsm_state52 = 58'd1099511627776;
parameter    ap_ST_fsm_state53 = 58'd2199023255552;
parameter    ap_ST_fsm_state54 = 58'd4398046511104;
parameter    ap_ST_fsm_state55 = 58'd8796093022208;
parameter    ap_ST_fsm_state56 = 58'd17592186044416;
parameter    ap_ST_fsm_pp10_stage0 = 58'd35184372088832;
parameter    ap_ST_fsm_pp10_stage1 = 58'd70368744177664;
parameter    ap_ST_fsm_pp10_stage2 = 58'd140737488355328;
parameter    ap_ST_fsm_pp10_stage3 = 58'd281474976710656;
parameter    ap_ST_fsm_pp10_stage4 = 58'd562949953421312;
parameter    ap_ST_fsm_state65 = 58'd1125899906842624;
parameter    ap_ST_fsm_state66 = 58'd2251799813685248;
parameter    ap_ST_fsm_state67 = 58'd4503599627370496;
parameter    ap_ST_fsm_state68 = 58'd9007199254740992;
parameter    ap_ST_fsm_state69 = 58'd18014398509481984;
parameter    ap_ST_fsm_state70 = 58'd36028797018963968;
parameter    ap_ST_fsm_pp11_stage0 = 58'd72057594037927936;
parameter    ap_ST_fsm_state79 = 58'd144115188075855872;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] input_5_input_array_0_address0;
output   input_5_input_array_0_ce0;
input  [31:0] input_5_input_array_0_q0;
output  [5:0] input_5_input_array_1_address0;
output   input_5_input_array_1_ce0;
input  [31:0] input_5_input_array_1_q0;
output  [5:0] input_5_input_array_2_address0;
output   input_5_input_array_2_ce0;
input  [31:0] input_5_input_array_2_q0;
output  [5:0] input_5_input_array_3_address0;
output   input_5_input_array_3_ce0;
input  [31:0] input_5_input_array_3_q0;
output  [5:0] input_5_input_array_4_address0;
output   input_5_input_array_4_ce0;
input  [31:0] input_5_input_array_4_q0;
output  [5:0] input_5_input_array_5_address0;
output   input_5_input_array_5_ce0;
input  [31:0] input_5_input_array_5_q0;
output  [5:0] input_5_input_array_6_address0;
output   input_5_input_array_6_ce0;
input  [31:0] input_5_input_array_6_q0;
output  [5:0] input_5_input_array_7_address0;
output   input_5_input_array_7_ce0;
input  [31:0] input_5_input_array_7_q0;
output  [5:0] input_5_input_array_8_address0;
output   input_5_input_array_8_ce0;
input  [31:0] input_5_input_array_8_q0;
output  [5:0] input_5_input_array_9_address0;
output   input_5_input_array_9_ce0;
input  [31:0] input_5_input_array_9_q0;
output  [5:0] input_5_input_array_10_address0;
output   input_5_input_array_10_ce0;
input  [31:0] input_5_input_array_10_q0;
output  [5:0] input_5_input_array_11_address0;
output   input_5_input_array_11_ce0;
input  [31:0] input_5_input_array_11_q0;
output  [5:0] input_5_input_array_12_address0;
output   input_5_input_array_12_ce0;
input  [31:0] input_5_input_array_12_q0;
output  [5:0] input_5_input_array_13_address0;
output   input_5_input_array_13_ce0;
input  [31:0] input_5_input_array_13_q0;
output  [5:0] input_5_input_array_14_address0;
output   input_5_input_array_14_ce0;
input  [31:0] input_5_input_array_14_q0;
output  [5:0] input_5_input_array_15_address0;
output   input_5_input_array_15_ce0;
input  [31:0] input_5_input_array_15_q0;
input  [63:0] input_5_input_ndim;
input  [63:0] input_5_input_numel;
output  [2:0] input_5_input_shape_address0;
output   input_5_input_shape_ce0;
output   input_5_input_shape_we0;
output  [63:0] input_5_input_shape_d0;
input  [63:0] input_5_input_shape_q0;
output  [2:0] input_5_input_shape_address1;
output   input_5_input_shape_ce1;
output   input_5_input_shape_we1;
output  [63:0] input_5_input_shape_d1;
input  [63:0] input_5_input_shape_q1;
output  [5:0] dense_8_output_array_0_address0;
output   dense_8_output_array_0_ce0;
output   dense_8_output_array_0_we0;
output  [31:0] dense_8_output_array_0_d0;
input  [31:0] dense_8_output_array_0_q0;
output  [5:0] dense_8_output_array_0_address1;
output   dense_8_output_array_0_ce1;
output   dense_8_output_array_0_we1;
output  [31:0] dense_8_output_array_0_d1;
output  [5:0] dense_8_output_array_1_address0;
output   dense_8_output_array_1_ce0;
output   dense_8_output_array_1_we0;
output  [31:0] dense_8_output_array_1_d0;
input  [31:0] dense_8_output_array_1_q0;
output  [5:0] dense_8_output_array_1_address1;
output   dense_8_output_array_1_ce1;
output   dense_8_output_array_1_we1;
output  [31:0] dense_8_output_array_1_d1;
output  [5:0] dense_8_output_array_2_address0;
output   dense_8_output_array_2_ce0;
output   dense_8_output_array_2_we0;
output  [31:0] dense_8_output_array_2_d0;
input  [31:0] dense_8_output_array_2_q0;
output  [5:0] dense_8_output_array_2_address1;
output   dense_8_output_array_2_ce1;
output   dense_8_output_array_2_we1;
output  [31:0] dense_8_output_array_2_d1;
output  [5:0] dense_8_output_array_3_address0;
output   dense_8_output_array_3_ce0;
output   dense_8_output_array_3_we0;
output  [31:0] dense_8_output_array_3_d0;
input  [31:0] dense_8_output_array_3_q0;
output  [5:0] dense_8_output_array_3_address1;
output   dense_8_output_array_3_ce1;
output   dense_8_output_array_3_we1;
output  [31:0] dense_8_output_array_3_d1;
output  [5:0] dense_8_output_array_4_address0;
output   dense_8_output_array_4_ce0;
output   dense_8_output_array_4_we0;
output  [31:0] dense_8_output_array_4_d0;
input  [31:0] dense_8_output_array_4_q0;
output  [5:0] dense_8_output_array_4_address1;
output   dense_8_output_array_4_ce1;
output   dense_8_output_array_4_we1;
output  [31:0] dense_8_output_array_4_d1;
output  [5:0] dense_8_output_array_5_address0;
output   dense_8_output_array_5_ce0;
output   dense_8_output_array_5_we0;
output  [31:0] dense_8_output_array_5_d0;
input  [31:0] dense_8_output_array_5_q0;
output  [5:0] dense_8_output_array_5_address1;
output   dense_8_output_array_5_ce1;
output   dense_8_output_array_5_we1;
output  [31:0] dense_8_output_array_5_d1;
output  [5:0] dense_8_output_array_6_address0;
output   dense_8_output_array_6_ce0;
output   dense_8_output_array_6_we0;
output  [31:0] dense_8_output_array_6_d0;
input  [31:0] dense_8_output_array_6_q0;
output  [5:0] dense_8_output_array_6_address1;
output   dense_8_output_array_6_ce1;
output   dense_8_output_array_6_we1;
output  [31:0] dense_8_output_array_6_d1;
output  [5:0] dense_8_output_array_7_address0;
output   dense_8_output_array_7_ce0;
output   dense_8_output_array_7_we0;
output  [31:0] dense_8_output_array_7_d0;
input  [31:0] dense_8_output_array_7_q0;
output  [5:0] dense_8_output_array_7_address1;
output   dense_8_output_array_7_ce1;
output   dense_8_output_array_7_we1;
output  [31:0] dense_8_output_array_7_d1;
output  [5:0] dense_8_output_array_8_address0;
output   dense_8_output_array_8_ce0;
output   dense_8_output_array_8_we0;
output  [31:0] dense_8_output_array_8_d0;
input  [31:0] dense_8_output_array_8_q0;
output  [5:0] dense_8_output_array_8_address1;
output   dense_8_output_array_8_ce1;
output   dense_8_output_array_8_we1;
output  [31:0] dense_8_output_array_8_d1;
output  [5:0] dense_8_output_array_9_address0;
output   dense_8_output_array_9_ce0;
output   dense_8_output_array_9_we0;
output  [31:0] dense_8_output_array_9_d0;
input  [31:0] dense_8_output_array_9_q0;
output  [5:0] dense_8_output_array_9_address1;
output   dense_8_output_array_9_ce1;
output   dense_8_output_array_9_we1;
output  [31:0] dense_8_output_array_9_d1;
output  [5:0] dense_8_output_array_10_address0;
output   dense_8_output_array_10_ce0;
output   dense_8_output_array_10_we0;
output  [31:0] dense_8_output_array_10_d0;
input  [31:0] dense_8_output_array_10_q0;
output  [5:0] dense_8_output_array_10_address1;
output   dense_8_output_array_10_ce1;
output   dense_8_output_array_10_we1;
output  [31:0] dense_8_output_array_10_d1;
output  [5:0] dense_8_output_array_11_address0;
output   dense_8_output_array_11_ce0;
output   dense_8_output_array_11_we0;
output  [31:0] dense_8_output_array_11_d0;
input  [31:0] dense_8_output_array_11_q0;
output  [5:0] dense_8_output_array_11_address1;
output   dense_8_output_array_11_ce1;
output   dense_8_output_array_11_we1;
output  [31:0] dense_8_output_array_11_d1;
output  [5:0] dense_8_output_array_12_address0;
output   dense_8_output_array_12_ce0;
output   dense_8_output_array_12_we0;
output  [31:0] dense_8_output_array_12_d0;
input  [31:0] dense_8_output_array_12_q0;
output  [5:0] dense_8_output_array_12_address1;
output   dense_8_output_array_12_ce1;
output   dense_8_output_array_12_we1;
output  [31:0] dense_8_output_array_12_d1;
output  [5:0] dense_8_output_array_13_address0;
output   dense_8_output_array_13_ce0;
output   dense_8_output_array_13_we0;
output  [31:0] dense_8_output_array_13_d0;
input  [31:0] dense_8_output_array_13_q0;
output  [5:0] dense_8_output_array_13_address1;
output   dense_8_output_array_13_ce1;
output   dense_8_output_array_13_we1;
output  [31:0] dense_8_output_array_13_d1;
output  [5:0] dense_8_output_array_14_address0;
output   dense_8_output_array_14_ce0;
output   dense_8_output_array_14_we0;
output  [31:0] dense_8_output_array_14_d0;
input  [31:0] dense_8_output_array_14_q0;
output  [5:0] dense_8_output_array_14_address1;
output   dense_8_output_array_14_ce1;
output   dense_8_output_array_14_we1;
output  [31:0] dense_8_output_array_14_d1;
output  [5:0] dense_8_output_array_15_address0;
output   dense_8_output_array_15_ce0;
output   dense_8_output_array_15_we0;
output  [31:0] dense_8_output_array_15_d0;
input  [31:0] dense_8_output_array_15_q0;
output  [5:0] dense_8_output_array_15_address1;
output   dense_8_output_array_15_ce1;
output   dense_8_output_array_15_we1;
output  [31:0] dense_8_output_array_15_d1;
input  [63:0] dense_8_output_ndim;
input  [63:0] dense_8_output_numel;
output  [2:0] dense_8_output_shape_address0;
output   dense_8_output_shape_ce0;
output   dense_8_output_shape_we0;
output  [63:0] dense_8_output_shape_d0;
input  [63:0] dense_8_output_shape_q0;
output  [2:0] dense_8_output_shape_address1;
output   dense_8_output_shape_ce1;
output   dense_8_output_shape_we1;
output  [63:0] dense_8_output_shape_d1;
input  [63:0] dense_8_output_shape_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_5_input_array_0_ce0;
reg input_5_input_array_1_ce0;
reg input_5_input_array_2_ce0;
reg input_5_input_array_3_ce0;
reg input_5_input_array_4_ce0;
reg input_5_input_array_5_ce0;
reg input_5_input_array_6_ce0;
reg input_5_input_array_7_ce0;
reg input_5_input_array_8_ce0;
reg input_5_input_array_9_ce0;
reg input_5_input_array_10_ce0;
reg input_5_input_array_11_ce0;
reg input_5_input_array_12_ce0;
reg input_5_input_array_13_ce0;
reg input_5_input_array_14_ce0;
reg input_5_input_array_15_ce0;
reg[5:0] dense_8_output_array_0_address0;
reg dense_8_output_array_0_ce0;
reg dense_8_output_array_0_we0;
reg[31:0] dense_8_output_array_0_d0;
reg dense_8_output_array_0_ce1;
reg dense_8_output_array_0_we1;
reg[5:0] dense_8_output_array_1_address0;
reg dense_8_output_array_1_ce0;
reg dense_8_output_array_1_we0;
reg[31:0] dense_8_output_array_1_d0;
reg dense_8_output_array_1_ce1;
reg dense_8_output_array_1_we1;
reg[5:0] dense_8_output_array_2_address0;
reg dense_8_output_array_2_ce0;
reg dense_8_output_array_2_we0;
reg[31:0] dense_8_output_array_2_d0;
reg dense_8_output_array_2_ce1;
reg dense_8_output_array_2_we1;
reg[5:0] dense_8_output_array_3_address0;
reg dense_8_output_array_3_ce0;
reg dense_8_output_array_3_we0;
reg[31:0] dense_8_output_array_3_d0;
reg dense_8_output_array_3_ce1;
reg dense_8_output_array_3_we1;
reg[5:0] dense_8_output_array_4_address0;
reg dense_8_output_array_4_ce0;
reg dense_8_output_array_4_we0;
reg[31:0] dense_8_output_array_4_d0;
reg dense_8_output_array_4_ce1;
reg dense_8_output_array_4_we1;
reg[5:0] dense_8_output_array_5_address0;
reg dense_8_output_array_5_ce0;
reg dense_8_output_array_5_we0;
reg[31:0] dense_8_output_array_5_d0;
reg dense_8_output_array_5_ce1;
reg dense_8_output_array_5_we1;
reg[5:0] dense_8_output_array_6_address0;
reg dense_8_output_array_6_ce0;
reg dense_8_output_array_6_we0;
reg[31:0] dense_8_output_array_6_d0;
reg dense_8_output_array_6_ce1;
reg dense_8_output_array_6_we1;
reg[5:0] dense_8_output_array_7_address0;
reg dense_8_output_array_7_ce0;
reg dense_8_output_array_7_we0;
reg[31:0] dense_8_output_array_7_d0;
reg dense_8_output_array_7_ce1;
reg dense_8_output_array_7_we1;
reg[5:0] dense_8_output_array_8_address0;
reg dense_8_output_array_8_ce0;
reg dense_8_output_array_8_we0;
reg[31:0] dense_8_output_array_8_d0;
reg dense_8_output_array_8_ce1;
reg dense_8_output_array_8_we1;
reg[5:0] dense_8_output_array_9_address0;
reg dense_8_output_array_9_ce0;
reg dense_8_output_array_9_we0;
reg[31:0] dense_8_output_array_9_d0;
reg dense_8_output_array_9_ce1;
reg dense_8_output_array_9_we1;
reg[5:0] dense_8_output_array_10_address0;
reg dense_8_output_array_10_ce0;
reg dense_8_output_array_10_we0;
reg[31:0] dense_8_output_array_10_d0;
reg dense_8_output_array_10_ce1;
reg dense_8_output_array_10_we1;
reg[5:0] dense_8_output_array_11_address0;
reg dense_8_output_array_11_ce0;
reg dense_8_output_array_11_we0;
reg[31:0] dense_8_output_array_11_d0;
reg dense_8_output_array_11_ce1;
reg dense_8_output_array_11_we1;
reg[5:0] dense_8_output_array_12_address0;
reg dense_8_output_array_12_ce0;
reg dense_8_output_array_12_we0;
reg[31:0] dense_8_output_array_12_d0;
reg dense_8_output_array_12_ce1;
reg dense_8_output_array_12_we1;
reg[5:0] dense_8_output_array_13_address0;
reg dense_8_output_array_13_ce0;
reg dense_8_output_array_13_we0;
reg[31:0] dense_8_output_array_13_d0;
reg dense_8_output_array_13_ce1;
reg dense_8_output_array_13_we1;
reg[5:0] dense_8_output_array_14_address0;
reg dense_8_output_array_14_ce0;
reg dense_8_output_array_14_we0;
reg[31:0] dense_8_output_array_14_d0;
reg dense_8_output_array_14_ce1;
reg dense_8_output_array_14_we1;
reg[5:0] dense_8_output_array_15_address0;
reg dense_8_output_array_15_ce0;
reg dense_8_output_array_15_we0;
reg[31:0] dense_8_output_array_15_d0;
reg dense_8_output_array_15_ce1;
reg dense_8_output_array_15_we1;

(* fsm_encoding = "none" *) reg   [57:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] flatten_4_output_arr_15_address0;
reg    flatten_4_output_arr_15_ce0;
reg    flatten_4_output_arr_15_we0;
wire   [31:0] flatten_4_output_arr_15_q0;
reg   [5:0] flatten_4_output_arr_14_address0;
reg    flatten_4_output_arr_14_ce0;
reg    flatten_4_output_arr_14_we0;
wire   [31:0] flatten_4_output_arr_14_q0;
reg   [5:0] flatten_4_output_arr_7_address0;
reg    flatten_4_output_arr_7_ce0;
reg    flatten_4_output_arr_7_we0;
wire   [31:0] flatten_4_output_arr_7_q0;
reg   [5:0] flatten_4_output_arr_6_address0;
reg    flatten_4_output_arr_6_ce0;
reg    flatten_4_output_arr_6_we0;
wire   [31:0] flatten_4_output_arr_6_q0;
reg   [5:0] flatten_4_output_arr_5_address0;
reg    flatten_4_output_arr_5_ce0;
reg    flatten_4_output_arr_5_we0;
wire   [31:0] flatten_4_output_arr_5_q0;
reg   [5:0] flatten_4_output_arr_4_address0;
reg    flatten_4_output_arr_4_ce0;
reg    flatten_4_output_arr_4_we0;
wire   [31:0] flatten_4_output_arr_4_q0;
reg   [5:0] flatten_4_output_arr_3_address0;
reg    flatten_4_output_arr_3_ce0;
reg    flatten_4_output_arr_3_we0;
wire   [31:0] flatten_4_output_arr_3_q0;
reg   [5:0] flatten_4_output_arr_2_address0;
reg    flatten_4_output_arr_2_ce0;
reg    flatten_4_output_arr_2_we0;
wire   [31:0] flatten_4_output_arr_2_q0;
reg   [5:0] flatten_4_output_arr_1_address0;
reg    flatten_4_output_arr_1_ce0;
reg    flatten_4_output_arr_1_we0;
wire   [31:0] flatten_4_output_arr_1_q0;
reg   [5:0] flatten_4_output_arr_address0;
reg    flatten_4_output_arr_ce0;
reg    flatten_4_output_arr_we0;
wire   [31:0] flatten_4_output_arr_q0;
reg   [5:0] flatten_4_output_arr_13_address0;
reg    flatten_4_output_arr_13_ce0;
reg    flatten_4_output_arr_13_we0;
wire   [31:0] flatten_4_output_arr_13_q0;
reg   [5:0] flatten_4_output_arr_12_address0;
reg    flatten_4_output_arr_12_ce0;
reg    flatten_4_output_arr_12_we0;
wire   [31:0] flatten_4_output_arr_12_q0;
reg   [5:0] flatten_4_output_arr_11_address0;
reg    flatten_4_output_arr_11_ce0;
reg    flatten_4_output_arr_11_we0;
wire   [31:0] flatten_4_output_arr_11_q0;
reg   [5:0] flatten_4_output_arr_10_address0;
reg    flatten_4_output_arr_10_ce0;
reg    flatten_4_output_arr_10_we0;
wire   [31:0] flatten_4_output_arr_10_q0;
reg   [5:0] flatten_4_output_arr_9_address0;
reg    flatten_4_output_arr_9_ce0;
reg    flatten_4_output_arr_9_we0;
wire   [31:0] flatten_4_output_arr_9_q0;
reg   [5:0] flatten_4_output_arr_8_address0;
reg    flatten_4_output_arr_8_ce0;
reg    flatten_4_output_arr_8_we0;
wire   [31:0] flatten_4_output_arr_8_q0;
reg   [5:0] dense_6_output_array_address0;
reg    dense_6_output_array_ce0;
reg    dense_6_output_array_we0;
reg   [31:0] dense_6_output_array_d0;
wire   [31:0] dense_6_output_array_q0;
reg   [5:0] dense_6_output_array_address1;
reg    dense_6_output_array_ce1;
reg    dense_6_output_array_we1;
wire   [31:0] dense_6_output_array_q1;
reg   [5:0] dense_6_output_array_1_address0;
reg    dense_6_output_array_1_ce0;
reg    dense_6_output_array_1_we0;
reg   [31:0] dense_6_output_array_1_d0;
wire   [31:0] dense_6_output_array_1_q0;
reg   [5:0] dense_6_output_array_1_address1;
reg    dense_6_output_array_1_ce1;
reg    dense_6_output_array_1_we1;
wire   [31:0] dense_6_output_array_1_q1;
reg   [5:0] dense_6_output_array_2_address0;
reg    dense_6_output_array_2_ce0;
reg    dense_6_output_array_2_we0;
reg   [31:0] dense_6_output_array_2_d0;
wire   [31:0] dense_6_output_array_2_q0;
reg   [5:0] dense_6_output_array_2_address1;
reg    dense_6_output_array_2_ce1;
reg    dense_6_output_array_2_we1;
wire   [31:0] dense_6_output_array_2_q1;
reg   [5:0] dense_6_output_array_3_address0;
reg    dense_6_output_array_3_ce0;
reg    dense_6_output_array_3_we0;
reg   [31:0] dense_6_output_array_3_d0;
wire   [31:0] dense_6_output_array_3_q0;
reg   [5:0] dense_6_output_array_3_address1;
reg    dense_6_output_array_3_ce1;
reg    dense_6_output_array_3_we1;
wire   [31:0] dense_6_output_array_3_q1;
reg   [5:0] dense_6_output_array_4_address0;
reg    dense_6_output_array_4_ce0;
reg    dense_6_output_array_4_we0;
reg   [31:0] dense_6_output_array_4_d0;
wire   [31:0] dense_6_output_array_4_q0;
reg   [5:0] dense_6_output_array_4_address1;
reg    dense_6_output_array_4_ce1;
reg    dense_6_output_array_4_we1;
wire   [31:0] dense_6_output_array_4_q1;
reg   [5:0] dense_6_output_array_5_address0;
reg    dense_6_output_array_5_ce0;
reg    dense_6_output_array_5_we0;
reg   [31:0] dense_6_output_array_5_d0;
wire   [31:0] dense_6_output_array_5_q0;
reg   [5:0] dense_6_output_array_5_address1;
reg    dense_6_output_array_5_ce1;
reg    dense_6_output_array_5_we1;
wire   [31:0] dense_6_output_array_5_q1;
reg   [5:0] dense_6_output_array_6_address0;
reg    dense_6_output_array_6_ce0;
reg    dense_6_output_array_6_we0;
reg   [31:0] dense_6_output_array_6_d0;
wire   [31:0] dense_6_output_array_6_q0;
reg   [5:0] dense_6_output_array_6_address1;
reg    dense_6_output_array_6_ce1;
reg    dense_6_output_array_6_we1;
wire   [31:0] dense_6_output_array_6_q1;
reg   [5:0] dense_6_output_array_7_address0;
reg    dense_6_output_array_7_ce0;
reg    dense_6_output_array_7_we0;
reg   [31:0] dense_6_output_array_7_d0;
wire   [31:0] dense_6_output_array_7_q0;
reg   [5:0] dense_6_output_array_7_address1;
reg    dense_6_output_array_7_ce1;
reg    dense_6_output_array_7_we1;
wire   [31:0] dense_6_output_array_7_q1;
reg   [5:0] dense_6_output_array_8_address0;
reg    dense_6_output_array_8_ce0;
reg    dense_6_output_array_8_we0;
reg   [31:0] dense_6_output_array_8_d0;
wire   [31:0] dense_6_output_array_8_q0;
reg   [5:0] dense_6_output_array_8_address1;
reg    dense_6_output_array_8_ce1;
reg    dense_6_output_array_8_we1;
wire   [31:0] dense_6_output_array_8_q1;
reg   [5:0] dense_6_output_array_9_address0;
reg    dense_6_output_array_9_ce0;
reg    dense_6_output_array_9_we0;
reg   [31:0] dense_6_output_array_9_d0;
wire   [31:0] dense_6_output_array_9_q0;
reg   [5:0] dense_6_output_array_9_address1;
reg    dense_6_output_array_9_ce1;
reg    dense_6_output_array_9_we1;
wire   [31:0] dense_6_output_array_9_q1;
reg   [5:0] dense_6_output_array_10_address0;
reg    dense_6_output_array_10_ce0;
reg    dense_6_output_array_10_we0;
reg   [31:0] dense_6_output_array_10_d0;
wire   [31:0] dense_6_output_array_10_q0;
reg   [5:0] dense_6_output_array_10_address1;
reg    dense_6_output_array_10_ce1;
reg    dense_6_output_array_10_we1;
wire   [31:0] dense_6_output_array_10_q1;
reg   [5:0] dense_6_output_array_11_address0;
reg    dense_6_output_array_11_ce0;
reg    dense_6_output_array_11_we0;
reg   [31:0] dense_6_output_array_11_d0;
wire   [31:0] dense_6_output_array_11_q0;
reg   [5:0] dense_6_output_array_11_address1;
reg    dense_6_output_array_11_ce1;
reg    dense_6_output_array_11_we1;
wire   [31:0] dense_6_output_array_11_q1;
reg   [5:0] dense_6_output_array_12_address0;
reg    dense_6_output_array_12_ce0;
reg    dense_6_output_array_12_we0;
reg   [31:0] dense_6_output_array_12_d0;
wire   [31:0] dense_6_output_array_12_q0;
reg   [5:0] dense_6_output_array_12_address1;
reg    dense_6_output_array_12_ce1;
reg    dense_6_output_array_12_we1;
wire   [31:0] dense_6_output_array_12_q1;
reg   [5:0] dense_6_output_array_13_address0;
reg    dense_6_output_array_13_ce0;
reg    dense_6_output_array_13_we0;
reg   [31:0] dense_6_output_array_13_d0;
wire   [31:0] dense_6_output_array_13_q0;
reg   [5:0] dense_6_output_array_13_address1;
reg    dense_6_output_array_13_ce1;
reg    dense_6_output_array_13_we1;
wire   [31:0] dense_6_output_array_13_q1;
reg   [5:0] dense_6_output_array_14_address0;
reg    dense_6_output_array_14_ce0;
reg    dense_6_output_array_14_we0;
reg   [31:0] dense_6_output_array_14_d0;
wire   [31:0] dense_6_output_array_14_q0;
reg   [5:0] dense_6_output_array_14_address1;
reg    dense_6_output_array_14_ce1;
reg    dense_6_output_array_14_we1;
wire   [31:0] dense_6_output_array_14_q1;
reg   [5:0] dense_6_output_array_15_address0;
reg    dense_6_output_array_15_ce0;
reg    dense_6_output_array_15_we0;
reg   [31:0] dense_6_output_array_15_d0;
wire   [31:0] dense_6_output_array_15_q0;
reg   [5:0] dense_6_output_array_15_address1;
reg    dense_6_output_array_15_ce1;
reg    dense_6_output_array_15_we1;
wire   [31:0] dense_6_output_array_15_q1;
wire   [9:0] dense_6_bias_array_address0;
reg    dense_6_bias_array_ce0;
wire   [31:0] dense_6_bias_array_q0;
wire   [19:0] dense_6_kernel_array_address0;
reg    dense_6_kernel_array_ce0;
wire   [31:0] dense_6_kernel_array_q0;
reg   [5:0] dense_7_output_array_address0;
reg    dense_7_output_array_ce0;
reg    dense_7_output_array_we0;
reg   [31:0] dense_7_output_array_d0;
wire   [31:0] dense_7_output_array_q0;
reg   [5:0] dense_7_output_array_address1;
reg    dense_7_output_array_ce1;
reg    dense_7_output_array_we1;
wire   [31:0] dense_7_output_array_q1;
reg   [5:0] dense_7_output_array_1_address0;
reg    dense_7_output_array_1_ce0;
reg    dense_7_output_array_1_we0;
reg   [31:0] dense_7_output_array_1_d0;
wire   [31:0] dense_7_output_array_1_q0;
reg   [5:0] dense_7_output_array_1_address1;
reg    dense_7_output_array_1_ce1;
reg    dense_7_output_array_1_we1;
wire   [31:0] dense_7_output_array_1_q1;
reg   [5:0] dense_7_output_array_2_address0;
reg    dense_7_output_array_2_ce0;
reg    dense_7_output_array_2_we0;
reg   [31:0] dense_7_output_array_2_d0;
wire   [31:0] dense_7_output_array_2_q0;
reg   [5:0] dense_7_output_array_2_address1;
reg    dense_7_output_array_2_ce1;
reg    dense_7_output_array_2_we1;
wire   [31:0] dense_7_output_array_2_q1;
reg   [5:0] dense_7_output_array_3_address0;
reg    dense_7_output_array_3_ce0;
reg    dense_7_output_array_3_we0;
reg   [31:0] dense_7_output_array_3_d0;
wire   [31:0] dense_7_output_array_3_q0;
reg   [5:0] dense_7_output_array_3_address1;
reg    dense_7_output_array_3_ce1;
reg    dense_7_output_array_3_we1;
wire   [31:0] dense_7_output_array_3_q1;
reg   [5:0] dense_7_output_array_4_address0;
reg    dense_7_output_array_4_ce0;
reg    dense_7_output_array_4_we0;
reg   [31:0] dense_7_output_array_4_d0;
wire   [31:0] dense_7_output_array_4_q0;
reg   [5:0] dense_7_output_array_4_address1;
reg    dense_7_output_array_4_ce1;
reg    dense_7_output_array_4_we1;
wire   [31:0] dense_7_output_array_4_q1;
reg   [5:0] dense_7_output_array_5_address0;
reg    dense_7_output_array_5_ce0;
reg    dense_7_output_array_5_we0;
reg   [31:0] dense_7_output_array_5_d0;
wire   [31:0] dense_7_output_array_5_q0;
reg   [5:0] dense_7_output_array_5_address1;
reg    dense_7_output_array_5_ce1;
reg    dense_7_output_array_5_we1;
wire   [31:0] dense_7_output_array_5_q1;
reg   [5:0] dense_7_output_array_6_address0;
reg    dense_7_output_array_6_ce0;
reg    dense_7_output_array_6_we0;
reg   [31:0] dense_7_output_array_6_d0;
wire   [31:0] dense_7_output_array_6_q0;
reg   [5:0] dense_7_output_array_6_address1;
reg    dense_7_output_array_6_ce1;
reg    dense_7_output_array_6_we1;
wire   [31:0] dense_7_output_array_6_q1;
reg   [5:0] dense_7_output_array_7_address0;
reg    dense_7_output_array_7_ce0;
reg    dense_7_output_array_7_we0;
reg   [31:0] dense_7_output_array_7_d0;
wire   [31:0] dense_7_output_array_7_q0;
reg   [5:0] dense_7_output_array_7_address1;
reg    dense_7_output_array_7_ce1;
reg    dense_7_output_array_7_we1;
wire   [31:0] dense_7_output_array_7_q1;
reg   [5:0] dense_7_output_array_8_address0;
reg    dense_7_output_array_8_ce0;
reg    dense_7_output_array_8_we0;
reg   [31:0] dense_7_output_array_8_d0;
wire   [31:0] dense_7_output_array_8_q0;
reg   [5:0] dense_7_output_array_8_address1;
reg    dense_7_output_array_8_ce1;
reg    dense_7_output_array_8_we1;
wire   [31:0] dense_7_output_array_8_q1;
reg   [5:0] dense_7_output_array_9_address0;
reg    dense_7_output_array_9_ce0;
reg    dense_7_output_array_9_we0;
reg   [31:0] dense_7_output_array_9_d0;
wire   [31:0] dense_7_output_array_9_q0;
reg   [5:0] dense_7_output_array_9_address1;
reg    dense_7_output_array_9_ce1;
reg    dense_7_output_array_9_we1;
wire   [31:0] dense_7_output_array_9_q1;
reg   [5:0] dense_7_output_array_10_address0;
reg    dense_7_output_array_10_ce0;
reg    dense_7_output_array_10_we0;
reg   [31:0] dense_7_output_array_10_d0;
wire   [31:0] dense_7_output_array_10_q0;
reg   [5:0] dense_7_output_array_10_address1;
reg    dense_7_output_array_10_ce1;
reg    dense_7_output_array_10_we1;
wire   [31:0] dense_7_output_array_10_q1;
reg   [5:0] dense_7_output_array_11_address0;
reg    dense_7_output_array_11_ce0;
reg    dense_7_output_array_11_we0;
reg   [31:0] dense_7_output_array_11_d0;
wire   [31:0] dense_7_output_array_11_q0;
reg   [5:0] dense_7_output_array_11_address1;
reg    dense_7_output_array_11_ce1;
reg    dense_7_output_array_11_we1;
wire   [31:0] dense_7_output_array_11_q1;
reg   [5:0] dense_7_output_array_12_address0;
reg    dense_7_output_array_12_ce0;
reg    dense_7_output_array_12_we0;
reg   [31:0] dense_7_output_array_12_d0;
wire   [31:0] dense_7_output_array_12_q0;
reg   [5:0] dense_7_output_array_12_address1;
reg    dense_7_output_array_12_ce1;
reg    dense_7_output_array_12_we1;
wire   [31:0] dense_7_output_array_12_q1;
reg   [5:0] dense_7_output_array_13_address0;
reg    dense_7_output_array_13_ce0;
reg    dense_7_output_array_13_we0;
reg   [31:0] dense_7_output_array_13_d0;
wire   [31:0] dense_7_output_array_13_q0;
reg   [5:0] dense_7_output_array_13_address1;
reg    dense_7_output_array_13_ce1;
reg    dense_7_output_array_13_we1;
wire   [31:0] dense_7_output_array_13_q1;
reg   [5:0] dense_7_output_array_14_address0;
reg    dense_7_output_array_14_ce0;
reg    dense_7_output_array_14_we0;
reg   [31:0] dense_7_output_array_14_d0;
wire   [31:0] dense_7_output_array_14_q0;
reg   [5:0] dense_7_output_array_14_address1;
reg    dense_7_output_array_14_ce1;
reg    dense_7_output_array_14_we1;
wire   [31:0] dense_7_output_array_14_q1;
reg   [5:0] dense_7_output_array_15_address0;
reg    dense_7_output_array_15_ce0;
reg    dense_7_output_array_15_we0;
reg   [31:0] dense_7_output_array_15_d0;
wire   [31:0] dense_7_output_array_15_q0;
reg   [5:0] dense_7_output_array_15_address1;
reg    dense_7_output_array_15_ce1;
reg    dense_7_output_array_15_we1;
wire   [31:0] dense_7_output_array_15_q1;
wire   [19:0] dense_7_kernel_array_address0;
reg    dense_7_kernel_array_ce0;
wire   [31:0] dense_7_kernel_array_q0;
wire   [9:0] dense_7_bias_array_address0;
reg    dense_7_bias_array_ce0;
wire   [31:0] dense_7_bias_array_q0;
wire   [19:0] dense_8_kernel_array_address0;
reg    dense_8_kernel_array_ce0;
wire   [31:0] dense_8_kernel_array_q0;
wire   [9:0] dense_8_bias_array_address0;
reg    dense_8_bias_array_ce0;
wire   [31:0] dense_8_bias_array_q0;
reg   [63:0] i_reg_3718;
reg   [9:0] k_reg_3752;
reg   [31:0] sum1_reg_3763;
reg   [19:0] phi_mul_reg_3773;
reg   [9:0] i_4_reg_3785;
reg   [9:0] i_6_reg_3796;
reg   [31:0] sum8_reg_3852;
reg   [9:0] k9_reg_3862;
reg   [18:0] phi_mul1_reg_3873;
reg   [63:0] i_9_reg_3885;
reg   [8:0] i_5_reg_3896;
reg   [31:0] sum7_reg_3953;
reg   [8:0] k3_reg_3963;
reg   [63:0] i_11_reg_3974;
wire   [31:0] grp_fu_4119_p2;
reg   [31:0] reg_4407;
wire    ap_CS_fsm_pp2_stage3;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state12_pp2_stage3_iter0;
wire    ap_block_pp2_stage3_11001;
reg   [0:0] exitcond7_reg_8574;
wire    ap_block_state71_pp11_stage0_iter0;
wire    ap_block_state72_pp11_stage0_iter1;
wire    ap_block_state73_pp11_stage0_iter2;
wire    ap_block_state74_pp11_stage0_iter3;
wire    ap_block_state75_pp11_stage0_iter4;
wire    ap_block_state76_pp11_stage0_iter5;
wire    ap_block_state77_pp11_stage0_iter6;
wire    ap_block_state78_pp11_stage0_iter7;
wire    ap_block_pp11_stage0_11001;
wire    ap_CS_fsm_pp6_stage3;
reg    ap_enable_reg_pp6_iter0;
wire    ap_block_state36_pp6_stage3_iter0;
wire    ap_block_pp6_stage3_11001;
reg   [0:0] exitcond6_reg_9103;
wire    ap_CS_fsm_pp10_stage3;
reg    ap_enable_reg_pp10_iter0;
wire    ap_block_state60_pp10_stage3_iter0;
wire    ap_block_pp10_stage3_11001;
reg   [0:0] exitcond1_reg_9643;
reg    ap_enable_reg_pp11_iter3;
reg   [0:0] exitcond_reg_9767;
reg   [0:0] exitcond_reg_9767_pp11_iter2_reg;
wire   [31:0] grp_fu_3985_p2;
wire    ap_CS_fsm_pp2_stage2;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_state11_pp2_stage2_iter0;
wire    ap_block_state16_pp2_stage2_iter1;
wire    ap_block_pp2_stage2_11001;
reg   [0:0] exitcond7_reg_8574_pp2_iter1_reg;
wire    ap_CS_fsm_pp6_stage2;
reg    ap_enable_reg_pp6_iter1;
wire    ap_block_state35_pp6_stage2_iter0;
wire    ap_block_state40_pp6_stage2_iter1;
wire    ap_block_pp6_stage2_11001;
reg   [0:0] exitcond6_reg_9103_pp6_iter1_reg;
wire    ap_CS_fsm_pp10_stage2;
reg    ap_enable_reg_pp10_iter1;
wire    ap_block_state59_pp10_stage2_iter0;
wire    ap_block_state64_pp10_stage2_iter1;
wire    ap_block_pp10_stage2_11001;
reg   [0:0] exitcond1_reg_9643_pp10_iter1_reg;
wire   [0:0] tmp_fu_4420_p2;
reg   [0:0] tmp_reg_8289;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] newIndex_cast_fu_4435_p1;
reg   [63:0] newIndex_cast_reg_8293;
wire   [0:0] tmp_s_fu_4461_p2;
reg   [0:0] tmp_s_reg_8318;
wire   [0:0] tmp_4_fu_4472_p2;
reg   [0:0] tmp_4_reg_8327;
wire   [0:0] tmp_6_fu_4483_p2;
reg   [0:0] tmp_6_reg_8336;
wire   [0:0] tmp_8_fu_4494_p2;
reg   [0:0] tmp_8_reg_8345;
wire   [0:0] tmp_2_fu_4505_p2;
reg   [0:0] tmp_2_reg_8354;
wire   [0:0] tmp_3_fu_4516_p2;
reg   [0:0] tmp_3_reg_8363;
wire   [0:0] tmp_5_fu_4527_p2;
reg   [0:0] tmp_5_reg_8372;
wire   [0:0] tmp_7_fu_4538_p2;
reg   [0:0] tmp_7_reg_8381;
wire   [0:0] tmp_9_fu_4549_p2;
reg   [0:0] tmp_9_reg_8390;
wire   [0:0] tmp_10_fu_4560_p2;
reg   [0:0] tmp_10_reg_8399;
wire   [0:0] tmp_11_fu_4571_p2;
reg   [0:0] tmp_11_reg_8408;
wire   [0:0] tmp_12_fu_4582_p2;
reg   [0:0] tmp_12_reg_8417;
wire   [0:0] tmp_14_fu_4593_p2;
reg   [0:0] tmp_14_reg_8426;
wire   [0:0] tmp_16_fu_4604_p2;
reg   [0:0] tmp_16_reg_8435;
wire   [0:0] tmp_19_fu_4615_p2;
reg   [0:0] tmp_19_reg_8444;
wire   [63:0] i_14_15_fu_4620_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [9:0] i_16_s_fu_4662_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] exitcond3_fu_4626_p2;
wire   [0:0] exitcond8_fu_4668_p2;
wire    ap_CS_fsm_state7;
wire   [9:0] j_1_fu_4674_p2;
reg   [9:0] j_1_reg_8470;
reg   [5:0] dense_6_output_array_32_reg_8475;
reg   [5:0] dense_6_output_array_33_reg_8480;
reg   [5:0] dense_6_output_array_34_reg_8485;
reg   [5:0] dense_6_output_array_35_reg_8490;
reg   [5:0] dense_6_output_array_36_reg_8495;
reg   [5:0] dense_6_output_array_37_reg_8500;
reg   [5:0] dense_6_output_array_38_reg_8505;
reg   [5:0] dense_6_output_array_39_reg_8510;
reg   [5:0] dense_6_output_array_40_reg_8515;
reg   [5:0] dense_6_output_array_41_reg_8520;
reg   [5:0] dense_6_output_array_42_reg_8525;
reg   [5:0] dense_6_output_array_43_reg_8530;
reg   [5:0] dense_6_output_array_44_reg_8535;
reg   [5:0] dense_6_output_array_45_reg_8540;
reg   [5:0] dense_6_output_array_46_reg_8545;
reg   [5:0] dense_6_output_array_47_reg_8550;
wire   [19:0] j_cast_fu_4710_p1;
reg   [19:0] j_cast_reg_8555;
wire    ap_CS_fsm_state8;
wire   [63:0] j_cast1_fu_4714_p1;
reg   [63:0] j_cast1_reg_8560;
wire   [3:0] tmp_21_fu_4718_p1;
reg   [3:0] tmp_21_reg_8565;
wire   [31:0] tmp_22_fu_4726_p18;
wire   [0:0] exitcond7_fu_4764_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state9_pp2_stage0_iter0;
wire    ap_block_state14_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [9:0] k_1_fu_4770_p2;
reg   [9:0] k_1_reg_8578;
wire   [3:0] tmp_34_fu_4776_p1;
reg   [3:0] tmp_34_reg_8583;
wire   [31:0] tmp_33_fu_4823_p18;
reg   [31:0] tmp_33_reg_8673;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state10_pp2_stage1_iter0;
wire    ap_block_state15_pp2_stage1_iter1;
wire    ap_block_pp2_stage1_11001;
reg   [31:0] dense_6_kernel_array_2_reg_8678;
wire   [19:0] next_mul_fu_4861_p2;
reg   [19:0] next_mul_reg_8683;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_state13_pp2_stage4_iter0;
wire    ap_block_pp2_stage4_11001;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire   [0:0] exitcond2_fu_4867_p2;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state23_pp3_stage0_iter0;
wire    ap_block_state24_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
reg   [5:0] dense_6_output_array_67_reg_8702;
reg   [5:0] dense_6_output_array_64_reg_8708;
reg   [5:0] dense_6_output_array_70_reg_8714;
reg   [5:0] dense_6_output_array_73_reg_8720;
reg   [5:0] dense_6_output_array_76_reg_8726;
reg   [5:0] dense_6_output_array_79_reg_8732;
reg   [5:0] dense_6_output_array_82_reg_8738;
reg   [5:0] dense_6_output_array_85_reg_8744;
reg   [5:0] dense_6_output_array_88_reg_8750;
reg   [5:0] dense_6_output_array_91_reg_8756;
reg   [5:0] dense_6_output_array_94_reg_8762;
reg   [5:0] dense_6_output_array_97_reg_8768;
reg   [5:0] dense_6_output_array_100_reg_8774;
reg   [5:0] dense_6_output_array_103_reg_8780;
reg   [5:0] dense_6_output_array_106_reg_8786;
reg   [5:0] dense_6_output_array_109_reg_8792;
wire   [9:0] i_19_s_fu_4903_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] tmp_37_fu_5581_p2;
reg   [0:0] tmp_37_reg_8851;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state26_pp4_stage0_iter0;
wire    ap_block_state27_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [63:0] newIndex5_cast_fu_5597_p1;
reg   [63:0] newIndex5_cast_reg_8855;
wire   [9:0] i_20_s_fu_5617_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [63:0] i_21_1_fu_5671_p2;
wire    ap_CS_fsm_state29;
wire   [0:0] exitcond9_fu_5623_p2;
wire   [0:0] exitcond9_8_fu_5665_p2;
wire   [0:0] exitcond_flatten_fu_5677_p2;
wire    ap_CS_fsm_state31;
wire   [8:0] indvar_flatten_next_fu_5683_p2;
reg   [8:0] indvar_flatten_next_reg_8975;
wire   [0:0] exitcond10_fu_5689_p2;
reg   [0:0] exitcond10_reg_8980;
wire   [8:0] j7_mid2_fu_5695_p3;
reg   [8:0] j7_mid2_reg_8986;
wire   [3:0] arrayNo_trunc3_fu_5765_p2;
reg   [3:0] arrayNo_trunc3_reg_8993;
reg   [5:0] dense_7_output_array_32_reg_8998;
reg   [5:0] dense_7_output_array_33_reg_9003;
reg   [5:0] dense_7_output_array_34_reg_9008;
reg   [5:0] dense_7_output_array_35_reg_9013;
reg   [5:0] dense_7_output_array_36_reg_9018;
reg   [5:0] dense_7_output_array_37_reg_9023;
reg   [5:0] dense_7_output_array_38_reg_9028;
reg   [5:0] dense_7_output_array_39_reg_9033;
reg   [5:0] dense_7_output_array_40_reg_9038;
reg   [5:0] dense_7_output_array_41_reg_9043;
reg   [5:0] dense_7_output_array_42_reg_9048;
reg   [5:0] dense_7_output_array_43_reg_9053;
reg   [5:0] dense_7_output_array_44_reg_9058;
reg   [5:0] dense_7_output_array_45_reg_9063;
reg   [5:0] dense_7_output_array_46_reg_9068;
reg   [5:0] dense_7_output_array_47_reg_9073;
wire  signed [9:0] inneridx_cast_mid2_c_fu_5824_p1;
reg  signed [9:0] inneridx_cast_mid2_c_reg_9078;
wire    ap_CS_fsm_state32;
wire   [0:0] i_8_mid2_fu_5834_p3;
reg   [0:0] i_8_mid2_reg_9083;
wire   [18:0] j7_cast_fu_5841_p1;
reg   [18:0] j7_cast_reg_9088;
wire   [63:0] j7_cast1_fu_5844_p1;
reg   [63:0] j7_cast1_reg_9093;
wire   [31:0] sum_fu_5850_p18;
wire   [0:0] exitcond6_fu_5888_p2;
wire    ap_CS_fsm_pp6_stage0;
wire    ap_block_state33_pp6_stage0_iter0;
wire    ap_block_state38_pp6_stage0_iter1;
wire    ap_block_pp6_stage0_11001;
wire   [9:0] k_2_fu_5894_p2;
reg   [9:0] k_2_reg_9107;
wire   [3:0] tmp_95_fu_5900_p1;
reg   [3:0] tmp_95_reg_9112;
wire   [31:0] tmp_101_fu_5952_p18;
reg   [31:0] tmp_101_reg_9202;
wire    ap_CS_fsm_pp6_stage1;
wire    ap_block_state34_pp6_stage1_iter0;
wire    ap_block_state39_pp6_stage1_iter1;
wire    ap_block_pp6_stage1_11001;
reg   [31:0] dense_7_kernel_array_2_reg_9207;
wire   [18:0] next_mul1_fu_5990_p2;
reg   [18:0] next_mul1_reg_9212;
wire    ap_CS_fsm_pp6_stage4;
wire    ap_block_state37_pp6_stage4_iter0;
wire    ap_block_pp6_stage4_11001;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire   [8:0] j_2_fu_5996_p2;
wire    ap_CS_fsm_state46;
wire   [0:0] exitcond5_fu_6001_p2;
reg   [0:0] exitcond5_reg_9232;
wire    ap_CS_fsm_pp7_stage0;
wire    ap_block_state47_pp7_stage0_iter0;
wire    ap_block_state48_pp7_stage0_iter1;
wire    ap_block_pp7_stage0_11001;
reg   [5:0] dense_7_output_array_66_reg_9236;
reg   [5:0] dense_7_output_array_64_reg_9242;
reg   [5:0] dense_7_output_array_68_reg_9248;
reg   [5:0] dense_7_output_array_70_reg_9254;
reg   [5:0] dense_7_output_array_72_reg_9260;
reg   [5:0] dense_7_output_array_74_reg_9266;
reg   [5:0] dense_7_output_array_76_reg_9272;
reg   [5:0] dense_7_output_array_78_reg_9278;
wire   [0:0] exitcond5_8_fu_6043_p2;
reg   [0:0] exitcond5_8_reg_9284;
reg   [5:0] dense_7_output_array_82_reg_9288;
reg   [5:0] dense_7_output_array_80_reg_9294;
reg   [5:0] dense_7_output_array_84_reg_9300;
reg   [5:0] dense_7_output_array_86_reg_9306;
reg   [5:0] dense_7_output_array_88_reg_9312;
reg   [5:0] dense_7_output_array_90_reg_9318;
reg   [5:0] dense_7_output_array_92_reg_9324;
reg   [5:0] dense_7_output_array_94_reg_9330;
wire   [63:0] i_23_1_fu_6049_p2;
reg    ap_enable_reg_pp7_iter0;
wire   [0:0] tmp_93_fu_6727_p2;
reg   [0:0] tmp_93_reg_9389;
wire    ap_CS_fsm_pp8_stage0;
wire    ap_block_state50_pp8_stage0_iter0;
wire    ap_block_state51_pp8_stage0_iter1;
wire    ap_block_pp8_stage0_11001;
wire   [63:0] newIndex11_cast_fu_6743_p1;
reg   [63:0] newIndex11_cast_reg_9393;
wire   [0:0] tmp_19_8_fu_6769_p2;
reg   [0:0] tmp_19_8_reg_9453;
wire   [8:0] i_25_1_fu_6775_p2;
reg    ap_enable_reg_pp8_iter0;
wire   [63:0] i_26_3_fu_6853_p2;
wire    ap_CS_fsm_state53;
wire   [0:0] exitcond4_fu_6781_p2;
wire   [0:0] exitcond4_2_fu_6823_p2;
wire   [0:0] exitcond4_8_fu_6835_p2;
wire   [0:0] exitcond4_s_fu_6847_p2;
wire    ap_CS_fsm_state54;
wire   [0:0] exitcond_flatten9_fu_6859_p2;
wire    ap_CS_fsm_state55;
wire   [3:0] indvar_flatten_next8_fu_6865_p2;
reg   [3:0] indvar_flatten_next8_reg_9603;
wire   [3:0] j3_mid2_fu_6877_p3;
reg   [3:0] j3_mid2_reg_9608;
wire    ap_CS_fsm_state56;
wire  signed [8:0] inneridx_1_cast_mid2_1_fu_6909_p1;
reg  signed [8:0] inneridx_1_cast_mid2_1_reg_9613;
wire   [3:0] tmp_311_mid2_fu_6929_p3;
reg   [3:0] tmp_311_mid2_reg_9618;
wire   [0:0] i_mid2_fu_6943_p3;
reg   [0:0] i_mid2_reg_9623;
wire   [9:0] j3_cast_fu_6951_p1;
reg   [9:0] j3_cast_reg_9628;
wire   [63:0] j3_cast1_fu_6955_p1;
reg   [63:0] j3_cast1_reg_9633;
wire   [31:0] sum_5_fu_6959_p18;
wire   [0:0] exitcond1_fu_6997_p2;
wire    ap_CS_fsm_pp10_stage0;
wire    ap_block_state57_pp10_stage0_iter0;
wire    ap_block_state62_pp10_stage0_iter1;
wire    ap_block_pp10_stage0_11001;
wire   [8:0] k_3_fu_7003_p2;
reg   [8:0] k_3_reg_9647;
wire   [3:0] arrayNo_trunc5_fu_7018_p2;
reg   [3:0] arrayNo_trunc5_reg_9652;
wire   [31:0] tmp_224_fu_7092_p18;
reg   [31:0] tmp_224_reg_9742;
wire    ap_CS_fsm_pp10_stage1;
wire    ap_block_state58_pp10_stage1_iter0;
wire    ap_block_state63_pp10_stage1_iter1;
wire    ap_block_pp10_stage1_11001;
reg   [31:0] dense_8_kernel_array_2_reg_9747;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire   [3:0] j_3_fu_7130_p2;
wire    ap_CS_fsm_state70;
wire   [0:0] exitcond_fu_7135_p2;
wire    ap_CS_fsm_pp11_stage0;
reg   [0:0] exitcond_reg_9767_pp11_iter1_reg;
reg   [0:0] exitcond_reg_9767_pp11_iter3_reg;
reg   [0:0] exitcond_reg_9767_pp11_iter4_reg;
reg   [0:0] exitcond_reg_9767_pp11_iter5_reg;
reg   [0:0] exitcond_reg_9767_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_48_reg_9771;
reg   [5:0] dense_8_output_array_48_reg_9771_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_48_reg_9771_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_48_reg_9771_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_48_reg_9771_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_48_reg_9771_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_48_reg_9771_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_50_reg_9777;
reg   [5:0] dense_8_output_array_50_reg_9777_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_50_reg_9777_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_50_reg_9777_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_50_reg_9777_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_50_reg_9777_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_50_reg_9777_pp11_iter6_reg;
wire   [0:0] exitcond_2_fu_7177_p2;
reg   [0:0] exitcond_2_reg_9783;
reg   [0:0] exitcond_2_reg_9783_pp11_iter1_reg;
reg   [0:0] exitcond_2_reg_9783_pp11_iter2_reg;
reg   [0:0] exitcond_2_reg_9783_pp11_iter3_reg;
reg   [0:0] exitcond_2_reg_9783_pp11_iter4_reg;
reg   [0:0] exitcond_2_reg_9783_pp11_iter5_reg;
reg   [0:0] exitcond_2_reg_9783_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_52_reg_9787;
reg   [5:0] dense_8_output_array_52_reg_9787_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_52_reg_9787_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_52_reg_9787_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_52_reg_9787_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_52_reg_9787_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_52_reg_9787_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_54_reg_9793;
reg   [5:0] dense_8_output_array_54_reg_9793_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_54_reg_9793_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_54_reg_9793_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_54_reg_9793_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_54_reg_9793_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_54_reg_9793_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_56_reg_9799;
reg   [5:0] dense_8_output_array_56_reg_9799_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_56_reg_9799_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_56_reg_9799_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_56_reg_9799_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_56_reg_9799_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_56_reg_9799_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_58_reg_9805;
reg   [5:0] dense_8_output_array_58_reg_9805_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_58_reg_9805_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_58_reg_9805_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_58_reg_9805_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_58_reg_9805_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_58_reg_9805_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_60_reg_9811;
reg   [5:0] dense_8_output_array_60_reg_9811_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_60_reg_9811_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_60_reg_9811_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_60_reg_9811_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_60_reg_9811_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_60_reg_9811_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_62_reg_9817;
reg   [5:0] dense_8_output_array_62_reg_9817_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_62_reg_9817_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_62_reg_9817_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_62_reg_9817_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_62_reg_9817_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_62_reg_9817_pp11_iter6_reg;
wire   [0:0] exitcond_8_fu_7189_p2;
reg   [0:0] exitcond_8_reg_9823;
reg   [0:0] exitcond_8_reg_9823_pp11_iter1_reg;
reg   [0:0] exitcond_8_reg_9823_pp11_iter2_reg;
reg   [0:0] exitcond_8_reg_9823_pp11_iter3_reg;
reg   [0:0] exitcond_8_reg_9823_pp11_iter4_reg;
reg   [0:0] exitcond_8_reg_9823_pp11_iter5_reg;
reg   [0:0] exitcond_8_reg_9823_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_64_reg_9827;
reg   [5:0] dense_8_output_array_64_reg_9827_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_64_reg_9827_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_64_reg_9827_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_64_reg_9827_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_64_reg_9827_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_64_reg_9827_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_66_reg_9833;
reg   [5:0] dense_8_output_array_66_reg_9833_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_66_reg_9833_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_66_reg_9833_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_66_reg_9833_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_66_reg_9833_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_66_reg_9833_pp11_iter6_reg;
wire   [0:0] exitcond_s_fu_7201_p2;
reg   [0:0] exitcond_s_reg_9839;
reg   [0:0] exitcond_s_reg_9839_pp11_iter1_reg;
reg   [0:0] exitcond_s_reg_9839_pp11_iter2_reg;
reg   [0:0] exitcond_s_reg_9839_pp11_iter3_reg;
reg   [0:0] exitcond_s_reg_9839_pp11_iter4_reg;
reg   [0:0] exitcond_s_reg_9839_pp11_iter5_reg;
reg   [0:0] exitcond_s_reg_9839_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_68_reg_9843;
reg   [5:0] dense_8_output_array_68_reg_9843_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_68_reg_9843_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_68_reg_9843_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_68_reg_9843_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_68_reg_9843_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_68_reg_9843_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_70_reg_9849;
reg   [5:0] dense_8_output_array_70_reg_9849_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_70_reg_9849_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_70_reg_9849_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_70_reg_9849_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_70_reg_9849_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_70_reg_9849_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_72_reg_9855;
reg   [5:0] dense_8_output_array_72_reg_9855_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_72_reg_9855_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_72_reg_9855_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_72_reg_9855_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_72_reg_9855_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_72_reg_9855_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_74_reg_9861;
reg   [5:0] dense_8_output_array_74_reg_9861_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_74_reg_9861_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_74_reg_9861_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_74_reg_9861_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_74_reg_9861_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_74_reg_9861_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_76_reg_9867;
reg   [5:0] dense_8_output_array_76_reg_9867_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_76_reg_9867_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_76_reg_9867_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_76_reg_9867_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_76_reg_9867_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_76_reg_9867_pp11_iter6_reg;
reg   [5:0] dense_8_output_array_78_reg_9873;
reg   [5:0] dense_8_output_array_78_reg_9873_pp11_iter1_reg;
reg   [5:0] dense_8_output_array_78_reg_9873_pp11_iter2_reg;
reg   [5:0] dense_8_output_array_78_reg_9873_pp11_iter3_reg;
reg   [5:0] dense_8_output_array_78_reg_9873_pp11_iter4_reg;
reg   [5:0] dense_8_output_array_78_reg_9873_pp11_iter5_reg;
reg   [5:0] dense_8_output_array_78_reg_9873_pp11_iter6_reg;
wire   [63:0] i_28_3_fu_7207_p2;
reg    ap_enable_reg_pp11_iter0;
reg   [31:0] dense_8_output_array_49_reg_9884;
reg    ap_enable_reg_pp11_iter1;
reg   [31:0] dense_8_output_array_51_reg_9892;
reg   [31:0] dense_8_output_array_53_reg_9900;
reg   [31:0] dense_8_output_array_55_reg_9908;
reg   [31:0] dense_8_output_array_57_reg_9916;
reg   [31:0] dense_8_output_array_59_reg_9924;
reg   [31:0] dense_8_output_array_61_reg_9932;
reg   [31:0] dense_8_output_array_63_reg_9940;
reg   [31:0] dense_8_output_array_65_reg_9948;
reg   [31:0] dense_8_output_array_67_reg_9956;
reg   [31:0] dense_8_output_array_69_reg_9964;
reg   [31:0] dense_8_output_array_71_reg_9972;
reg   [31:0] dense_8_output_array_73_reg_9980;
reg   [31:0] dense_8_output_array_75_reg_9988;
reg   [31:0] dense_8_output_array_77_reg_9996;
reg   [31:0] dense_8_output_array_79_reg_10004;
wire   [0:0] tmp_211_fu_7242_p2;
reg   [0:0] tmp_211_reg_10012;
reg   [0:0] tmp_211_reg_10012_pp11_iter3_reg;
reg   [0:0] tmp_211_reg_10012_pp11_iter4_reg;
reg   [0:0] tmp_211_reg_10012_pp11_iter5_reg;
reg   [0:0] tmp_211_reg_10012_pp11_iter6_reg;
wire   [0:0] grp_fu_4199_p2;
reg   [0:0] tmp_212_reg_10018;
reg    ap_enable_reg_pp11_iter2;
reg   [0:0] tmp_212_reg_10018_pp11_iter3_reg;
reg   [0:0] tmp_212_reg_10018_pp11_iter4_reg;
reg   [0:0] tmp_212_reg_10018_pp11_iter5_reg;
reg   [0:0] tmp_212_reg_10018_pp11_iter6_reg;
wire   [0:0] grp_fu_4205_p2;
reg   [0:0] tmp_214_reg_10023;
reg   [0:0] tmp_214_reg_10023_pp11_iter3_reg;
reg   [0:0] tmp_214_reg_10023_pp11_iter4_reg;
reg   [0:0] tmp_214_reg_10023_pp11_iter5_reg;
reg   [0:0] tmp_214_reg_10023_pp11_iter6_reg;
wire   [0:0] tmp_218_fu_7277_p2;
reg   [0:0] tmp_218_reg_10028;
reg   [0:0] tmp_218_reg_10028_pp11_iter3_reg;
reg   [0:0] tmp_218_reg_10028_pp11_iter4_reg;
reg   [0:0] tmp_218_reg_10028_pp11_iter5_reg;
reg   [0:0] tmp_218_reg_10028_pp11_iter6_reg;
wire   [0:0] grp_fu_4211_p2;
reg   [0:0] tmp_219_reg_10034;
reg   [0:0] tmp_219_reg_10034_pp11_iter3_reg;
reg   [0:0] tmp_219_reg_10034_pp11_iter4_reg;
reg   [0:0] tmp_219_reg_10034_pp11_iter5_reg;
reg   [0:0] tmp_219_reg_10034_pp11_iter6_reg;
wire   [0:0] grp_fu_4217_p2;
reg   [0:0] tmp_221_reg_10039;
reg   [0:0] tmp_221_reg_10039_pp11_iter3_reg;
reg   [0:0] tmp_221_reg_10039_pp11_iter4_reg;
reg   [0:0] tmp_221_reg_10039_pp11_iter5_reg;
reg   [0:0] tmp_221_reg_10039_pp11_iter6_reg;
wire   [0:0] tmp_227_fu_7312_p2;
reg   [0:0] tmp_227_reg_10044;
reg   [0:0] tmp_227_reg_10044_pp11_iter3_reg;
reg   [0:0] tmp_227_reg_10044_pp11_iter4_reg;
reg   [0:0] tmp_227_reg_10044_pp11_iter5_reg;
reg   [0:0] tmp_227_reg_10044_pp11_iter6_reg;
wire   [0:0] grp_fu_4223_p2;
reg   [0:0] tmp_228_reg_10050;
reg   [0:0] tmp_228_reg_10050_pp11_iter3_reg;
reg   [0:0] tmp_228_reg_10050_pp11_iter4_reg;
reg   [0:0] tmp_228_reg_10050_pp11_iter5_reg;
reg   [0:0] tmp_228_reg_10050_pp11_iter6_reg;
wire   [0:0] grp_fu_4229_p2;
reg   [0:0] tmp_230_reg_10055;
reg   [0:0] tmp_230_reg_10055_pp11_iter3_reg;
reg   [0:0] tmp_230_reg_10055_pp11_iter4_reg;
reg   [0:0] tmp_230_reg_10055_pp11_iter5_reg;
reg   [0:0] tmp_230_reg_10055_pp11_iter6_reg;
wire   [0:0] tmp_234_fu_7347_p2;
reg   [0:0] tmp_234_reg_10060;
reg   [0:0] tmp_234_reg_10060_pp11_iter3_reg;
reg   [0:0] tmp_234_reg_10060_pp11_iter4_reg;
reg   [0:0] tmp_234_reg_10060_pp11_iter5_reg;
reg   [0:0] tmp_234_reg_10060_pp11_iter6_reg;
wire   [0:0] grp_fu_4235_p2;
reg   [0:0] tmp_235_reg_10066;
reg   [0:0] tmp_235_reg_10066_pp11_iter3_reg;
reg   [0:0] tmp_235_reg_10066_pp11_iter4_reg;
reg   [0:0] tmp_235_reg_10066_pp11_iter5_reg;
reg   [0:0] tmp_235_reg_10066_pp11_iter6_reg;
wire   [0:0] grp_fu_4241_p2;
reg   [0:0] tmp_237_reg_10071;
reg   [0:0] tmp_237_reg_10071_pp11_iter3_reg;
reg   [0:0] tmp_237_reg_10071_pp11_iter4_reg;
reg   [0:0] tmp_237_reg_10071_pp11_iter5_reg;
reg   [0:0] tmp_237_reg_10071_pp11_iter6_reg;
wire   [0:0] tmp_241_fu_7382_p2;
reg   [0:0] tmp_241_reg_10076;
reg   [0:0] tmp_241_reg_10076_pp11_iter3_reg;
reg   [0:0] tmp_241_reg_10076_pp11_iter4_reg;
reg   [0:0] tmp_241_reg_10076_pp11_iter5_reg;
reg   [0:0] tmp_241_reg_10076_pp11_iter6_reg;
wire   [0:0] grp_fu_4247_p2;
reg   [0:0] tmp_242_reg_10082;
reg   [0:0] tmp_242_reg_10082_pp11_iter3_reg;
reg   [0:0] tmp_242_reg_10082_pp11_iter4_reg;
reg   [0:0] tmp_242_reg_10082_pp11_iter5_reg;
reg   [0:0] tmp_242_reg_10082_pp11_iter6_reg;
wire   [0:0] grp_fu_4253_p2;
reg   [0:0] tmp_244_reg_10087;
reg   [0:0] tmp_244_reg_10087_pp11_iter3_reg;
reg   [0:0] tmp_244_reg_10087_pp11_iter4_reg;
reg   [0:0] tmp_244_reg_10087_pp11_iter5_reg;
reg   [0:0] tmp_244_reg_10087_pp11_iter6_reg;
wire   [0:0] tmp_248_fu_7417_p2;
reg   [0:0] tmp_248_reg_10092;
reg   [0:0] tmp_248_reg_10092_pp11_iter3_reg;
reg   [0:0] tmp_248_reg_10092_pp11_iter4_reg;
reg   [0:0] tmp_248_reg_10092_pp11_iter5_reg;
reg   [0:0] tmp_248_reg_10092_pp11_iter6_reg;
wire   [0:0] grp_fu_4259_p2;
reg   [0:0] tmp_249_reg_10098;
reg   [0:0] tmp_249_reg_10098_pp11_iter3_reg;
reg   [0:0] tmp_249_reg_10098_pp11_iter4_reg;
reg   [0:0] tmp_249_reg_10098_pp11_iter5_reg;
reg   [0:0] tmp_249_reg_10098_pp11_iter6_reg;
wire   [0:0] grp_fu_4265_p2;
reg   [0:0] tmp_251_reg_10103;
reg   [0:0] tmp_251_reg_10103_pp11_iter3_reg;
reg   [0:0] tmp_251_reg_10103_pp11_iter4_reg;
reg   [0:0] tmp_251_reg_10103_pp11_iter5_reg;
reg   [0:0] tmp_251_reg_10103_pp11_iter6_reg;
wire   [0:0] tmp_255_fu_7452_p2;
reg   [0:0] tmp_255_reg_10108;
reg   [0:0] tmp_255_reg_10108_pp11_iter3_reg;
reg   [0:0] tmp_255_reg_10108_pp11_iter4_reg;
reg   [0:0] tmp_255_reg_10108_pp11_iter5_reg;
reg   [0:0] tmp_255_reg_10108_pp11_iter6_reg;
wire   [0:0] grp_fu_4271_p2;
reg   [0:0] tmp_256_reg_10114;
reg   [0:0] tmp_256_reg_10114_pp11_iter3_reg;
reg   [0:0] tmp_256_reg_10114_pp11_iter4_reg;
reg   [0:0] tmp_256_reg_10114_pp11_iter5_reg;
reg   [0:0] tmp_256_reg_10114_pp11_iter6_reg;
wire   [0:0] grp_fu_4277_p2;
reg   [0:0] tmp_258_reg_10119;
reg   [0:0] tmp_258_reg_10119_pp11_iter3_reg;
reg   [0:0] tmp_258_reg_10119_pp11_iter4_reg;
reg   [0:0] tmp_258_reg_10119_pp11_iter5_reg;
reg   [0:0] tmp_258_reg_10119_pp11_iter6_reg;
wire   [0:0] tmp_262_fu_7487_p2;
reg   [0:0] tmp_262_reg_10124;
reg   [0:0] tmp_262_reg_10124_pp11_iter3_reg;
reg   [0:0] tmp_262_reg_10124_pp11_iter4_reg;
reg   [0:0] tmp_262_reg_10124_pp11_iter5_reg;
reg   [0:0] tmp_262_reg_10124_pp11_iter6_reg;
wire   [0:0] grp_fu_4283_p2;
reg   [0:0] tmp_263_reg_10130;
reg   [0:0] tmp_263_reg_10130_pp11_iter3_reg;
reg   [0:0] tmp_263_reg_10130_pp11_iter4_reg;
reg   [0:0] tmp_263_reg_10130_pp11_iter5_reg;
reg   [0:0] tmp_263_reg_10130_pp11_iter6_reg;
wire   [0:0] grp_fu_4289_p2;
reg   [0:0] tmp_265_reg_10135;
reg   [0:0] tmp_265_reg_10135_pp11_iter3_reg;
reg   [0:0] tmp_265_reg_10135_pp11_iter4_reg;
reg   [0:0] tmp_265_reg_10135_pp11_iter5_reg;
reg   [0:0] tmp_265_reg_10135_pp11_iter6_reg;
wire   [0:0] tmp_269_fu_7522_p2;
reg   [0:0] tmp_269_reg_10140;
reg   [0:0] tmp_269_reg_10140_pp11_iter3_reg;
reg   [0:0] tmp_269_reg_10140_pp11_iter4_reg;
reg   [0:0] tmp_269_reg_10140_pp11_iter5_reg;
reg   [0:0] tmp_269_reg_10140_pp11_iter6_reg;
wire   [0:0] tmp_270_fu_4327_p2;
reg   [0:0] tmp_270_reg_10146;
reg   [0:0] tmp_270_reg_10146_pp11_iter3_reg;
reg   [0:0] tmp_270_reg_10146_pp11_iter4_reg;
reg   [0:0] tmp_270_reg_10146_pp11_iter5_reg;
reg   [0:0] tmp_270_reg_10146_pp11_iter6_reg;
wire   [0:0] tmp_272_fu_4332_p2;
reg   [0:0] tmp_272_reg_10151;
reg   [0:0] tmp_272_reg_10151_pp11_iter3_reg;
reg   [0:0] tmp_272_reg_10151_pp11_iter4_reg;
reg   [0:0] tmp_272_reg_10151_pp11_iter5_reg;
reg   [0:0] tmp_272_reg_10151_pp11_iter6_reg;
wire   [0:0] tmp_276_fu_7557_p2;
reg   [0:0] tmp_276_reg_10156;
reg   [0:0] tmp_276_reg_10156_pp11_iter3_reg;
reg   [0:0] tmp_276_reg_10156_pp11_iter4_reg;
reg   [0:0] tmp_276_reg_10156_pp11_iter5_reg;
reg   [0:0] tmp_276_reg_10156_pp11_iter6_reg;
wire   [0:0] tmp_277_fu_4337_p2;
reg   [0:0] tmp_277_reg_10162;
reg   [0:0] tmp_277_reg_10162_pp11_iter3_reg;
reg   [0:0] tmp_277_reg_10162_pp11_iter4_reg;
reg   [0:0] tmp_277_reg_10162_pp11_iter5_reg;
reg   [0:0] tmp_277_reg_10162_pp11_iter6_reg;
wire   [0:0] tmp_279_fu_4342_p2;
reg   [0:0] tmp_279_reg_10167;
reg   [0:0] tmp_279_reg_10167_pp11_iter3_reg;
reg   [0:0] tmp_279_reg_10167_pp11_iter4_reg;
reg   [0:0] tmp_279_reg_10167_pp11_iter5_reg;
reg   [0:0] tmp_279_reg_10167_pp11_iter6_reg;
wire   [0:0] tmp_283_fu_7592_p2;
reg   [0:0] tmp_283_reg_10172;
reg   [0:0] tmp_283_reg_10172_pp11_iter3_reg;
reg   [0:0] tmp_283_reg_10172_pp11_iter4_reg;
reg   [0:0] tmp_283_reg_10172_pp11_iter5_reg;
reg   [0:0] tmp_283_reg_10172_pp11_iter6_reg;
wire   [0:0] tmp_284_fu_4347_p2;
reg   [0:0] tmp_284_reg_10178;
reg   [0:0] tmp_284_reg_10178_pp11_iter3_reg;
reg   [0:0] tmp_284_reg_10178_pp11_iter4_reg;
reg   [0:0] tmp_284_reg_10178_pp11_iter5_reg;
reg   [0:0] tmp_284_reg_10178_pp11_iter6_reg;
wire   [0:0] tmp_286_fu_4352_p2;
reg   [0:0] tmp_286_reg_10183;
reg   [0:0] tmp_286_reg_10183_pp11_iter3_reg;
reg   [0:0] tmp_286_reg_10183_pp11_iter4_reg;
reg   [0:0] tmp_286_reg_10183_pp11_iter5_reg;
reg   [0:0] tmp_286_reg_10183_pp11_iter6_reg;
wire   [0:0] tmp_290_fu_7627_p2;
reg   [0:0] tmp_290_reg_10188;
reg   [0:0] tmp_290_reg_10188_pp11_iter3_reg;
reg   [0:0] tmp_290_reg_10188_pp11_iter4_reg;
reg   [0:0] tmp_290_reg_10188_pp11_iter5_reg;
reg   [0:0] tmp_290_reg_10188_pp11_iter6_reg;
wire   [0:0] tmp_291_fu_4357_p2;
reg   [0:0] tmp_291_reg_10194;
reg   [0:0] tmp_291_reg_10194_pp11_iter3_reg;
reg   [0:0] tmp_291_reg_10194_pp11_iter4_reg;
reg   [0:0] tmp_291_reg_10194_pp11_iter5_reg;
reg   [0:0] tmp_291_reg_10194_pp11_iter6_reg;
wire   [0:0] tmp_293_fu_4362_p2;
reg   [0:0] tmp_293_reg_10199;
reg   [0:0] tmp_293_reg_10199_pp11_iter3_reg;
reg   [0:0] tmp_293_reg_10199_pp11_iter4_reg;
reg   [0:0] tmp_293_reg_10199_pp11_iter5_reg;
reg   [0:0] tmp_293_reg_10199_pp11_iter6_reg;
wire   [0:0] tmp_297_fu_7662_p2;
reg   [0:0] tmp_297_reg_10204;
reg   [0:0] tmp_297_reg_10204_pp11_iter3_reg;
reg   [0:0] tmp_297_reg_10204_pp11_iter4_reg;
reg   [0:0] tmp_297_reg_10204_pp11_iter5_reg;
reg   [0:0] tmp_297_reg_10204_pp11_iter6_reg;
wire   [0:0] tmp_298_fu_4367_p2;
reg   [0:0] tmp_298_reg_10210;
reg   [0:0] tmp_298_reg_10210_pp11_iter3_reg;
reg   [0:0] tmp_298_reg_10210_pp11_iter4_reg;
reg   [0:0] tmp_298_reg_10210_pp11_iter5_reg;
reg   [0:0] tmp_298_reg_10210_pp11_iter6_reg;
wire   [0:0] tmp_300_fu_4372_p2;
reg   [0:0] tmp_300_reg_10215;
reg   [0:0] tmp_300_reg_10215_pp11_iter3_reg;
reg   [0:0] tmp_300_reg_10215_pp11_iter4_reg;
reg   [0:0] tmp_300_reg_10215_pp11_iter5_reg;
reg   [0:0] tmp_300_reg_10215_pp11_iter6_reg;
wire   [0:0] tmp_304_fu_7697_p2;
reg   [0:0] tmp_304_reg_10220;
reg   [0:0] tmp_304_reg_10220_pp11_iter3_reg;
reg   [0:0] tmp_304_reg_10220_pp11_iter4_reg;
reg   [0:0] tmp_304_reg_10220_pp11_iter5_reg;
reg   [0:0] tmp_304_reg_10220_pp11_iter6_reg;
wire   [0:0] tmp_305_fu_4377_p2;
reg   [0:0] tmp_305_reg_10226;
reg   [0:0] tmp_305_reg_10226_pp11_iter3_reg;
reg   [0:0] tmp_305_reg_10226_pp11_iter4_reg;
reg   [0:0] tmp_305_reg_10226_pp11_iter5_reg;
reg   [0:0] tmp_305_reg_10226_pp11_iter6_reg;
wire   [0:0] tmp_307_fu_4382_p2;
reg   [0:0] tmp_307_reg_10231;
reg   [0:0] tmp_307_reg_10231_pp11_iter3_reg;
reg   [0:0] tmp_307_reg_10231_pp11_iter4_reg;
reg   [0:0] tmp_307_reg_10231_pp11_iter5_reg;
reg   [0:0] tmp_307_reg_10231_pp11_iter6_reg;
wire   [0:0] tmp_311_fu_7732_p2;
reg   [0:0] tmp_311_reg_10236;
reg   [0:0] tmp_311_reg_10236_pp11_iter3_reg;
reg   [0:0] tmp_311_reg_10236_pp11_iter4_reg;
reg   [0:0] tmp_311_reg_10236_pp11_iter5_reg;
reg   [0:0] tmp_311_reg_10236_pp11_iter6_reg;
wire   [0:0] tmp_312_fu_4387_p2;
reg   [0:0] tmp_312_reg_10242;
reg   [0:0] tmp_312_reg_10242_pp11_iter3_reg;
reg   [0:0] tmp_312_reg_10242_pp11_iter4_reg;
reg   [0:0] tmp_312_reg_10242_pp11_iter5_reg;
reg   [0:0] tmp_312_reg_10242_pp11_iter6_reg;
wire   [0:0] tmp_314_fu_4392_p2;
reg   [0:0] tmp_314_reg_10247;
reg   [0:0] tmp_314_reg_10247_pp11_iter3_reg;
reg   [0:0] tmp_314_reg_10247_pp11_iter4_reg;
reg   [0:0] tmp_314_reg_10247_pp11_iter5_reg;
reg   [0:0] tmp_314_reg_10247_pp11_iter6_reg;
wire   [0:0] tmp_318_fu_7767_p2;
reg   [0:0] tmp_318_reg_10252;
reg   [0:0] tmp_318_reg_10252_pp11_iter3_reg;
reg   [0:0] tmp_318_reg_10252_pp11_iter4_reg;
reg   [0:0] tmp_318_reg_10252_pp11_iter5_reg;
reg   [0:0] tmp_318_reg_10252_pp11_iter6_reg;
wire   [0:0] tmp_319_fu_4397_p2;
reg   [0:0] tmp_319_reg_10258;
reg   [0:0] tmp_319_reg_10258_pp11_iter3_reg;
reg   [0:0] tmp_319_reg_10258_pp11_iter4_reg;
reg   [0:0] tmp_319_reg_10258_pp11_iter5_reg;
reg   [0:0] tmp_319_reg_10258_pp11_iter6_reg;
wire   [0:0] tmp_321_fu_4402_p2;
reg   [0:0] tmp_321_reg_10263;
reg   [0:0] tmp_321_reg_10263_pp11_iter3_reg;
reg   [0:0] tmp_321_reg_10263_pp11_iter4_reg;
reg   [0:0] tmp_321_reg_10263_pp11_iter5_reg;
reg   [0:0] tmp_321_reg_10263_pp11_iter6_reg;
wire   [31:0] grp_fu_4124_p2;
reg   [31:0] tmp_26_1_reg_10268;
wire   [31:0] grp_fu_4129_p2;
reg   [31:0] tmp_26_2_reg_10273;
wire   [31:0] grp_fu_4134_p2;
reg   [31:0] tmp_26_3_reg_10278;
wire   [31:0] grp_fu_4139_p2;
reg   [31:0] tmp_26_4_reg_10283;
wire   [31:0] grp_fu_4144_p2;
reg   [31:0] tmp_26_5_reg_10288;
wire   [31:0] grp_fu_4149_p2;
reg   [31:0] tmp_26_6_reg_10293;
wire   [31:0] grp_fu_4154_p2;
reg   [31:0] tmp_26_7_reg_10298;
wire   [31:0] grp_fu_4159_p2;
reg   [31:0] tmp_26_8_reg_10303;
wire   [31:0] grp_fu_4164_p2;
reg   [31:0] tmp_26_9_reg_10308;
wire   [31:0] grp_fu_4169_p2;
reg   [31:0] tmp_26_s_reg_10313;
wire   [31:0] grp_fu_4174_p2;
reg   [31:0] tmp_26_10_reg_10318;
wire   [31:0] grp_fu_4179_p2;
reg   [31:0] tmp_26_11_reg_10323;
wire   [31:0] grp_fu_4184_p2;
reg   [31:0] tmp_26_12_reg_10328;
wire   [31:0] grp_fu_4189_p2;
reg   [31:0] tmp_26_13_reg_10333;
wire   [31:0] grp_fu_4194_p2;
reg   [31:0] tmp_26_14_reg_10338;
wire    ap_block_pp0_stage0_subdone;
reg    ap_predicate_tran3to4_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state9;
wire    ap_block_pp2_stage4_subdone;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state23;
reg    ap_enable_reg_pp3_iter1;
wire    ap_CS_fsm_state25;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state26;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state33;
wire    ap_block_pp6_stage4_subdone;
wire    ap_block_pp6_stage2_subdone;
wire    ap_block_pp7_stage0_subdone;
reg    ap_predicate_tran48to49_state47;
reg    ap_enable_reg_pp7_iter1;
wire    ap_CS_fsm_state49;
wire    ap_block_pp8_stage0_subdone;
reg    ap_predicate_tran51to52_state50;
reg    ap_enable_reg_pp8_iter1;
wire    ap_block_pp10_stage0_subdone;
reg    ap_condition_pp10_exit_iter0_state57;
wire    ap_block_state61_pp10_stage4_iter0;
wire    ap_block_pp10_stage4_subdone;
wire    ap_CS_fsm_pp10_stage4;
wire    ap_block_pp10_stage2_subdone;
wire    ap_block_pp11_stage0_subdone;
reg    ap_predicate_tran78to79_state71;
reg    ap_enable_reg_pp11_iter4;
reg    ap_enable_reg_pp11_iter5;
reg    ap_enable_reg_pp11_iter6;
reg    ap_enable_reg_pp11_iter7;
reg   [5:0] dropout_4_output_arr_address0;
reg    dropout_4_output_arr_ce0;
reg    dropout_4_output_arr_we0;
wire   [31:0] dropout_4_output_arr_q0;
reg   [5:0] dropout_4_output_arr_1_address0;
reg    dropout_4_output_arr_1_ce0;
reg    dropout_4_output_arr_1_we0;
wire   [31:0] dropout_4_output_arr_1_q0;
reg   [5:0] dropout_4_output_arr_2_address0;
reg    dropout_4_output_arr_2_ce0;
reg    dropout_4_output_arr_2_we0;
wire   [31:0] dropout_4_output_arr_2_q0;
reg   [5:0] dropout_4_output_arr_3_address0;
reg    dropout_4_output_arr_3_ce0;
reg    dropout_4_output_arr_3_we0;
wire   [31:0] dropout_4_output_arr_3_q0;
reg   [5:0] dropout_4_output_arr_4_address0;
reg    dropout_4_output_arr_4_ce0;
reg    dropout_4_output_arr_4_we0;
wire   [31:0] dropout_4_output_arr_4_q0;
reg   [5:0] dropout_4_output_arr_5_address0;
reg    dropout_4_output_arr_5_ce0;
reg    dropout_4_output_arr_5_we0;
wire   [31:0] dropout_4_output_arr_5_q0;
reg   [5:0] dropout_4_output_arr_6_address0;
reg    dropout_4_output_arr_6_ce0;
reg    dropout_4_output_arr_6_we0;
wire   [31:0] dropout_4_output_arr_6_q0;
reg   [5:0] dropout_4_output_arr_7_address0;
reg    dropout_4_output_arr_7_ce0;
reg    dropout_4_output_arr_7_we0;
wire   [31:0] dropout_4_output_arr_7_q0;
reg   [5:0] dropout_4_output_arr_8_address0;
reg    dropout_4_output_arr_8_ce0;
reg    dropout_4_output_arr_8_we0;
wire   [31:0] dropout_4_output_arr_8_q0;
reg   [5:0] dropout_4_output_arr_9_address0;
reg    dropout_4_output_arr_9_ce0;
reg    dropout_4_output_arr_9_we0;
wire   [31:0] dropout_4_output_arr_9_q0;
reg   [5:0] dropout_4_output_arr_10_address0;
reg    dropout_4_output_arr_10_ce0;
reg    dropout_4_output_arr_10_we0;
wire   [31:0] dropout_4_output_arr_10_q0;
reg   [5:0] dropout_4_output_arr_11_address0;
reg    dropout_4_output_arr_11_ce0;
reg    dropout_4_output_arr_11_we0;
wire   [31:0] dropout_4_output_arr_11_q0;
reg   [5:0] dropout_4_output_arr_12_address0;
reg    dropout_4_output_arr_12_ce0;
reg    dropout_4_output_arr_12_we0;
wire   [31:0] dropout_4_output_arr_12_q0;
reg   [5:0] dropout_4_output_arr_13_address0;
reg    dropout_4_output_arr_13_ce0;
reg    dropout_4_output_arr_13_we0;
wire   [31:0] dropout_4_output_arr_13_q0;
reg   [5:0] dropout_4_output_arr_14_address0;
reg    dropout_4_output_arr_14_ce0;
reg    dropout_4_output_arr_14_we0;
wire   [31:0] dropout_4_output_arr_14_q0;
reg   [5:0] dropout_4_output_arr_15_address0;
reg    dropout_4_output_arr_15_ce0;
reg    dropout_4_output_arr_15_we0;
wire   [31:0] dropout_4_output_arr_15_q0;
reg   [5:0] dropout_5_output_arr_address0;
reg    dropout_5_output_arr_ce0;
reg    dropout_5_output_arr_we0;
wire   [31:0] dropout_5_output_arr_q0;
reg   [5:0] dropout_5_output_arr_1_address0;
reg    dropout_5_output_arr_1_ce0;
reg    dropout_5_output_arr_1_we0;
wire   [31:0] dropout_5_output_arr_1_q0;
reg   [5:0] dropout_5_output_arr_2_address0;
reg    dropout_5_output_arr_2_ce0;
reg    dropout_5_output_arr_2_we0;
wire   [31:0] dropout_5_output_arr_2_q0;
reg   [5:0] dropout_5_output_arr_3_address0;
reg    dropout_5_output_arr_3_ce0;
reg    dropout_5_output_arr_3_we0;
wire   [31:0] dropout_5_output_arr_3_q0;
reg   [5:0] dropout_5_output_arr_4_address0;
reg    dropout_5_output_arr_4_ce0;
reg    dropout_5_output_arr_4_we0;
wire   [31:0] dropout_5_output_arr_4_q0;
reg   [5:0] dropout_5_output_arr_5_address0;
reg    dropout_5_output_arr_5_ce0;
reg    dropout_5_output_arr_5_we0;
wire   [31:0] dropout_5_output_arr_5_q0;
reg   [5:0] dropout_5_output_arr_6_address0;
reg    dropout_5_output_arr_6_ce0;
reg    dropout_5_output_arr_6_we0;
wire   [31:0] dropout_5_output_arr_6_q0;
reg   [5:0] dropout_5_output_arr_7_address0;
reg    dropout_5_output_arr_7_ce0;
reg    dropout_5_output_arr_7_we0;
wire   [31:0] dropout_5_output_arr_7_q0;
reg   [5:0] dropout_5_output_arr_8_address0;
reg    dropout_5_output_arr_8_ce0;
reg    dropout_5_output_arr_8_we0;
wire   [31:0] dropout_5_output_arr_8_q0;
reg   [5:0] dropout_5_output_arr_9_address0;
reg    dropout_5_output_arr_9_ce0;
reg    dropout_5_output_arr_9_we0;
wire   [31:0] dropout_5_output_arr_9_q0;
reg   [5:0] dropout_5_output_arr_10_address0;
reg    dropout_5_output_arr_10_ce0;
reg    dropout_5_output_arr_10_we0;
wire   [31:0] dropout_5_output_arr_10_q0;
reg   [5:0] dropout_5_output_arr_11_address0;
reg    dropout_5_output_arr_11_ce0;
reg    dropout_5_output_arr_11_we0;
wire   [31:0] dropout_5_output_arr_11_q0;
reg   [5:0] dropout_5_output_arr_12_address0;
reg    dropout_5_output_arr_12_ce0;
reg    dropout_5_output_arr_12_we0;
wire   [31:0] dropout_5_output_arr_12_q0;
reg   [5:0] dropout_5_output_arr_13_address0;
reg    dropout_5_output_arr_13_ce0;
reg    dropout_5_output_arr_13_we0;
wire   [31:0] dropout_5_output_arr_13_q0;
reg   [5:0] dropout_5_output_arr_14_address0;
reg    dropout_5_output_arr_14_ce0;
reg    dropout_5_output_arr_14_we0;
wire   [31:0] dropout_5_output_arr_14_q0;
reg   [5:0] dropout_5_output_arr_15_address0;
reg    dropout_5_output_arr_15_ce0;
reg    dropout_5_output_arr_15_we0;
wire   [31:0] dropout_5_output_arr_15_q0;
reg   [9:0] i_2_reg_3729;
wire    ap_CS_fsm_state4;
reg   [9:0] j_reg_3740;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state6;
reg   [9:0] ap_phi_mux_k_phi_fu_3756_p4;
wire    ap_block_pp2_stage0;
wire   [31:0] ap_phi_mux_sum1_phi_fu_3766_p4;
reg   [19:0] ap_phi_mux_phi_mul_phi_fu_3777_p4;
reg   [63:0] i_7_reg_3807;
wire    ap_CS_fsm_state28;
reg   [8:0] indvar_flatten_reg_3818;
wire    ap_CS_fsm_state30;
reg   [0:0] i_8_reg_3829;
reg   [8:0] j7_reg_3841;
wire   [31:0] ap_phi_mux_sum8_phi_fu_3855_p4;
reg   [9:0] ap_phi_mux_k9_phi_fu_3866_p4;
wire    ap_block_pp6_stage0;
reg   [18:0] ap_phi_mux_phi_mul1_phi_fu_3877_p4;
reg   [63:0] i_3_reg_3907;
wire    ap_CS_fsm_state52;
reg   [3:0] indvar_flatten7_reg_3918;
reg   [0:0] i_s_reg_3929;
reg   [3:0] j3_reg_3941;
wire   [31:0] ap_phi_mux_sum7_phi_fu_3956_p4;
reg   [8:0] ap_phi_mux_k3_phi_fu_3967_p4;
wire    ap_block_pp10_stage0;
wire    ap_block_pp0_stage0;
wire   [63:0] newIndex1_cast_fu_4642_p1;
wire   [63:0] newIndex2_cast_fu_4690_p1;
wire   [63:0] newIndex6_cast_fu_4790_p1;
wire   [63:0] tmp_80_cast_fu_4815_p1;
wire   [63:0] newIndex4_cast_fu_4883_p1;
wire    ap_block_pp3_stage0;
wire    ap_block_pp4_stage0;
wire   [63:0] newIndex7_cast_fu_5639_p1;
wire   [63:0] newIndex9_cast_fu_5781_p1;
wire   [63:0] newIndex10_cast_fu_5919_p1;
wire   [63:0] tmp_17_cast_fu_5944_p1;
wire   [63:0] newIndex8_cast_fu_6017_p1;
wire    ap_block_pp7_stage0;
wire    ap_block_pp8_stage0;
wire   [63:0] newIndex12_cast_fu_6797_p1;
wire   [63:0] newIndex14_cast_fu_7033_p1;
wire   [63:0] tmp_30_cast_fu_7084_p1;
wire   [63:0] newIndex13_cast_fu_7151_p1;
wire    ap_block_pp11_stage0;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_29_fu_4945_p2;
wire   [0:0] tmp_42_fu_4987_p2;
wire   [0:0] tmp_48_fu_5029_p2;
wire   [0:0] tmp_56_fu_5071_p2;
wire   [0:0] tmp_61_fu_5113_p2;
wire   [0:0] tmp_67_fu_5155_p2;
wire   [0:0] tmp_72_fu_5197_p2;
wire   [0:0] tmp_79_fu_5239_p2;
wire   [0:0] tmp_85_fu_5281_p2;
wire   [0:0] tmp_98_fu_5323_p2;
wire   [0:0] tmp_111_fu_5365_p2;
wire   [0:0] tmp_122_fu_5407_p2;
wire   [0:0] tmp_132_fu_5449_p2;
wire   [0:0] tmp_142_fu_5491_p2;
wire   [0:0] tmp_152_fu_5533_p2;
wire   [0:0] tmp_162_fu_5575_p2;
wire    ap_CS_fsm_state45;
wire   [0:0] tmp_90_fu_6091_p2;
wire   [0:0] tmp_106_fu_6133_p2;
wire   [0:0] tmp_116_fu_6175_p2;
wire   [0:0] tmp_127_fu_6217_p2;
wire   [0:0] tmp_137_fu_6259_p2;
wire   [0:0] tmp_147_fu_6301_p2;
wire   [0:0] tmp_157_fu_6343_p2;
wire   [0:0] tmp_167_fu_6385_p2;
wire   [0:0] tmp_172_fu_6427_p2;
wire   [0:0] tmp_177_fu_6469_p2;
wire   [0:0] tmp_182_fu_6511_p2;
wire   [0:0] tmp_187_fu_6553_p2;
wire   [0:0] tmp_192_fu_6595_p2;
wire   [0:0] tmp_197_fu_6637_p2;
wire   [0:0] tmp_202_fu_6679_p2;
wire   [0:0] tmp_207_fu_6721_p2;
wire    ap_CS_fsm_state69;
reg   [31:0] grp_fu_3985_p0;
reg   [31:0] grp_fu_3985_p1;
wire    ap_block_pp2_stage4;
wire    ap_block_pp6_stage4;
wire    ap_block_pp10_stage4;
reg   [31:0] grp_fu_4119_p0;
reg   [31:0] grp_fu_4119_p1;
wire    ap_block_pp2_stage2;
wire    ap_block_pp6_stage2;
wire    ap_block_pp10_stage2;
reg   [31:0] grp_fu_4199_p0;
reg   [31:0] grp_fu_4199_p1;
reg   [31:0] grp_fu_4205_p0;
reg   [31:0] grp_fu_4205_p1;
reg   [31:0] grp_fu_4211_p0;
reg   [31:0] grp_fu_4211_p1;
reg   [31:0] grp_fu_4217_p0;
reg   [31:0] grp_fu_4217_p1;
reg   [31:0] grp_fu_4223_p0;
reg   [31:0] grp_fu_4223_p1;
reg   [31:0] grp_fu_4229_p0;
reg   [31:0] grp_fu_4229_p1;
reg   [31:0] grp_fu_4235_p0;
reg   [31:0] grp_fu_4235_p1;
reg   [31:0] grp_fu_4241_p0;
reg   [31:0] grp_fu_4241_p1;
reg   [31:0] grp_fu_4247_p0;
reg   [31:0] grp_fu_4247_p1;
reg   [31:0] grp_fu_4253_p0;
reg   [31:0] grp_fu_4253_p1;
reg   [31:0] grp_fu_4259_p0;
reg   [31:0] grp_fu_4259_p1;
reg   [31:0] grp_fu_4265_p0;
reg   [31:0] grp_fu_4265_p1;
reg   [31:0] grp_fu_4271_p0;
reg   [31:0] grp_fu_4271_p1;
reg   [31:0] grp_fu_4277_p0;
reg   [31:0] grp_fu_4277_p1;
reg   [31:0] grp_fu_4283_p0;
reg   [31:0] grp_fu_4283_p1;
reg   [31:0] grp_fu_4289_p0;
reg   [31:0] grp_fu_4289_p1;
wire   [6:0] newIndex_fu_4425_p4;
wire   [63:0] i_14_s_fu_4455_p2;
wire   [63:0] i_14_1_fu_4466_p2;
wire   [63:0] i_14_2_fu_4477_p2;
wire   [63:0] i_14_3_fu_4488_p2;
wire   [63:0] i_14_4_fu_4499_p2;
wire   [63:0] i_14_5_fu_4510_p2;
wire   [63:0] i_14_6_fu_4521_p2;
wire   [63:0] i_14_7_fu_4532_p2;
wire   [63:0] i_14_8_fu_4543_p2;
wire   [63:0] i_14_9_fu_4554_p2;
wire   [63:0] i_14_10_fu_4565_p2;
wire   [63:0] i_14_11_fu_4576_p2;
wire   [63:0] i_14_12_fu_4587_p2;
wire   [63:0] i_14_13_fu_4598_p2;
wire   [63:0] i_14_14_fu_4609_p2;
wire   [5:0] newIndex1_fu_4632_p4;
wire   [5:0] newIndex2_fu_4680_p4;
wire   [63:0] tmp_22_fu_4726_p17;
wire   [5:0] newIndex6_fu_4780_p4;
wire   [19:0] tmp_35_fu_4810_p2;
wire    ap_block_pp2_stage1;
wire   [63:0] tmp_33_fu_4823_p17;
wire   [5:0] newIndex4_fu_4873_p4;
wire   [31:0] dense_6_output_array_69_fu_4909_p1;
wire   [7:0] tmp_24_fu_4913_p4;
wire   [22:0] tmp_25_fu_4923_p1;
wire   [0:0] notrhs_fu_4933_p2;
wire   [0:0] notlhs_fu_4927_p2;
wire   [0:0] tmp_26_fu_4939_p2;
wire   [31:0] dense_6_output_array_66_fu_4951_p1;
wire   [7:0] tmp_38_fu_4955_p4;
wire   [22:0] tmp_39_fu_4965_p1;
wire   [0:0] notrhs1_fu_4975_p2;
wire   [0:0] notlhs1_fu_4969_p2;
wire   [0:0] tmp_40_fu_4981_p2;
wire   [31:0] dense_6_output_array_72_fu_4993_p1;
wire   [7:0] tmp_44_fu_4997_p4;
wire   [22:0] tmp_45_fu_5007_p1;
wire   [0:0] notrhs2_fu_5017_p2;
wire   [0:0] notlhs2_fu_5011_p2;
wire   [0:0] tmp_46_fu_5023_p2;
wire   [31:0] dense_6_output_array_75_fu_5035_p1;
wire   [7:0] tmp_51_fu_5039_p4;
wire   [22:0] tmp_52_fu_5049_p1;
wire   [0:0] notrhs3_fu_5059_p2;
wire   [0:0] notlhs3_fu_5053_p2;
wire   [0:0] tmp_53_fu_5065_p2;
wire   [31:0] dense_6_output_array_78_fu_5077_p1;
wire   [7:0] tmp_57_fu_5081_p4;
wire   [22:0] tmp_58_fu_5091_p1;
wire   [0:0] notrhs4_fu_5101_p2;
wire   [0:0] notlhs4_fu_5095_p2;
wire   [0:0] tmp_59_fu_5107_p2;
wire   [31:0] dense_6_output_array_81_fu_5119_p1;
wire   [7:0] tmp_62_fu_5123_p4;
wire   [22:0] tmp_63_fu_5133_p1;
wire   [0:0] notrhs5_fu_5143_p2;
wire   [0:0] notlhs5_fu_5137_p2;
wire   [0:0] tmp_64_fu_5149_p2;
wire   [31:0] dense_6_output_array_84_fu_5161_p1;
wire   [7:0] tmp_68_fu_5165_p4;
wire   [22:0] tmp_69_fu_5175_p1;
wire   [0:0] notrhs6_fu_5185_p2;
wire   [0:0] notlhs6_fu_5179_p2;
wire   [0:0] tmp_70_fu_5191_p2;
wire   [31:0] dense_6_output_array_87_fu_5203_p1;
wire   [7:0] tmp_74_fu_5207_p4;
wire   [22:0] tmp_87_fu_5217_p1;
wire   [0:0] notrhs7_fu_5227_p2;
wire   [0:0] notlhs7_fu_5221_p2;
wire   [0:0] tmp_77_fu_5233_p2;
wire   [31:0] dense_6_output_array_90_fu_5245_p1;
wire   [7:0] tmp_80_fu_5249_p4;
wire   [22:0] tmp_91_fu_5259_p1;
wire   [0:0] notrhs8_fu_5269_p2;
wire   [0:0] notlhs8_fu_5263_p2;
wire   [0:0] tmp_83_fu_5275_p2;
wire   [31:0] dense_6_output_array_93_fu_5287_p1;
wire   [7:0] tmp_94_fu_5291_p4;
wire   [22:0] tmp_103_fu_5301_p1;
wire   [0:0] notrhs10_fu_5311_p2;
wire   [0:0] notlhs10_fu_5305_p2;
wire   [0:0] tmp_96_fu_5317_p2;
wire   [31:0] dense_6_output_array_96_fu_5329_p1;
wire   [7:0] tmp_107_fu_5333_p4;
wire   [22:0] tmp_113_fu_5343_p1;
wire   [0:0] notrhs12_fu_5353_p2;
wire   [0:0] notlhs12_fu_5347_p2;
wire   [0:0] tmp_109_fu_5359_p2;
wire   [31:0] dense_6_output_array_99_fu_5371_p1;
wire   [7:0] tmp_118_fu_5375_p4;
wire   [22:0] tmp_119_fu_5385_p1;
wire   [0:0] notrhs14_fu_5395_p2;
wire   [0:0] notlhs14_fu_5389_p2;
wire   [0:0] tmp_120_fu_5401_p2;
wire   [31:0] dense_6_output_array_102_fu_5413_p1;
wire   [7:0] tmp_128_fu_5417_p4;
wire   [22:0] tmp_129_fu_5427_p1;
wire   [0:0] notrhs16_fu_5437_p2;
wire   [0:0] notlhs16_fu_5431_p2;
wire   [0:0] tmp_130_fu_5443_p2;
wire   [31:0] dense_6_output_array_105_fu_5455_p1;
wire   [7:0] tmp_138_fu_5459_p4;
wire   [22:0] tmp_139_fu_5469_p1;
wire   [0:0] notrhs18_fu_5479_p2;
wire   [0:0] notlhs18_fu_5473_p2;
wire   [0:0] tmp_140_fu_5485_p2;
wire   [31:0] dense_6_output_array_108_fu_5497_p1;
wire   [7:0] tmp_148_fu_5501_p4;
wire   [22:0] tmp_149_fu_5511_p1;
wire   [0:0] notrhs20_fu_5521_p2;
wire   [0:0] notlhs20_fu_5515_p2;
wire   [0:0] tmp_150_fu_5527_p2;
wire   [31:0] dense_6_output_array_111_fu_5539_p1;
wire   [7:0] tmp_158_fu_5543_p4;
wire   [22:0] tmp_159_fu_5553_p1;
wire   [0:0] notrhs22_fu_5563_p2;
wire   [0:0] notlhs22_fu_5557_p2;
wire   [0:0] tmp_160_fu_5569_p2;
wire   [5:0] newIndex5_fu_5587_p4;
wire   [6:0] newIndex7_fu_5629_p4;
wire   [63:0] i_21_s_fu_5659_p2;
wire   [7:0] outrowidx_cast_mid1_fu_5703_p3;
wire   [7:0] outrowidx_cast_fu_5711_p3;
wire   [7:0] outrowidx_cast_mid2_fu_5719_p3;
wire   [3:0] tmp_91_mid1_fu_5731_p3;
wire   [3:0] tmp_75_fu_5739_p3;
wire  signed [8:0] outrowidx_cast_mid2_s_fu_5727_p1;
wire   [3:0] tmp_91_mid2_fu_5747_p3;
wire   [3:0] tmp_81_fu_5755_p1;
wire   [8:0] tmp_13_fu_5759_p2;
wire   [4:0] newIndex9_fu_5771_p4;
wire   [8:0] inneridx_cast_mid1_fu_5801_p3;
wire   [8:0] inneridx_cast_fu_5809_p3;
wire   [8:0] inneridx_cast_mid2_fu_5817_p3;
wire   [0:0] i_1_fu_5828_p2;
wire   [63:0] sum_fu_5850_p17;
wire   [9:0] tmp_15_fu_5904_p2;
wire   [5:0] newIndex3_fu_5909_p4;
wire   [18:0] tmp_17_fu_5939_p2;
wire    ap_block_pp6_stage1;
wire   [63:0] tmp_101_fu_5952_p17;
wire   [6:0] newIndex8_fu_6007_p4;
wire   [63:0] i_23_s_fu_6037_p2;
wire   [31:0] p_to_int_fu_6055_p1;
wire   [7:0] tmp_86_fu_6059_p4;
wire   [22:0] tmp_92_fu_6069_p1;
wire   [0:0] notrhs9_fu_6079_p2;
wire   [0:0] notlhs9_fu_6073_p2;
wire   [0:0] tmp_88_fu_6085_p2;
wire   [31:0] p_to_int1_fu_6097_p1;
wire   [7:0] tmp_100_fu_6101_p4;
wire   [22:0] tmp_108_fu_6111_p1;
wire   [0:0] notrhs11_fu_6121_p2;
wire   [0:0] notlhs11_fu_6115_p2;
wire   [0:0] tmp_104_fu_6127_p2;
wire   [31:0] p_to_int2_fu_6139_p1;
wire   [7:0] tmp_112_fu_6143_p4;
wire   [22:0] tmp_117_fu_6153_p1;
wire   [0:0] notrhs13_fu_6163_p2;
wire   [0:0] notlhs13_fu_6157_p2;
wire   [0:0] tmp_114_fu_6169_p2;
wire   [31:0] p_to_int3_fu_6181_p1;
wire   [7:0] tmp_123_fu_6185_p4;
wire   [22:0] tmp_124_fu_6195_p1;
wire   [0:0] notrhs15_fu_6205_p2;
wire   [0:0] notlhs15_fu_6199_p2;
wire   [0:0] tmp_125_fu_6211_p2;
wire   [31:0] p_to_int4_fu_6223_p1;
wire   [7:0] tmp_133_fu_6227_p4;
wire   [22:0] tmp_134_fu_6237_p1;
wire   [0:0] notrhs17_fu_6247_p2;
wire   [0:0] notlhs17_fu_6241_p2;
wire   [0:0] tmp_135_fu_6253_p2;
wire   [31:0] p_to_int5_fu_6265_p1;
wire   [7:0] tmp_143_fu_6269_p4;
wire   [22:0] tmp_144_fu_6279_p1;
wire   [0:0] notrhs19_fu_6289_p2;
wire   [0:0] notlhs19_fu_6283_p2;
wire   [0:0] tmp_145_fu_6295_p2;
wire   [31:0] p_to_int6_fu_6307_p1;
wire   [7:0] tmp_153_fu_6311_p4;
wire   [22:0] tmp_154_fu_6321_p1;
wire   [0:0] notrhs21_fu_6331_p2;
wire   [0:0] notlhs21_fu_6325_p2;
wire   [0:0] tmp_155_fu_6337_p2;
wire   [31:0] p_to_int7_fu_6349_p1;
wire   [7:0] tmp_163_fu_6353_p4;
wire   [22:0] tmp_164_fu_6363_p1;
wire   [0:0] notrhs23_fu_6373_p2;
wire   [0:0] notlhs23_fu_6367_p2;
wire   [0:0] tmp_165_fu_6379_p2;
wire   [31:0] p_to_int8_fu_6391_p1;
wire   [7:0] tmp_168_fu_6395_p4;
wire   [22:0] tmp_169_fu_6405_p1;
wire   [0:0] notrhs24_fu_6415_p2;
wire   [0:0] notlhs24_fu_6409_p2;
wire   [0:0] tmp_170_fu_6421_p2;
wire   [31:0] p_to_int9_fu_6433_p1;
wire   [7:0] tmp_173_fu_6437_p4;
wire   [22:0] tmp_174_fu_6447_p1;
wire   [0:0] notrhs25_fu_6457_p2;
wire   [0:0] notlhs25_fu_6451_p2;
wire   [0:0] tmp_175_fu_6463_p2;
wire   [31:0] p_to_int10_fu_6475_p1;
wire   [7:0] tmp_178_fu_6479_p4;
wire   [22:0] tmp_179_fu_6489_p1;
wire   [0:0] notrhs26_fu_6499_p2;
wire   [0:0] notlhs26_fu_6493_p2;
wire   [0:0] tmp_180_fu_6505_p2;
wire   [31:0] p_to_int11_fu_6517_p1;
wire   [7:0] tmp_183_fu_6521_p4;
wire   [22:0] tmp_184_fu_6531_p1;
wire   [0:0] notrhs27_fu_6541_p2;
wire   [0:0] notlhs27_fu_6535_p2;
wire   [0:0] tmp_185_fu_6547_p2;
wire   [31:0] p_to_int12_fu_6559_p1;
wire   [7:0] tmp_188_fu_6563_p4;
wire   [22:0] tmp_189_fu_6573_p1;
wire   [0:0] notrhs28_fu_6583_p2;
wire   [0:0] notlhs28_fu_6577_p2;
wire   [0:0] tmp_190_fu_6589_p2;
wire   [31:0] p_to_int13_fu_6601_p1;
wire   [7:0] tmp_193_fu_6605_p4;
wire   [22:0] tmp_194_fu_6615_p1;
wire   [0:0] notrhs29_fu_6625_p2;
wire   [0:0] notlhs29_fu_6619_p2;
wire   [0:0] tmp_195_fu_6631_p2;
wire   [31:0] p_to_int14_fu_6643_p1;
wire   [7:0] tmp_198_fu_6647_p4;
wire   [22:0] tmp_199_fu_6657_p1;
wire   [0:0] notrhs30_fu_6667_p2;
wire   [0:0] notlhs30_fu_6661_p2;
wire   [0:0] tmp_200_fu_6673_p2;
wire   [31:0] p_to_int15_fu_6685_p1;
wire   [7:0] tmp_203_fu_6689_p4;
wire   [22:0] tmp_204_fu_6699_p1;
wire   [0:0] notrhs31_fu_6709_p2;
wire   [0:0] notlhs31_fu_6703_p2;
wire   [0:0] tmp_205_fu_6715_p2;
wire   [4:0] newIndex10_fu_6733_p4;
wire   [8:0] i_25_s_fu_6763_p2;
wire   [6:0] newIndex11_fu_6787_p4;
wire   [63:0] i_26_s_fu_6817_p2;
wire   [63:0] i_26_1_fu_6829_p2;
wire   [63:0] i_26_2_fu_6841_p2;
wire   [0:0] exitcond11_fu_6871_p2;
wire   [7:0] inneridx_1_cast_mid1_fu_6885_p3;
wire   [7:0] inneridx_1_cast_fu_6893_p3;
wire   [7:0] inneridx_1_cast_mid2_fu_6901_p3;
wire   [3:0] tmp_311_mid1_fu_6913_p3;
wire   [3:0] tmp_208_fu_6921_p3;
wire   [0:0] i_10_fu_6937_p2;
wire   [63:0] sum_5_fu_6959_p17;
wire   [3:0] tmp_223_fu_7009_p1;
wire   [8:0] tmp_28_fu_7013_p2;
wire   [4:0] newIndex13_fu_7023_p4;
wire   [9:0] p_shl5_fu_7061_p3;
wire   [9:0] tmp1_fu_7069_p2;
wire   [11:0] tmp69_cast_fu_7074_p1;
wire   [11:0] p_shl4_fu_7053_p3;
wire   [11:0] tmp_30_fu_7078_p2;
wire    ap_block_pp10_stage1;
wire   [63:0] tmp_224_fu_7092_p17;
wire   [6:0] newIndex12_fu_7141_p4;
wire   [63:0] i_28_s_fu_7171_p2;
wire   [63:0] i_28_1_fu_7183_p2;
wire   [63:0] i_28_2_fu_7195_p2;
wire   [31:0] p_to_int16_fu_7213_p1;
wire   [7:0] tmp_209_fu_7216_p4;
wire   [22:0] tmp_210_fu_7226_p1;
wire   [0:0] notrhs32_fu_7236_p2;
wire   [0:0] notlhs32_fu_7230_p2;
wire   [31:0] p_to_int17_fu_7248_p1;
wire   [7:0] tmp_216_fu_7251_p4;
wire   [22:0] tmp_217_fu_7261_p1;
wire   [0:0] notrhs33_fu_7271_p2;
wire   [0:0] notlhs33_fu_7265_p2;
wire   [31:0] p_to_int18_fu_7283_p1;
wire   [7:0] tmp_225_fu_7286_p4;
wire   [22:0] tmp_226_fu_7296_p1;
wire   [0:0] notrhs34_fu_7306_p2;
wire   [0:0] notlhs34_fu_7300_p2;
wire   [31:0] p_to_int19_fu_7318_p1;
wire   [7:0] tmp_232_fu_7321_p4;
wire   [22:0] tmp_233_fu_7331_p1;
wire   [0:0] notrhs35_fu_7341_p2;
wire   [0:0] notlhs35_fu_7335_p2;
wire   [31:0] p_to_int20_fu_7353_p1;
wire   [7:0] tmp_239_fu_7356_p4;
wire   [22:0] tmp_240_fu_7366_p1;
wire   [0:0] notrhs36_fu_7376_p2;
wire   [0:0] notlhs36_fu_7370_p2;
wire   [31:0] p_to_int21_fu_7388_p1;
wire   [7:0] tmp_246_fu_7391_p4;
wire   [22:0] tmp_247_fu_7401_p1;
wire   [0:0] notrhs37_fu_7411_p2;
wire   [0:0] notlhs37_fu_7405_p2;
wire   [31:0] p_to_int22_fu_7423_p1;
wire   [7:0] tmp_253_fu_7426_p4;
wire   [22:0] tmp_254_fu_7436_p1;
wire   [0:0] notrhs38_fu_7446_p2;
wire   [0:0] notlhs38_fu_7440_p2;
wire   [31:0] p_to_int23_fu_7458_p1;
wire   [7:0] tmp_260_fu_7461_p4;
wire   [22:0] tmp_261_fu_7471_p1;
wire   [0:0] notrhs39_fu_7481_p2;
wire   [0:0] notlhs39_fu_7475_p2;
wire   [31:0] p_to_int24_fu_7493_p1;
wire   [7:0] tmp_267_fu_7496_p4;
wire   [22:0] tmp_268_fu_7506_p1;
wire   [0:0] notrhs40_fu_7516_p2;
wire   [0:0] notlhs40_fu_7510_p2;
wire   [31:0] p_to_int25_fu_7528_p1;
wire   [7:0] tmp_274_fu_7531_p4;
wire   [22:0] tmp_275_fu_7541_p1;
wire   [0:0] notrhs41_fu_7551_p2;
wire   [0:0] notlhs41_fu_7545_p2;
wire   [31:0] p_to_int26_fu_7563_p1;
wire   [7:0] tmp_281_fu_7566_p4;
wire   [22:0] tmp_282_fu_7576_p1;
wire   [0:0] notrhs42_fu_7586_p2;
wire   [0:0] notlhs42_fu_7580_p2;
wire   [31:0] p_to_int27_fu_7598_p1;
wire   [7:0] tmp_288_fu_7601_p4;
wire   [22:0] tmp_289_fu_7611_p1;
wire   [0:0] notrhs43_fu_7621_p2;
wire   [0:0] notlhs43_fu_7615_p2;
wire   [31:0] p_to_int28_fu_7633_p1;
wire   [7:0] tmp_295_fu_7636_p4;
wire   [22:0] tmp_296_fu_7646_p1;
wire   [0:0] notrhs44_fu_7656_p2;
wire   [0:0] notlhs44_fu_7650_p2;
wire   [31:0] p_to_int29_fu_7668_p1;
wire   [7:0] tmp_302_fu_7671_p4;
wire   [22:0] tmp_303_fu_7681_p1;
wire   [0:0] notrhs45_fu_7691_p2;
wire   [0:0] notlhs45_fu_7685_p2;
wire   [31:0] p_to_int30_fu_7703_p1;
wire   [7:0] tmp_309_fu_7706_p4;
wire   [22:0] tmp_310_fu_7716_p1;
wire   [0:0] notrhs46_fu_7726_p2;
wire   [0:0] notlhs46_fu_7720_p2;
wire   [31:0] p_to_int31_fu_7738_p1;
wire   [7:0] tmp_316_fu_7741_p4;
wire   [22:0] tmp_317_fu_7751_p1;
wire   [0:0] notrhs47_fu_7761_p2;
wire   [0:0] notlhs47_fu_7755_p2;
wire   [0:0] tmp_213_fu_7773_p2;
wire   [0:0] tmp_215_fu_7777_p2;
wire   [0:0] sel_tmp2_demorgan_fu_7789_p2;
wire   [31:0] sel_tmp1_fu_7781_p3;
wire   [0:0] tmp_220_fu_7804_p2;
wire   [0:0] tmp_222_fu_7808_p2;
wire   [0:0] sel_tmp6_demorgan_fu_7820_p2;
wire   [31:0] sel_tmp5_fu_7812_p3;
wire   [31:0] grp_fu_4044_p2;
wire   [0:0] tmp_229_fu_7835_p2;
wire   [0:0] tmp_231_fu_7839_p2;
wire   [0:0] sel_tmp11_demorgan_fu_7851_p2;
wire   [31:0] sel_tmp_fu_7843_p3;
wire   [31:0] grp_fu_4049_p2;
wire   [0:0] tmp_236_fu_7866_p2;
wire   [0:0] tmp_238_fu_7870_p2;
wire   [0:0] sel_tmp15_demorgan_fu_7882_p2;
wire   [31:0] sel_tmp2_fu_7874_p3;
wire   [31:0] grp_fu_4054_p2;
wire   [0:0] tmp_243_fu_7897_p2;
wire   [0:0] tmp_245_fu_7901_p2;
wire   [0:0] sel_tmp19_demorgan_fu_7913_p2;
wire   [31:0] sel_tmp3_fu_7905_p3;
wire   [31:0] grp_fu_4059_p2;
wire   [0:0] tmp_250_fu_7928_p2;
wire   [0:0] tmp_252_fu_7932_p2;
wire   [0:0] sel_tmp23_demorgan_fu_7944_p2;
wire   [31:0] sel_tmp4_fu_7936_p3;
wire   [31:0] grp_fu_4064_p2;
wire   [0:0] tmp_257_fu_7959_p2;
wire   [0:0] tmp_259_fu_7963_p2;
wire   [0:0] sel_tmp27_demorgan_fu_7975_p2;
wire   [31:0] sel_tmp6_fu_7967_p3;
wire   [31:0] grp_fu_4069_p2;
wire   [0:0] tmp_264_fu_7990_p2;
wire   [0:0] tmp_266_fu_7994_p2;
wire   [0:0] sel_tmp31_demorgan_fu_8006_p2;
wire   [31:0] sel_tmp7_fu_7998_p3;
wire   [31:0] grp_fu_4074_p2;
wire   [0:0] tmp_271_fu_8021_p2;
wire   [0:0] tmp_273_fu_8025_p2;
wire   [0:0] sel_tmp36_demorgan_fu_8037_p2;
wire   [31:0] sel_tmp8_fu_8029_p3;
wire   [31:0] grp_fu_4079_p2;
wire   [0:0] tmp_278_fu_8052_p2;
wire   [0:0] tmp_280_fu_8056_p2;
wire   [0:0] sel_tmp40_demorgan_fu_8068_p2;
wire   [31:0] sel_tmp9_fu_8060_p3;
wire   [31:0] grp_fu_4084_p2;
wire   [0:0] tmp_285_fu_8083_p2;
wire   [0:0] tmp_287_fu_8087_p2;
wire   [0:0] sel_tmp45_demorgan_fu_8099_p2;
wire   [31:0] sel_tmp10_fu_8091_p3;
wire   [31:0] grp_fu_4089_p2;
wire   [0:0] tmp_292_fu_8114_p2;
wire   [0:0] tmp_294_fu_8118_p2;
wire   [0:0] sel_tmp49_demorgan_fu_8130_p2;
wire   [31:0] sel_tmp11_fu_8122_p3;
wire   [31:0] grp_fu_4094_p2;
wire   [0:0] tmp_299_fu_8145_p2;
wire   [0:0] tmp_301_fu_8149_p2;
wire   [0:0] sel_tmp53_demorgan_fu_8161_p2;
wire   [31:0] sel_tmp12_fu_8153_p3;
wire   [31:0] grp_fu_4099_p2;
wire   [0:0] tmp_306_fu_8176_p2;
wire   [0:0] tmp_308_fu_8180_p2;
wire   [0:0] sel_tmp57_demorgan_fu_8192_p2;
wire   [31:0] sel_tmp13_fu_8184_p3;
wire   [31:0] grp_fu_4104_p2;
wire   [0:0] tmp_313_fu_8207_p2;
wire   [0:0] tmp_315_fu_8211_p2;
wire   [0:0] sel_tmp61_demorgan_fu_8223_p2;
wire   [31:0] sel_tmp14_fu_8215_p3;
wire   [31:0] grp_fu_4109_p2;
wire   [0:0] tmp_320_fu_8238_p2;
wire   [0:0] tmp_322_fu_8242_p2;
wire   [0:0] sel_tmp65_demorgan_fu_8254_p2;
wire   [31:0] sel_tmp15_fu_8246_p3;
wire   [31:0] grp_fu_4114_p2;
wire    ap_block_pp3_stage0_00001;
wire    ap_block_pp7_stage0_00001;
wire    ap_block_pp11_stage0_00001;
reg   [4:0] grp_fu_4205_opcode;
reg   [4:0] grp_fu_4217_opcode;
reg   [4:0] grp_fu_4229_opcode;
reg   [4:0] grp_fu_4241_opcode;
reg   [4:0] grp_fu_4253_opcode;
reg   [4:0] grp_fu_4265_opcode;
reg   [4:0] grp_fu_4277_opcode;
reg   [4:0] grp_fu_4289_opcode;
wire    ap_CS_fsm_state79;
reg   [57:0] ap_NS_fsm;
wire    ap_block_pp2_stage1_subdone;
wire    ap_block_pp2_stage3_subdone;
wire    ap_block_pp6_stage1_subdone;
wire    ap_block_pp6_stage3_subdone;
wire    ap_block_pp10_stage1_subdone;
wire    ap_block_pp10_stage3_subdone;
wire    ap_block_pp10_stage4_11001;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
reg    ap_idle_pp7;
wire    ap_enable_pp7;
reg    ap_idle_pp8;
wire    ap_enable_pp8;
reg    ap_idle_pp10;
wire    ap_enable_pp10;
reg    ap_idle_pp11;
wire    ap_enable_pp11;

// power-on initialization
initial begin
#0 ap_CS_fsm = 58'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp10_iter0 = 1'b0;
#0 ap_enable_reg_pp11_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp10_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp7_iter0 = 1'b0;
#0 ap_enable_reg_pp8_iter0 = 1'b0;
#0 ap_enable_reg_pp11_iter0 = 1'b0;
#0 ap_enable_reg_pp11_iter1 = 1'b0;
#0 ap_enable_reg_pp11_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp7_iter1 = 1'b0;
#0 ap_enable_reg_pp8_iter1 = 1'b0;
#0 ap_enable_reg_pp11_iter4 = 1'b0;
#0 ap_enable_reg_pp11_iter5 = 1'b0;
#0 ap_enable_reg_pp11_iter6 = 1'b0;
#0 ap_enable_reg_pp11_iter7 = 1'b0;
end

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_15_address0),
    .ce0(flatten_4_output_arr_15_ce0),
    .we0(flatten_4_output_arr_15_we0),
    .d0(input_5_input_array_0_q0),
    .q0(flatten_4_output_arr_15_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_14_address0),
    .ce0(flatten_4_output_arr_14_ce0),
    .we0(flatten_4_output_arr_14_we0),
    .d0(input_5_input_array_1_q0),
    .q0(flatten_4_output_arr_14_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_7_address0),
    .ce0(flatten_4_output_arr_7_ce0),
    .we0(flatten_4_output_arr_7_we0),
    .d0(input_5_input_array_2_q0),
    .q0(flatten_4_output_arr_7_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_6_address0),
    .ce0(flatten_4_output_arr_6_ce0),
    .we0(flatten_4_output_arr_6_we0),
    .d0(input_5_input_array_3_q0),
    .q0(flatten_4_output_arr_6_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_5_address0),
    .ce0(flatten_4_output_arr_5_ce0),
    .we0(flatten_4_output_arr_5_we0),
    .d0(input_5_input_array_4_q0),
    .q0(flatten_4_output_arr_5_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_4_address0),
    .ce0(flatten_4_output_arr_4_ce0),
    .we0(flatten_4_output_arr_4_we0),
    .d0(input_5_input_array_5_q0),
    .q0(flatten_4_output_arr_4_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_3_address0),
    .ce0(flatten_4_output_arr_3_ce0),
    .we0(flatten_4_output_arr_3_we0),
    .d0(input_5_input_array_6_q0),
    .q0(flatten_4_output_arr_3_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_2_address0),
    .ce0(flatten_4_output_arr_2_ce0),
    .we0(flatten_4_output_arr_2_we0),
    .d0(input_5_input_array_7_q0),
    .q0(flatten_4_output_arr_2_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_1_address0),
    .ce0(flatten_4_output_arr_1_ce0),
    .we0(flatten_4_output_arr_1_we0),
    .d0(input_5_input_array_8_q0),
    .q0(flatten_4_output_arr_1_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_address0),
    .ce0(flatten_4_output_arr_ce0),
    .we0(flatten_4_output_arr_we0),
    .d0(input_5_input_array_9_q0),
    .q0(flatten_4_output_arr_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_13_address0),
    .ce0(flatten_4_output_arr_13_ce0),
    .we0(flatten_4_output_arr_13_we0),
    .d0(input_5_input_array_10_q0),
    .q0(flatten_4_output_arr_13_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_12_address0),
    .ce0(flatten_4_output_arr_12_ce0),
    .we0(flatten_4_output_arr_12_we0),
    .d0(input_5_input_array_11_q0),
    .q0(flatten_4_output_arr_12_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_11_address0),
    .ce0(flatten_4_output_arr_11_ce0),
    .we0(flatten_4_output_arr_11_we0),
    .d0(input_5_input_array_12_q0),
    .q0(flatten_4_output_arr_11_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_10_address0),
    .ce0(flatten_4_output_arr_10_ce0),
    .we0(flatten_4_output_arr_10_we0),
    .d0(input_5_input_array_13_q0),
    .q0(flatten_4_output_arr_10_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_9_address0),
    .ce0(flatten_4_output_arr_9_ce0),
    .we0(flatten_4_output_arr_9_we0),
    .d0(input_5_input_array_14_q0),
    .q0(flatten_4_output_arr_9_q0)
);

c_mnist_flatten_4bkb #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
flatten_4_output_arr_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flatten_4_output_arr_8_address0),
    .ce0(flatten_4_output_arr_8_ce0),
    .we0(flatten_4_output_arr_8_we0),
    .d0(input_5_input_array_15_q0),
    .q0(flatten_4_output_arr_8_q0)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_address0),
    .ce0(dense_6_output_array_ce0),
    .we0(dense_6_output_array_we0),
    .d0(dense_6_output_array_d0),
    .q0(dense_6_output_array_q0),
    .address1(dense_6_output_array_address1),
    .ce1(dense_6_output_array_ce1),
    .we1(dense_6_output_array_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_1_address0),
    .ce0(dense_6_output_array_1_ce0),
    .we0(dense_6_output_array_1_we0),
    .d0(dense_6_output_array_1_d0),
    .q0(dense_6_output_array_1_q0),
    .address1(dense_6_output_array_1_address1),
    .ce1(dense_6_output_array_1_ce1),
    .we1(dense_6_output_array_1_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_1_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_2_address0),
    .ce0(dense_6_output_array_2_ce0),
    .we0(dense_6_output_array_2_we0),
    .d0(dense_6_output_array_2_d0),
    .q0(dense_6_output_array_2_q0),
    .address1(dense_6_output_array_2_address1),
    .ce1(dense_6_output_array_2_ce1),
    .we1(dense_6_output_array_2_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_2_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_3_address0),
    .ce0(dense_6_output_array_3_ce0),
    .we0(dense_6_output_array_3_we0),
    .d0(dense_6_output_array_3_d0),
    .q0(dense_6_output_array_3_q0),
    .address1(dense_6_output_array_3_address1),
    .ce1(dense_6_output_array_3_ce1),
    .we1(dense_6_output_array_3_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_3_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_4_address0),
    .ce0(dense_6_output_array_4_ce0),
    .we0(dense_6_output_array_4_we0),
    .d0(dense_6_output_array_4_d0),
    .q0(dense_6_output_array_4_q0),
    .address1(dense_6_output_array_4_address1),
    .ce1(dense_6_output_array_4_ce1),
    .we1(dense_6_output_array_4_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_4_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_5_address0),
    .ce0(dense_6_output_array_5_ce0),
    .we0(dense_6_output_array_5_we0),
    .d0(dense_6_output_array_5_d0),
    .q0(dense_6_output_array_5_q0),
    .address1(dense_6_output_array_5_address1),
    .ce1(dense_6_output_array_5_ce1),
    .we1(dense_6_output_array_5_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_5_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_6_address0),
    .ce0(dense_6_output_array_6_ce0),
    .we0(dense_6_output_array_6_we0),
    .d0(dense_6_output_array_6_d0),
    .q0(dense_6_output_array_6_q0),
    .address1(dense_6_output_array_6_address1),
    .ce1(dense_6_output_array_6_ce1),
    .we1(dense_6_output_array_6_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_6_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_7_address0),
    .ce0(dense_6_output_array_7_ce0),
    .we0(dense_6_output_array_7_we0),
    .d0(dense_6_output_array_7_d0),
    .q0(dense_6_output_array_7_q0),
    .address1(dense_6_output_array_7_address1),
    .ce1(dense_6_output_array_7_ce1),
    .we1(dense_6_output_array_7_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_7_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_8_address0),
    .ce0(dense_6_output_array_8_ce0),
    .we0(dense_6_output_array_8_we0),
    .d0(dense_6_output_array_8_d0),
    .q0(dense_6_output_array_8_q0),
    .address1(dense_6_output_array_8_address1),
    .ce1(dense_6_output_array_8_ce1),
    .we1(dense_6_output_array_8_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_8_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_9_address0),
    .ce0(dense_6_output_array_9_ce0),
    .we0(dense_6_output_array_9_we0),
    .d0(dense_6_output_array_9_d0),
    .q0(dense_6_output_array_9_q0),
    .address1(dense_6_output_array_9_address1),
    .ce1(dense_6_output_array_9_ce1),
    .we1(dense_6_output_array_9_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_9_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_10_address0),
    .ce0(dense_6_output_array_10_ce0),
    .we0(dense_6_output_array_10_we0),
    .d0(dense_6_output_array_10_d0),
    .q0(dense_6_output_array_10_q0),
    .address1(dense_6_output_array_10_address1),
    .ce1(dense_6_output_array_10_ce1),
    .we1(dense_6_output_array_10_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_10_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_11_address0),
    .ce0(dense_6_output_array_11_ce0),
    .we0(dense_6_output_array_11_we0),
    .d0(dense_6_output_array_11_d0),
    .q0(dense_6_output_array_11_q0),
    .address1(dense_6_output_array_11_address1),
    .ce1(dense_6_output_array_11_ce1),
    .we1(dense_6_output_array_11_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_11_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_12_address0),
    .ce0(dense_6_output_array_12_ce0),
    .we0(dense_6_output_array_12_we0),
    .d0(dense_6_output_array_12_d0),
    .q0(dense_6_output_array_12_q0),
    .address1(dense_6_output_array_12_address1),
    .ce1(dense_6_output_array_12_ce1),
    .we1(dense_6_output_array_12_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_12_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_13_address0),
    .ce0(dense_6_output_array_13_ce0),
    .we0(dense_6_output_array_13_we0),
    .d0(dense_6_output_array_13_d0),
    .q0(dense_6_output_array_13_q0),
    .address1(dense_6_output_array_13_address1),
    .ce1(dense_6_output_array_13_ce1),
    .we1(dense_6_output_array_13_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_13_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_14_address0),
    .ce0(dense_6_output_array_14_ce0),
    .we0(dense_6_output_array_14_we0),
    .d0(dense_6_output_array_14_d0),
    .q0(dense_6_output_array_14_q0),
    .address1(dense_6_output_array_14_address1),
    .ce1(dense_6_output_array_14_ce1),
    .we1(dense_6_output_array_14_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_14_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_6_output_array_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_output_array_15_address0),
    .ce0(dense_6_output_array_15_ce0),
    .we0(dense_6_output_array_15_we0),
    .d0(dense_6_output_array_15_d0),
    .q0(dense_6_output_array_15_q0),
    .address1(dense_6_output_array_15_address1),
    .ce1(dense_6_output_array_15_ce1),
    .we1(dense_6_output_array_15_we1),
    .d1(32'd0),
    .q1(dense_6_output_array_15_q1)
);

c_mnist_dense_6_bHfu #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
dense_6_bias_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_bias_array_address0),
    .ce0(dense_6_bias_array_ce0),
    .q0(dense_6_bias_array_q0)
);

c_mnist_dense_6_kIfE #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
dense_6_kernel_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_6_kernel_array_address0),
    .ce0(dense_6_kernel_array_ce0),
    .q0(dense_6_kernel_array_q0)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_address0),
    .ce0(dense_7_output_array_ce0),
    .we0(dense_7_output_array_we0),
    .d0(dense_7_output_array_d0),
    .q0(dense_7_output_array_q0),
    .address1(dense_7_output_array_address1),
    .ce1(dense_7_output_array_ce1),
    .we1(dense_7_output_array_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_1_address0),
    .ce0(dense_7_output_array_1_ce0),
    .we0(dense_7_output_array_1_we0),
    .d0(dense_7_output_array_1_d0),
    .q0(dense_7_output_array_1_q0),
    .address1(dense_7_output_array_1_address1),
    .ce1(dense_7_output_array_1_ce1),
    .we1(dense_7_output_array_1_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_1_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_2_address0),
    .ce0(dense_7_output_array_2_ce0),
    .we0(dense_7_output_array_2_we0),
    .d0(dense_7_output_array_2_d0),
    .q0(dense_7_output_array_2_q0),
    .address1(dense_7_output_array_2_address1),
    .ce1(dense_7_output_array_2_ce1),
    .we1(dense_7_output_array_2_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_2_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_3_address0),
    .ce0(dense_7_output_array_3_ce0),
    .we0(dense_7_output_array_3_we0),
    .d0(dense_7_output_array_3_d0),
    .q0(dense_7_output_array_3_q0),
    .address1(dense_7_output_array_3_address1),
    .ce1(dense_7_output_array_3_ce1),
    .we1(dense_7_output_array_3_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_3_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_4_address0),
    .ce0(dense_7_output_array_4_ce0),
    .we0(dense_7_output_array_4_we0),
    .d0(dense_7_output_array_4_d0),
    .q0(dense_7_output_array_4_q0),
    .address1(dense_7_output_array_4_address1),
    .ce1(dense_7_output_array_4_ce1),
    .we1(dense_7_output_array_4_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_4_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_5_address0),
    .ce0(dense_7_output_array_5_ce0),
    .we0(dense_7_output_array_5_we0),
    .d0(dense_7_output_array_5_d0),
    .q0(dense_7_output_array_5_q0),
    .address1(dense_7_output_array_5_address1),
    .ce1(dense_7_output_array_5_ce1),
    .we1(dense_7_output_array_5_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_5_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_6_address0),
    .ce0(dense_7_output_array_6_ce0),
    .we0(dense_7_output_array_6_we0),
    .d0(dense_7_output_array_6_d0),
    .q0(dense_7_output_array_6_q0),
    .address1(dense_7_output_array_6_address1),
    .ce1(dense_7_output_array_6_ce1),
    .we1(dense_7_output_array_6_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_6_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_7_address0),
    .ce0(dense_7_output_array_7_ce0),
    .we0(dense_7_output_array_7_we0),
    .d0(dense_7_output_array_7_d0),
    .q0(dense_7_output_array_7_q0),
    .address1(dense_7_output_array_7_address1),
    .ce1(dense_7_output_array_7_ce1),
    .we1(dense_7_output_array_7_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_7_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_8_address0),
    .ce0(dense_7_output_array_8_ce0),
    .we0(dense_7_output_array_8_we0),
    .d0(dense_7_output_array_8_d0),
    .q0(dense_7_output_array_8_q0),
    .address1(dense_7_output_array_8_address1),
    .ce1(dense_7_output_array_8_ce1),
    .we1(dense_7_output_array_8_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_8_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_9_address0),
    .ce0(dense_7_output_array_9_ce0),
    .we0(dense_7_output_array_9_we0),
    .d0(dense_7_output_array_9_d0),
    .q0(dense_7_output_array_9_q0),
    .address1(dense_7_output_array_9_address1),
    .ce1(dense_7_output_array_9_ce1),
    .we1(dense_7_output_array_9_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_9_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_10_address0),
    .ce0(dense_7_output_array_10_ce0),
    .we0(dense_7_output_array_10_we0),
    .d0(dense_7_output_array_10_d0),
    .q0(dense_7_output_array_10_q0),
    .address1(dense_7_output_array_10_address1),
    .ce1(dense_7_output_array_10_ce1),
    .we1(dense_7_output_array_10_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_10_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_11_address0),
    .ce0(dense_7_output_array_11_ce0),
    .we0(dense_7_output_array_11_we0),
    .d0(dense_7_output_array_11_d0),
    .q0(dense_7_output_array_11_q0),
    .address1(dense_7_output_array_11_address1),
    .ce1(dense_7_output_array_11_ce1),
    .we1(dense_7_output_array_11_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_11_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_12_address0),
    .ce0(dense_7_output_array_12_ce0),
    .we0(dense_7_output_array_12_we0),
    .d0(dense_7_output_array_12_d0),
    .q0(dense_7_output_array_12_q0),
    .address1(dense_7_output_array_12_address1),
    .ce1(dense_7_output_array_12_ce1),
    .we1(dense_7_output_array_12_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_12_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_13_address0),
    .ce0(dense_7_output_array_13_ce0),
    .we0(dense_7_output_array_13_we0),
    .d0(dense_7_output_array_13_d0),
    .q0(dense_7_output_array_13_q0),
    .address1(dense_7_output_array_13_address1),
    .ce1(dense_7_output_array_13_ce1),
    .we1(dense_7_output_array_13_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_13_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_14_address0),
    .ce0(dense_7_output_array_14_ce0),
    .we0(dense_7_output_array_14_we0),
    .d0(dense_7_output_array_14_d0),
    .q0(dense_7_output_array_14_q0),
    .address1(dense_7_output_array_14_address1),
    .ce1(dense_7_output_array_14_ce1),
    .we1(dense_7_output_array_14_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_14_q1)
);

c_mnist_dense_6_orcU #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dense_7_output_array_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_output_array_15_address0),
    .ce0(dense_7_output_array_15_ce0),
    .we0(dense_7_output_array_15_we0),
    .d0(dense_7_output_array_15_d0),
    .q0(dense_7_output_array_15_q0),
    .address1(dense_7_output_array_15_address1),
    .ce1(dense_7_output_array_15_ce1),
    .we1(dense_7_output_array_15_we1),
    .d1(32'd0),
    .q1(dense_7_output_array_15_q1)
);

c_mnist_dense_7_kZio #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
dense_7_kernel_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_kernel_array_address0),
    .ce0(dense_7_kernel_array_ce0),
    .q0(dense_7_kernel_array_q0)
);

c_mnist_dense_7_b0iy #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
dense_7_bias_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_7_bias_array_address0),
    .ce0(dense_7_bias_array_ce0),
    .q0(dense_7_bias_array_q0)
);

c_mnist_dense_8_k1iI #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
dense_8_kernel_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_8_kernel_array_address0),
    .ce0(dense_8_kernel_array_ce0),
    .q0(dense_8_kernel_array_q0)
);

c_mnist_dense_8_b2iS #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
dense_8_bias_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_8_bias_array_address0),
    .ce0(dense_8_bias_array_ce0),
    .q0(dense_8_bias_array_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_address0),
    .ce0(dropout_4_output_arr_ce0),
    .we0(dropout_4_output_arr_we0),
    .d0(dense_6_output_array_q1),
    .q0(dropout_4_output_arr_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_1_address0),
    .ce0(dropout_4_output_arr_1_ce0),
    .we0(dropout_4_output_arr_1_we0),
    .d0(dense_6_output_array_1_q1),
    .q0(dropout_4_output_arr_1_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_2_address0),
    .ce0(dropout_4_output_arr_2_ce0),
    .we0(dropout_4_output_arr_2_we0),
    .d0(dense_6_output_array_2_q1),
    .q0(dropout_4_output_arr_2_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_3_address0),
    .ce0(dropout_4_output_arr_3_ce0),
    .we0(dropout_4_output_arr_3_we0),
    .d0(dense_6_output_array_3_q1),
    .q0(dropout_4_output_arr_3_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_4_address0),
    .ce0(dropout_4_output_arr_4_ce0),
    .we0(dropout_4_output_arr_4_we0),
    .d0(dense_6_output_array_4_q1),
    .q0(dropout_4_output_arr_4_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_5_address0),
    .ce0(dropout_4_output_arr_5_ce0),
    .we0(dropout_4_output_arr_5_we0),
    .d0(dense_6_output_array_5_q1),
    .q0(dropout_4_output_arr_5_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_6_address0),
    .ce0(dropout_4_output_arr_6_ce0),
    .we0(dropout_4_output_arr_6_we0),
    .d0(dense_6_output_array_6_q1),
    .q0(dropout_4_output_arr_6_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_7_address0),
    .ce0(dropout_4_output_arr_7_ce0),
    .we0(dropout_4_output_arr_7_we0),
    .d0(dense_6_output_array_7_q1),
    .q0(dropout_4_output_arr_7_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_8_address0),
    .ce0(dropout_4_output_arr_8_ce0),
    .we0(dropout_4_output_arr_8_we0),
    .d0(dense_6_output_array_8_q1),
    .q0(dropout_4_output_arr_8_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_9_address0),
    .ce0(dropout_4_output_arr_9_ce0),
    .we0(dropout_4_output_arr_9_we0),
    .d0(dense_6_output_array_9_q1),
    .q0(dropout_4_output_arr_9_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_10_address0),
    .ce0(dropout_4_output_arr_10_ce0),
    .we0(dropout_4_output_arr_10_we0),
    .d0(dense_6_output_array_10_q1),
    .q0(dropout_4_output_arr_10_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_11_address0),
    .ce0(dropout_4_output_arr_11_ce0),
    .we0(dropout_4_output_arr_11_we0),
    .d0(dense_6_output_array_11_q1),
    .q0(dropout_4_output_arr_11_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_12_address0),
    .ce0(dropout_4_output_arr_12_ce0),
    .we0(dropout_4_output_arr_12_we0),
    .d0(dense_6_output_array_12_q1),
    .q0(dropout_4_output_arr_12_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_13_address0),
    .ce0(dropout_4_output_arr_13_ce0),
    .we0(dropout_4_output_arr_13_we0),
    .d0(dense_6_output_array_13_q1),
    .q0(dropout_4_output_arr_13_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_14_address0),
    .ce0(dropout_4_output_arr_14_ce0),
    .we0(dropout_4_output_arr_14_we0),
    .d0(dense_6_output_array_14_q1),
    .q0(dropout_4_output_arr_14_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_4_output_arr_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_4_output_arr_15_address0),
    .ce0(dropout_4_output_arr_15_ce0),
    .we0(dropout_4_output_arr_15_we0),
    .d0(dense_6_output_array_15_q1),
    .q0(dropout_4_output_arr_15_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_address0),
    .ce0(dropout_5_output_arr_ce0),
    .we0(dropout_5_output_arr_we0),
    .d0(dense_7_output_array_q1),
    .q0(dropout_5_output_arr_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_1_address0),
    .ce0(dropout_5_output_arr_1_ce0),
    .we0(dropout_5_output_arr_1_we0),
    .d0(dense_7_output_array_1_q1),
    .q0(dropout_5_output_arr_1_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_2_address0),
    .ce0(dropout_5_output_arr_2_ce0),
    .we0(dropout_5_output_arr_2_we0),
    .d0(dense_7_output_array_2_q1),
    .q0(dropout_5_output_arr_2_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_3_address0),
    .ce0(dropout_5_output_arr_3_ce0),
    .we0(dropout_5_output_arr_3_we0),
    .d0(dense_7_output_array_3_q1),
    .q0(dropout_5_output_arr_3_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_4_address0),
    .ce0(dropout_5_output_arr_4_ce0),
    .we0(dropout_5_output_arr_4_we0),
    .d0(dense_7_output_array_4_q1),
    .q0(dropout_5_output_arr_4_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_5_address0),
    .ce0(dropout_5_output_arr_5_ce0),
    .we0(dropout_5_output_arr_5_we0),
    .d0(dense_7_output_array_5_q1),
    .q0(dropout_5_output_arr_5_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_6_address0),
    .ce0(dropout_5_output_arr_6_ce0),
    .we0(dropout_5_output_arr_6_we0),
    .d0(dense_7_output_array_6_q1),
    .q0(dropout_5_output_arr_6_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_7_address0),
    .ce0(dropout_5_output_arr_7_ce0),
    .we0(dropout_5_output_arr_7_we0),
    .d0(dense_7_output_array_7_q1),
    .q0(dropout_5_output_arr_7_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_8_address0),
    .ce0(dropout_5_output_arr_8_ce0),
    .we0(dropout_5_output_arr_8_we0),
    .d0(dense_7_output_array_8_q1),
    .q0(dropout_5_output_arr_8_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_9_address0),
    .ce0(dropout_5_output_arr_9_ce0),
    .we0(dropout_5_output_arr_9_we0),
    .d0(dense_7_output_array_9_q1),
    .q0(dropout_5_output_arr_9_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_10_address0),
    .ce0(dropout_5_output_arr_10_ce0),
    .we0(dropout_5_output_arr_10_we0),
    .d0(dense_7_output_array_10_q1),
    .q0(dropout_5_output_arr_10_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_11_address0),
    .ce0(dropout_5_output_arr_11_ce0),
    .we0(dropout_5_output_arr_11_we0),
    .d0(dense_7_output_array_11_q1),
    .q0(dropout_5_output_arr_11_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_12_address0),
    .ce0(dropout_5_output_arr_12_ce0),
    .we0(dropout_5_output_arr_12_we0),
    .d0(dense_7_output_array_12_q1),
    .q0(dropout_5_output_arr_12_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_13_address0),
    .ce0(dropout_5_output_arr_13_ce0),
    .we0(dropout_5_output_arr_13_we0),
    .d0(dense_7_output_array_13_q1),
    .q0(dropout_5_output_arr_13_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_14_address0),
    .ce0(dropout_5_output_arr_14_ce0),
    .we0(dropout_5_output_arr_14_we0),
    .d0(dense_7_output_array_14_q1),
    .q0(dropout_5_output_arr_14_q0)
);

c_mnist_dropout_43i2 #(
    .DataWidth( 32 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
dropout_5_output_arr_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dropout_5_output_arr_15_address0),
    .ce0(dropout_5_output_arr_15_ce0),
    .we0(dropout_5_output_arr_15_we0),
    .d0(dense_7_output_array_15_q1),
    .q0(dropout_5_output_arr_15_q0)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3985_p0),
    .din1(grp_fu_3985_p1),
    .ce(1'b1),
    .dout(grp_fu_3985_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_1_reg_10268),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4044_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_2_reg_10273),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4049_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_3_reg_10278),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4054_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_4_reg_10283),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4059_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_5_reg_10288),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4064_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_6_reg_10293),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4069_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_7_reg_10298),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4074_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_8_reg_10303),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4079_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_9_reg_10308),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4084_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_s_reg_10313),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4089_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_10_reg_10318),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4094_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_11_reg_10323),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4099_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_12_reg_10328),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4104_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_13_reg_10333),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4109_p2)
);

c_mnist_fadd_32nsbzo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fadd_32nsbzo_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_14_reg_10338),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_4114_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4119_p0),
    .din1(grp_fu_4119_p1),
    .ce(1'b1),
    .dout(grp_fu_4119_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_51_reg_9892),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4124_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_53_reg_9900),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4129_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_55_reg_9908),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4134_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_57_reg_9916),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4139_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_59_reg_9924),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4144_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_61_reg_9932),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4149_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_63_reg_9940),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4154_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_65_reg_9948),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4159_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_67_reg_9956),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4164_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_69_reg_9964),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4169_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_71_reg_9972),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4174_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_73_reg_9980),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4179_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_75_reg_9988),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4184_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_77_reg_9996),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4189_p2)
);

c_mnist_fmul_32nsbAo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
c_mnist_fmul_32nsbAo_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_8_output_array_79_reg_10004),
    .din1(32'd1045220557),
    .ce(1'b1),
    .dout(grp_fu_4194_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U33(
    .din0(grp_fu_4199_p0),
    .din1(grp_fu_4199_p1),
    .opcode(5'd5),
    .dout(grp_fu_4199_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U34(
    .din0(grp_fu_4205_p0),
    .din1(grp_fu_4205_p1),
    .opcode(grp_fu_4205_opcode),
    .dout(grp_fu_4205_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U35(
    .din0(grp_fu_4211_p0),
    .din1(grp_fu_4211_p1),
    .opcode(5'd5),
    .dout(grp_fu_4211_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U36(
    .din0(grp_fu_4217_p0),
    .din1(grp_fu_4217_p1),
    .opcode(grp_fu_4217_opcode),
    .dout(grp_fu_4217_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U37(
    .din0(grp_fu_4223_p0),
    .din1(grp_fu_4223_p1),
    .opcode(5'd5),
    .dout(grp_fu_4223_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U38(
    .din0(grp_fu_4229_p0),
    .din1(grp_fu_4229_p1),
    .opcode(grp_fu_4229_opcode),
    .dout(grp_fu_4229_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U39(
    .din0(grp_fu_4235_p0),
    .din1(grp_fu_4235_p1),
    .opcode(5'd5),
    .dout(grp_fu_4235_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U40(
    .din0(grp_fu_4241_p0),
    .din1(grp_fu_4241_p1),
    .opcode(grp_fu_4241_opcode),
    .dout(grp_fu_4241_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U41(
    .din0(grp_fu_4247_p0),
    .din1(grp_fu_4247_p1),
    .opcode(5'd5),
    .dout(grp_fu_4247_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U42(
    .din0(grp_fu_4253_p0),
    .din1(grp_fu_4253_p1),
    .opcode(grp_fu_4253_opcode),
    .dout(grp_fu_4253_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U43(
    .din0(grp_fu_4259_p0),
    .din1(grp_fu_4259_p1),
    .opcode(5'd5),
    .dout(grp_fu_4259_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U44(
    .din0(grp_fu_4265_p0),
    .din1(grp_fu_4265_p1),
    .opcode(grp_fu_4265_opcode),
    .dout(grp_fu_4265_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U45(
    .din0(grp_fu_4271_p0),
    .din1(grp_fu_4271_p1),
    .opcode(5'd5),
    .dout(grp_fu_4271_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U46(
    .din0(grp_fu_4277_p0),
    .din1(grp_fu_4277_p1),
    .opcode(grp_fu_4277_opcode),
    .dout(grp_fu_4277_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U47(
    .din0(grp_fu_4283_p0),
    .din1(grp_fu_4283_p1),
    .opcode(5'd5),
    .dout(grp_fu_4283_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U48(
    .din0(grp_fu_4289_p0),
    .din1(grp_fu_4289_p1),
    .opcode(grp_fu_4289_opcode),
    .dout(grp_fu_4289_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U49(
    .din0(dense_8_output_array_65_reg_9948),
    .din1(32'd3223322624),
    .opcode(5'd5),
    .dout(tmp_270_fu_4327_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U50(
    .din0(dense_8_output_array_65_reg_9948),
    .din1(32'd1075838976),
    .opcode(5'd3),
    .dout(tmp_272_fu_4332_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U51(
    .din0(dense_8_output_array_67_reg_9956),
    .din1(32'd3223322624),
    .opcode(5'd5),
    .dout(tmp_277_fu_4337_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U52(
    .din0(dense_8_output_array_67_reg_9956),
    .din1(32'd1075838976),
    .opcode(5'd3),
    .dout(tmp_279_fu_4342_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U53(
    .din0(dense_8_output_array_69_reg_9964),
    .din1(32'd3223322624),
    .opcode(5'd5),
    .dout(tmp_284_fu_4347_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U54(
    .din0(dense_8_output_array_69_reg_9964),
    .din1(32'd1075838976),
    .opcode(5'd3),
    .dout(tmp_286_fu_4352_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U55(
    .din0(dense_8_output_array_71_reg_9972),
    .din1(32'd3223322624),
    .opcode(5'd5),
    .dout(tmp_291_fu_4357_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U56(
    .din0(dense_8_output_array_71_reg_9972),
    .din1(32'd1075838976),
    .opcode(5'd3),
    .dout(tmp_293_fu_4362_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U57(
    .din0(dense_8_output_array_73_reg_9980),
    .din1(32'd3223322624),
    .opcode(5'd5),
    .dout(tmp_298_fu_4367_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U58(
    .din0(dense_8_output_array_73_reg_9980),
    .din1(32'd1075838976),
    .opcode(5'd3),
    .dout(tmp_300_fu_4372_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U59(
    .din0(dense_8_output_array_75_reg_9988),
    .din1(32'd3223322624),
    .opcode(5'd5),
    .dout(tmp_305_fu_4377_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U60(
    .din0(dense_8_output_array_75_reg_9988),
    .din1(32'd1075838976),
    .opcode(5'd3),
    .dout(tmp_307_fu_4382_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U61(
    .din0(dense_8_output_array_77_reg_9996),
    .din1(32'd3223322624),
    .opcode(5'd5),
    .dout(tmp_312_fu_4387_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U62(
    .din0(dense_8_output_array_77_reg_9996),
    .din1(32'd1075838976),
    .opcode(5'd3),
    .dout(tmp_314_fu_4392_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U63(
    .din0(dense_8_output_array_79_reg_10004),
    .din1(32'd3223322624),
    .opcode(5'd5),
    .dout(tmp_319_fu_4397_p2)
);

c_mnist_fcmp_32nsbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
c_mnist_fcmp_32nsbBo_U64(
    .din0(dense_8_output_array_79_reg_10004),
    .din1(32'd1075838976),
    .opcode(5'd3),
    .dout(tmp_321_fu_4402_p2)
);

c_mnist_mux_1664_bCo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
c_mnist_mux_1664_bCo_U65(
    .din0(dense_6_output_array_q0),
    .din1(dense_6_output_array_1_q0),
    .din2(dense_6_output_array_2_q0),
    .din3(dense_6_output_array_3_q0),
    .din4(dense_6_output_array_4_q0),
    .din5(dense_6_output_array_5_q0),
    .din6(dense_6_output_array_6_q0),
    .din7(dense_6_output_array_7_q0),
    .din8(dense_6_output_array_8_q0),
    .din9(dense_6_output_array_9_q0),
    .din10(dense_6_output_array_10_q0),
    .din11(dense_6_output_array_11_q0),
    .din12(dense_6_output_array_12_q0),
    .din13(dense_6_output_array_13_q0),
    .din14(dense_6_output_array_14_q0),
    .din15(dense_6_output_array_15_q0),
    .din16(tmp_22_fu_4726_p17),
    .dout(tmp_22_fu_4726_p18)
);

c_mnist_mux_1664_bCo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
c_mnist_mux_1664_bCo_U66(
    .din0(flatten_4_output_arr_15_q0),
    .din1(flatten_4_output_arr_14_q0),
    .din2(flatten_4_output_arr_7_q0),
    .din3(flatten_4_output_arr_6_q0),
    .din4(flatten_4_output_arr_5_q0),
    .din5(flatten_4_output_arr_4_q0),
    .din6(flatten_4_output_arr_3_q0),
    .din7(flatten_4_output_arr_2_q0),
    .din8(flatten_4_output_arr_1_q0),
    .din9(flatten_4_output_arr_q0),
    .din10(flatten_4_output_arr_13_q0),
    .din11(flatten_4_output_arr_12_q0),
    .din12(flatten_4_output_arr_11_q0),
    .din13(flatten_4_output_arr_10_q0),
    .din14(flatten_4_output_arr_9_q0),
    .din15(flatten_4_output_arr_8_q0),
    .din16(tmp_33_fu_4823_p17),
    .dout(tmp_33_fu_4823_p18)
);

c_mnist_mux_1664_bCo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
c_mnist_mux_1664_bCo_U67(
    .din0(dense_7_output_array_q0),
    .din1(dense_7_output_array_1_q0),
    .din2(dense_7_output_array_2_q0),
    .din3(dense_7_output_array_3_q0),
    .din4(dense_7_output_array_4_q0),
    .din5(dense_7_output_array_5_q0),
    .din6(dense_7_output_array_6_q0),
    .din7(dense_7_output_array_7_q0),
    .din8(dense_7_output_array_8_q0),
    .din9(dense_7_output_array_9_q0),
    .din10(dense_7_output_array_10_q0),
    .din11(dense_7_output_array_11_q0),
    .din12(dense_7_output_array_12_q0),
    .din13(dense_7_output_array_13_q0),
    .din14(dense_7_output_array_14_q0),
    .din15(dense_7_output_array_15_q0),
    .din16(sum_fu_5850_p17),
    .dout(sum_fu_5850_p18)
);

c_mnist_mux_1664_bCo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
c_mnist_mux_1664_bCo_U68(
    .din0(dropout_4_output_arr_q0),
    .din1(dropout_4_output_arr_1_q0),
    .din2(dropout_4_output_arr_2_q0),
    .din3(dropout_4_output_arr_3_q0),
    .din4(dropout_4_output_arr_4_q0),
    .din5(dropout_4_output_arr_5_q0),
    .din6(dropout_4_output_arr_6_q0),
    .din7(dropout_4_output_arr_7_q0),
    .din8(dropout_4_output_arr_8_q0),
    .din9(dropout_4_output_arr_9_q0),
    .din10(dropout_4_output_arr_10_q0),
    .din11(dropout_4_output_arr_11_q0),
    .din12(dropout_4_output_arr_12_q0),
    .din13(dropout_4_output_arr_13_q0),
    .din14(dropout_4_output_arr_14_q0),
    .din15(dropout_4_output_arr_15_q0),
    .din16(tmp_101_fu_5952_p17),
    .dout(tmp_101_fu_5952_p18)
);

c_mnist_mux_1664_bCo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
c_mnist_mux_1664_bCo_U69(
    .din0(dense_8_output_array_0_q0),
    .din1(dense_8_output_array_1_q0),
    .din2(dense_8_output_array_2_q0),
    .din3(dense_8_output_array_3_q0),
    .din4(dense_8_output_array_4_q0),
    .din5(dense_8_output_array_5_q0),
    .din6(dense_8_output_array_6_q0),
    .din7(dense_8_output_array_7_q0),
    .din8(dense_8_output_array_8_q0),
    .din9(dense_8_output_array_9_q0),
    .din10(dense_8_output_array_10_q0),
    .din11(dense_8_output_array_11_q0),
    .din12(dense_8_output_array_12_q0),
    .din13(dense_8_output_array_13_q0),
    .din14(dense_8_output_array_14_q0),
    .din15(dense_8_output_array_15_q0),
    .din16(sum_5_fu_6959_p17),
    .dout(sum_5_fu_6959_p18)
);

c_mnist_mux_1664_bCo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
c_mnist_mux_1664_bCo_U70(
    .din0(dropout_5_output_arr_q0),
    .din1(dropout_5_output_arr_1_q0),
    .din2(dropout_5_output_arr_2_q0),
    .din3(dropout_5_output_arr_3_q0),
    .din4(dropout_5_output_arr_4_q0),
    .din5(dropout_5_output_arr_5_q0),
    .din6(dropout_5_output_arr_6_q0),
    .din7(dropout_5_output_arr_7_q0),
    .din8(dropout_5_output_arr_8_q0),
    .din9(dropout_5_output_arr_9_q0),
    .din10(dropout_5_output_arr_10_q0),
    .din11(dropout_5_output_arr_11_q0),
    .din12(dropout_5_output_arr_12_q0),
    .din13(dropout_5_output_arr_13_q0),
    .din14(dropout_5_output_arr_14_q0),
    .din15(dropout_5_output_arr_15_q0),
    .din16(tmp_224_fu_7092_p17),
    .dout(tmp_224_fu_7092_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_predicate_tran3to4_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp10_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp10_stage0_subdone) & (1'b1 == ap_condition_pp10_exit_iter0_state57) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
            ap_enable_reg_pp10_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state56)) begin
            ap_enable_reg_pp10_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp10_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp10_exit_iter0_state57) & (((1'b0 == ap_block_pp10_stage4_subdone) & (1'b1 == ap_CS_fsm_pp10_stage4)) | ((1'b0 == ap_block_pp10_stage2_subdone) & (1'b1 == ap_CS_fsm_pp10_stage2))))) begin
            ap_enable_reg_pp10_iter1 <= (1'b1 ^ ap_condition_pp10_exit_iter0_state57);
        end else if ((((1'b0 == ap_block_pp10_stage4_subdone) & (1'b1 == ap_CS_fsm_pp10_stage4)) | ((1'b0 == ap_block_pp10_stage2_subdone) & (1'b1 == ap_CS_fsm_pp10_stage2)))) begin
            ap_enable_reg_pp10_iter1 <= ap_enable_reg_pp10_iter0;
        end else if ((1'b1 == ap_CS_fsm_state56)) begin
            ap_enable_reg_pp10_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter0 <= 1'b0;
    end else begin
        if (((ap_predicate_tran78to79_state71 == 1'b1) & (1'b0 == ap_block_pp11_stage0_subdone) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
            ap_enable_reg_pp11_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state55) & (exitcond_flatten9_fu_6859_p2 == 1'd1))) begin
            ap_enable_reg_pp11_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp11_stage0_subdone)) begin
            ap_enable_reg_pp11_iter1 <= ap_enable_reg_pp11_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp11_stage0_subdone)) begin
            ap_enable_reg_pp11_iter2 <= ap_enable_reg_pp11_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp11_stage0_subdone)) begin
            ap_enable_reg_pp11_iter3 <= ap_enable_reg_pp11_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp11_stage0_subdone)) begin
            ap_enable_reg_pp11_iter4 <= ap_enable_reg_pp11_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp11_stage0_subdone)) begin
            ap_enable_reg_pp11_iter5 <= ap_enable_reg_pp11_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp11_stage0_subdone)) begin
            ap_enable_reg_pp11_iter6 <= ap_enable_reg_pp11_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp11_stage0_subdone)) begin
            ap_enable_reg_pp11_iter7 <= ap_enable_reg_pp11_iter6;
        end else if (((1'b1 == ap_CS_fsm_state55) & (exitcond_flatten9_fu_6859_p2 == 1'd1))) begin
            ap_enable_reg_pp11_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state9) & (((1'b0 == ap_block_pp2_stage4_subdone) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_CS_fsm_pp2_stage2))))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state9);
        end else if ((((1'b0 == ap_block_pp2_stage4_subdone) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state23) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (exitcond8_fu_4668_p2 == 1'd1))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state23))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state23);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (exitcond8_fu_4668_p2 == 1'd1))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state26) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state26))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state26);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state33) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp6_exit_iter0_state33) & (((1'b0 == ap_block_pp6_stage4_subdone) & (1'b1 == ap_CS_fsm_pp6_stage4)) | ((1'b0 == ap_block_pp6_stage2_subdone) & (1'b1 == ap_CS_fsm_pp6_stage2))))) begin
            ap_enable_reg_pp6_iter1 <= (1'b1 ^ ap_condition_pp6_exit_iter0_state33);
        end else if ((((1'b0 == ap_block_pp6_stage4_subdone) & (1'b1 == ap_CS_fsm_pp6_stage4)) | ((1'b0 == ap_block_pp6_stage2_subdone) & (1'b1 == ap_CS_fsm_pp6_stage2)))) begin
            ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
        end else if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_enable_reg_pp6_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter0 <= 1'b0;
    end else begin
        if (((ap_predicate_tran48to49_state47 == 1'b1) & (1'b0 == ap_block_pp7_stage0_subdone) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
            ap_enable_reg_pp7_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state31) & (exitcond_flatten_fu_5677_p2 == 1'd1))) begin
            ap_enable_reg_pp7_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp7_stage0_subdone)) begin
            ap_enable_reg_pp7_iter1 <= ap_enable_reg_pp7_iter0;
        end else if (((1'b1 == ap_CS_fsm_state31) & (exitcond_flatten_fu_5677_p2 == 1'd1))) begin
            ap_enable_reg_pp7_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp8_iter0 <= 1'b0;
    end else begin
        if (((ap_predicate_tran51to52_state50 == 1'b1) & (1'b0 == ap_block_pp8_stage0_subdone) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
            ap_enable_reg_pp8_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state49)) begin
            ap_enable_reg_pp8_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp8_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp8_stage0_subdone)) begin
            ap_enable_reg_pp8_iter1 <= ap_enable_reg_pp8_iter0;
        end else if ((1'b1 == ap_CS_fsm_state49)) begin
            ap_enable_reg_pp8_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (exitcond_flatten9_fu_6859_p2 == 1'd1))) begin
        i_11_reg_3974 <= 64'd0;
    end else if (((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_fu_7201_p2 == 1'd0) & (exitcond_8_fu_7189_p2 == 1'd0) & (exitcond_2_fu_7177_p2 == 1'd0) & (exitcond_fu_7135_p2 == 1'd0))) begin
        i_11_reg_3974 <= i_28_3_fu_7207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0))) begin
        i_2_reg_3729 <= i_16_s_fu_4662_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_2_reg_3729 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) & (exitcond4_s_fu_6847_p2 == 1'd0) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0))) begin
        i_3_reg_3907 <= i_26_3_fu_6853_p2;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        i_3_reg_3907 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond8_fu_4668_p2 == 1'd1))) begin
        i_4_reg_3785 <= 10'd0;
    end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond2_fu_4867_p2 == 1'd0))) begin
        i_4_reg_3785 <= i_19_s_fu_4903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        i_5_reg_3896 <= 9'd0;
    end else if (((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_19_8_fu_6769_p2 == 1'd1) & (tmp_93_fu_6727_p2 == 1'd1))) begin
        i_5_reg_3896 <= i_25_1_fu_6775_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i_6_reg_3796 <= 10'd0;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_fu_5581_p2 == 1'd1))) begin
        i_6_reg_3796 <= i_20_s_fu_5617_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        i_7_reg_3807 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0))) begin
        i_7_reg_3807 <= i_21_1_fu_5671_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        i_8_reg_3829 <= i_8_mid2_reg_9083;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        i_8_reg_3829 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (exitcond_flatten_fu_5677_p2 == 1'd1))) begin
        i_9_reg_3885 <= 64'd0;
    end else if (((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (exitcond5_8_fu_6043_p2 == 1'd0) & (exitcond5_fu_6001_p2 == 1'd0))) begin
        i_9_reg_3885 <= i_23_1_fu_6049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_19_fu_4615_p2 == 1'd1) & (tmp_16_fu_4604_p2 == 1'd1) & (tmp_14_fu_4593_p2 == 1'd1) & (tmp_12_fu_4582_p2 == 1'd1) & (tmp_11_fu_4571_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        i_reg_3718 <= i_14_15_fu_4620_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_3718 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        i_s_reg_3929 <= i_mid2_reg_9623;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        i_s_reg_3929 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        indvar_flatten7_reg_3918 <= indvar_flatten_next8_reg_9603;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        indvar_flatten7_reg_3918 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        indvar_flatten_reg_3818 <= indvar_flatten_next_reg_8975;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        indvar_flatten_reg_3818 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        j3_reg_3941 <= j_3_fu_7130_p2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        j3_reg_3941 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        j7_reg_3841 <= j_2_fu_5996_p2;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        j7_reg_3841 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        j_reg_3740 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        j_reg_3740 <= j_1_reg_8470;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter1 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001) & (exitcond1_reg_9643 == 1'd0))) begin
        k3_reg_3963 <= k_3_reg_9647;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        k3_reg_3963 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001) & (exitcond6_reg_9103 == 1'd0))) begin
        k9_reg_3862 <= k_2_reg_9107;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        k9_reg_3862 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond7_reg_8574 == 1'd0))) begin
        k_reg_3752 <= k_1_reg_8578;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        k_reg_3752 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001) & (exitcond6_reg_9103 == 1'd0))) begin
        phi_mul1_reg_3873 <= next_mul1_reg_9212;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        phi_mul1_reg_3873 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond7_reg_8574 == 1'd0))) begin
        phi_mul_reg_3773 <= next_mul_reg_8683;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        phi_mul_reg_3773 <= 20'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (exitcond7_reg_8574_pp2_iter1_reg == 1'd0))) begin
        sum1_reg_3763 <= grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sum1_reg_3763 <= tmp_22_fu_4726_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage2) & (1'b0 == ap_block_pp10_stage2_11001) & (exitcond1_reg_9643_pp10_iter1_reg == 1'd0))) begin
        sum7_reg_3953 <= grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sum7_reg_3953 <= sum_5_fu_6959_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2) & (1'b0 == ap_block_pp6_stage2_11001) & (exitcond6_reg_9103_pp6_iter1_reg == 1'd0))) begin
        sum8_reg_3852 <= grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        sum8_reg_3852 <= sum_fu_5850_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (exitcond_flatten_fu_5677_p2 == 1'd0))) begin
        arrayNo_trunc3_reg_8993 <= arrayNo_trunc3_fu_5765_p2;
        dense_7_output_array_32_reg_8998[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_33_reg_9003[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_34_reg_9008[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_35_reg_9013[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_36_reg_9018[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_37_reg_9023[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_38_reg_9028[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_39_reg_9033[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_40_reg_9038[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_41_reg_9043[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_42_reg_9048[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_43_reg_9053[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_44_reg_9058[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_45_reg_9063[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_46_reg_9068[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        dense_7_output_array_47_reg_9073[4 : 0] <= newIndex9_cast_fu_5781_p1[4 : 0];
        exitcond10_reg_8980 <= exitcond10_fu_5689_p2;
        j7_mid2_reg_8986 <= j7_mid2_fu_5695_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001) & (exitcond1_fu_6997_p2 == 1'd0))) begin
        arrayNo_trunc5_reg_9652 <= arrayNo_trunc5_fu_7018_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond7_reg_8574 == 1'd0))) begin
        dense_6_kernel_array_2_reg_8678 <= dense_6_kernel_array_q0;
        tmp_33_reg_8673 <= tmp_33_fu_4823_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond2_fu_4867_p2 == 1'd0))) begin
        dense_6_output_array_100_reg_8774 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_103_reg_8780 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_106_reg_8786 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_109_reg_8792 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_64_reg_8708 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_67_reg_8702 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_70_reg_8714 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_73_reg_8720 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_76_reg_8726 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_79_reg_8732 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_82_reg_8738 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_85_reg_8744 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_88_reg_8750 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_91_reg_8756 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_94_reg_8762 <= newIndex4_cast_fu_4883_p1;
        dense_6_output_array_97_reg_8768 <= newIndex4_cast_fu_4883_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond8_fu_4668_p2 == 1'd0))) begin
        dense_6_output_array_32_reg_8475 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_33_reg_8480 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_34_reg_8485 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_35_reg_8490 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_36_reg_8495 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_37_reg_8500 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_38_reg_8505 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_39_reg_8510 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_40_reg_8515 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_41_reg_8520 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_42_reg_8525 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_43_reg_8530 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_44_reg_8535 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_45_reg_8540 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_46_reg_8545 <= newIndex2_cast_fu_4690_p1;
        dense_6_output_array_47_reg_8550 <= newIndex2_cast_fu_4690_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage1) & (1'b0 == ap_block_pp6_stage1_11001) & (exitcond6_reg_9103 == 1'd0))) begin
        dense_7_kernel_array_2_reg_9207 <= dense_7_kernel_array_q0;
        tmp_101_reg_9202 <= tmp_101_fu_5952_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (exitcond5_fu_6001_p2 == 1'd0))) begin
        dense_7_output_array_64_reg_9242 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_66_reg_9236 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_68_reg_9248 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_70_reg_9254 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_72_reg_9260 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_74_reg_9266 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_76_reg_9272 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_78_reg_9278 <= newIndex8_cast_fu_6017_p1;
        exitcond5_8_reg_9284 <= exitcond5_8_fu_6043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (exitcond5_8_fu_6043_p2 == 1'd0) & (exitcond5_fu_6001_p2 == 1'd0))) begin
        dense_7_output_array_80_reg_9294 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_82_reg_9288 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_84_reg_9300 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_86_reg_9306 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_88_reg_9312 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_90_reg_9318 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_92_reg_9324 <= newIndex8_cast_fu_6017_p1;
        dense_7_output_array_94_reg_9330 <= newIndex8_cast_fu_6017_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp10_stage1_11001) & (1'b1 == ap_CS_fsm_pp10_stage1) & (exitcond1_reg_9643 == 1'd0))) begin
        dense_8_kernel_array_2_reg_9747 <= dense_8_kernel_array_q0;
        tmp_224_reg_9742 <= tmp_224_fu_7092_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_fu_7135_p2 == 1'd0))) begin
        dense_8_output_array_48_reg_9771 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_50_reg_9777 <= newIndex13_cast_fu_7151_p1;
        exitcond_2_reg_9783 <= exitcond_2_fu_7177_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_48_reg_9771_pp11_iter1_reg <= dense_8_output_array_48_reg_9771;
        dense_8_output_array_50_reg_9777_pp11_iter1_reg <= dense_8_output_array_50_reg_9777;
        dense_8_output_array_52_reg_9787_pp11_iter1_reg <= dense_8_output_array_52_reg_9787;
        dense_8_output_array_54_reg_9793_pp11_iter1_reg <= dense_8_output_array_54_reg_9793;
        dense_8_output_array_56_reg_9799_pp11_iter1_reg <= dense_8_output_array_56_reg_9799;
        dense_8_output_array_58_reg_9805_pp11_iter1_reg <= dense_8_output_array_58_reg_9805;
        dense_8_output_array_60_reg_9811_pp11_iter1_reg <= dense_8_output_array_60_reg_9811;
        dense_8_output_array_62_reg_9817_pp11_iter1_reg <= dense_8_output_array_62_reg_9817;
        dense_8_output_array_64_reg_9827_pp11_iter1_reg <= dense_8_output_array_64_reg_9827;
        dense_8_output_array_66_reg_9833_pp11_iter1_reg <= dense_8_output_array_66_reg_9833;
        dense_8_output_array_68_reg_9843_pp11_iter1_reg <= dense_8_output_array_68_reg_9843;
        dense_8_output_array_70_reg_9849_pp11_iter1_reg <= dense_8_output_array_70_reg_9849;
        dense_8_output_array_72_reg_9855_pp11_iter1_reg <= dense_8_output_array_72_reg_9855;
        dense_8_output_array_74_reg_9861_pp11_iter1_reg <= dense_8_output_array_74_reg_9861;
        dense_8_output_array_76_reg_9867_pp11_iter1_reg <= dense_8_output_array_76_reg_9867;
        dense_8_output_array_78_reg_9873_pp11_iter1_reg <= dense_8_output_array_78_reg_9873;
        exitcond_2_reg_9783_pp11_iter1_reg <= exitcond_2_reg_9783;
        exitcond_8_reg_9823_pp11_iter1_reg <= exitcond_8_reg_9823;
        exitcond_reg_9767 <= exitcond_fu_7135_p2;
        exitcond_reg_9767_pp11_iter1_reg <= exitcond_reg_9767;
        exitcond_s_reg_9839_pp11_iter1_reg <= exitcond_s_reg_9839;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp11_stage0_11001)) begin
        dense_8_output_array_48_reg_9771_pp11_iter2_reg <= dense_8_output_array_48_reg_9771_pp11_iter1_reg;
        dense_8_output_array_48_reg_9771_pp11_iter3_reg <= dense_8_output_array_48_reg_9771_pp11_iter2_reg;
        dense_8_output_array_48_reg_9771_pp11_iter4_reg <= dense_8_output_array_48_reg_9771_pp11_iter3_reg;
        dense_8_output_array_48_reg_9771_pp11_iter5_reg <= dense_8_output_array_48_reg_9771_pp11_iter4_reg;
        dense_8_output_array_48_reg_9771_pp11_iter6_reg <= dense_8_output_array_48_reg_9771_pp11_iter5_reg;
        dense_8_output_array_50_reg_9777_pp11_iter2_reg <= dense_8_output_array_50_reg_9777_pp11_iter1_reg;
        dense_8_output_array_50_reg_9777_pp11_iter3_reg <= dense_8_output_array_50_reg_9777_pp11_iter2_reg;
        dense_8_output_array_50_reg_9777_pp11_iter4_reg <= dense_8_output_array_50_reg_9777_pp11_iter3_reg;
        dense_8_output_array_50_reg_9777_pp11_iter5_reg <= dense_8_output_array_50_reg_9777_pp11_iter4_reg;
        dense_8_output_array_50_reg_9777_pp11_iter6_reg <= dense_8_output_array_50_reg_9777_pp11_iter5_reg;
        dense_8_output_array_52_reg_9787_pp11_iter2_reg <= dense_8_output_array_52_reg_9787_pp11_iter1_reg;
        dense_8_output_array_52_reg_9787_pp11_iter3_reg <= dense_8_output_array_52_reg_9787_pp11_iter2_reg;
        dense_8_output_array_52_reg_9787_pp11_iter4_reg <= dense_8_output_array_52_reg_9787_pp11_iter3_reg;
        dense_8_output_array_52_reg_9787_pp11_iter5_reg <= dense_8_output_array_52_reg_9787_pp11_iter4_reg;
        dense_8_output_array_52_reg_9787_pp11_iter6_reg <= dense_8_output_array_52_reg_9787_pp11_iter5_reg;
        dense_8_output_array_54_reg_9793_pp11_iter2_reg <= dense_8_output_array_54_reg_9793_pp11_iter1_reg;
        dense_8_output_array_54_reg_9793_pp11_iter3_reg <= dense_8_output_array_54_reg_9793_pp11_iter2_reg;
        dense_8_output_array_54_reg_9793_pp11_iter4_reg <= dense_8_output_array_54_reg_9793_pp11_iter3_reg;
        dense_8_output_array_54_reg_9793_pp11_iter5_reg <= dense_8_output_array_54_reg_9793_pp11_iter4_reg;
        dense_8_output_array_54_reg_9793_pp11_iter6_reg <= dense_8_output_array_54_reg_9793_pp11_iter5_reg;
        dense_8_output_array_56_reg_9799_pp11_iter2_reg <= dense_8_output_array_56_reg_9799_pp11_iter1_reg;
        dense_8_output_array_56_reg_9799_pp11_iter3_reg <= dense_8_output_array_56_reg_9799_pp11_iter2_reg;
        dense_8_output_array_56_reg_9799_pp11_iter4_reg <= dense_8_output_array_56_reg_9799_pp11_iter3_reg;
        dense_8_output_array_56_reg_9799_pp11_iter5_reg <= dense_8_output_array_56_reg_9799_pp11_iter4_reg;
        dense_8_output_array_56_reg_9799_pp11_iter6_reg <= dense_8_output_array_56_reg_9799_pp11_iter5_reg;
        dense_8_output_array_58_reg_9805_pp11_iter2_reg <= dense_8_output_array_58_reg_9805_pp11_iter1_reg;
        dense_8_output_array_58_reg_9805_pp11_iter3_reg <= dense_8_output_array_58_reg_9805_pp11_iter2_reg;
        dense_8_output_array_58_reg_9805_pp11_iter4_reg <= dense_8_output_array_58_reg_9805_pp11_iter3_reg;
        dense_8_output_array_58_reg_9805_pp11_iter5_reg <= dense_8_output_array_58_reg_9805_pp11_iter4_reg;
        dense_8_output_array_58_reg_9805_pp11_iter6_reg <= dense_8_output_array_58_reg_9805_pp11_iter5_reg;
        dense_8_output_array_60_reg_9811_pp11_iter2_reg <= dense_8_output_array_60_reg_9811_pp11_iter1_reg;
        dense_8_output_array_60_reg_9811_pp11_iter3_reg <= dense_8_output_array_60_reg_9811_pp11_iter2_reg;
        dense_8_output_array_60_reg_9811_pp11_iter4_reg <= dense_8_output_array_60_reg_9811_pp11_iter3_reg;
        dense_8_output_array_60_reg_9811_pp11_iter5_reg <= dense_8_output_array_60_reg_9811_pp11_iter4_reg;
        dense_8_output_array_60_reg_9811_pp11_iter6_reg <= dense_8_output_array_60_reg_9811_pp11_iter5_reg;
        dense_8_output_array_62_reg_9817_pp11_iter2_reg <= dense_8_output_array_62_reg_9817_pp11_iter1_reg;
        dense_8_output_array_62_reg_9817_pp11_iter3_reg <= dense_8_output_array_62_reg_9817_pp11_iter2_reg;
        dense_8_output_array_62_reg_9817_pp11_iter4_reg <= dense_8_output_array_62_reg_9817_pp11_iter3_reg;
        dense_8_output_array_62_reg_9817_pp11_iter5_reg <= dense_8_output_array_62_reg_9817_pp11_iter4_reg;
        dense_8_output_array_62_reg_9817_pp11_iter6_reg <= dense_8_output_array_62_reg_9817_pp11_iter5_reg;
        dense_8_output_array_64_reg_9827_pp11_iter2_reg <= dense_8_output_array_64_reg_9827_pp11_iter1_reg;
        dense_8_output_array_64_reg_9827_pp11_iter3_reg <= dense_8_output_array_64_reg_9827_pp11_iter2_reg;
        dense_8_output_array_64_reg_9827_pp11_iter4_reg <= dense_8_output_array_64_reg_9827_pp11_iter3_reg;
        dense_8_output_array_64_reg_9827_pp11_iter5_reg <= dense_8_output_array_64_reg_9827_pp11_iter4_reg;
        dense_8_output_array_64_reg_9827_pp11_iter6_reg <= dense_8_output_array_64_reg_9827_pp11_iter5_reg;
        dense_8_output_array_66_reg_9833_pp11_iter2_reg <= dense_8_output_array_66_reg_9833_pp11_iter1_reg;
        dense_8_output_array_66_reg_9833_pp11_iter3_reg <= dense_8_output_array_66_reg_9833_pp11_iter2_reg;
        dense_8_output_array_66_reg_9833_pp11_iter4_reg <= dense_8_output_array_66_reg_9833_pp11_iter3_reg;
        dense_8_output_array_66_reg_9833_pp11_iter5_reg <= dense_8_output_array_66_reg_9833_pp11_iter4_reg;
        dense_8_output_array_66_reg_9833_pp11_iter6_reg <= dense_8_output_array_66_reg_9833_pp11_iter5_reg;
        dense_8_output_array_68_reg_9843_pp11_iter2_reg <= dense_8_output_array_68_reg_9843_pp11_iter1_reg;
        dense_8_output_array_68_reg_9843_pp11_iter3_reg <= dense_8_output_array_68_reg_9843_pp11_iter2_reg;
        dense_8_output_array_68_reg_9843_pp11_iter4_reg <= dense_8_output_array_68_reg_9843_pp11_iter3_reg;
        dense_8_output_array_68_reg_9843_pp11_iter5_reg <= dense_8_output_array_68_reg_9843_pp11_iter4_reg;
        dense_8_output_array_68_reg_9843_pp11_iter6_reg <= dense_8_output_array_68_reg_9843_pp11_iter5_reg;
        dense_8_output_array_70_reg_9849_pp11_iter2_reg <= dense_8_output_array_70_reg_9849_pp11_iter1_reg;
        dense_8_output_array_70_reg_9849_pp11_iter3_reg <= dense_8_output_array_70_reg_9849_pp11_iter2_reg;
        dense_8_output_array_70_reg_9849_pp11_iter4_reg <= dense_8_output_array_70_reg_9849_pp11_iter3_reg;
        dense_8_output_array_70_reg_9849_pp11_iter5_reg <= dense_8_output_array_70_reg_9849_pp11_iter4_reg;
        dense_8_output_array_70_reg_9849_pp11_iter6_reg <= dense_8_output_array_70_reg_9849_pp11_iter5_reg;
        dense_8_output_array_72_reg_9855_pp11_iter2_reg <= dense_8_output_array_72_reg_9855_pp11_iter1_reg;
        dense_8_output_array_72_reg_9855_pp11_iter3_reg <= dense_8_output_array_72_reg_9855_pp11_iter2_reg;
        dense_8_output_array_72_reg_9855_pp11_iter4_reg <= dense_8_output_array_72_reg_9855_pp11_iter3_reg;
        dense_8_output_array_72_reg_9855_pp11_iter5_reg <= dense_8_output_array_72_reg_9855_pp11_iter4_reg;
        dense_8_output_array_72_reg_9855_pp11_iter6_reg <= dense_8_output_array_72_reg_9855_pp11_iter5_reg;
        dense_8_output_array_74_reg_9861_pp11_iter2_reg <= dense_8_output_array_74_reg_9861_pp11_iter1_reg;
        dense_8_output_array_74_reg_9861_pp11_iter3_reg <= dense_8_output_array_74_reg_9861_pp11_iter2_reg;
        dense_8_output_array_74_reg_9861_pp11_iter4_reg <= dense_8_output_array_74_reg_9861_pp11_iter3_reg;
        dense_8_output_array_74_reg_9861_pp11_iter5_reg <= dense_8_output_array_74_reg_9861_pp11_iter4_reg;
        dense_8_output_array_74_reg_9861_pp11_iter6_reg <= dense_8_output_array_74_reg_9861_pp11_iter5_reg;
        dense_8_output_array_76_reg_9867_pp11_iter2_reg <= dense_8_output_array_76_reg_9867_pp11_iter1_reg;
        dense_8_output_array_76_reg_9867_pp11_iter3_reg <= dense_8_output_array_76_reg_9867_pp11_iter2_reg;
        dense_8_output_array_76_reg_9867_pp11_iter4_reg <= dense_8_output_array_76_reg_9867_pp11_iter3_reg;
        dense_8_output_array_76_reg_9867_pp11_iter5_reg <= dense_8_output_array_76_reg_9867_pp11_iter4_reg;
        dense_8_output_array_76_reg_9867_pp11_iter6_reg <= dense_8_output_array_76_reg_9867_pp11_iter5_reg;
        dense_8_output_array_78_reg_9873_pp11_iter2_reg <= dense_8_output_array_78_reg_9873_pp11_iter1_reg;
        dense_8_output_array_78_reg_9873_pp11_iter3_reg <= dense_8_output_array_78_reg_9873_pp11_iter2_reg;
        dense_8_output_array_78_reg_9873_pp11_iter4_reg <= dense_8_output_array_78_reg_9873_pp11_iter3_reg;
        dense_8_output_array_78_reg_9873_pp11_iter5_reg <= dense_8_output_array_78_reg_9873_pp11_iter4_reg;
        dense_8_output_array_78_reg_9873_pp11_iter6_reg <= dense_8_output_array_78_reg_9873_pp11_iter5_reg;
        exitcond_2_reg_9783_pp11_iter2_reg <= exitcond_2_reg_9783_pp11_iter1_reg;
        exitcond_2_reg_9783_pp11_iter3_reg <= exitcond_2_reg_9783_pp11_iter2_reg;
        exitcond_2_reg_9783_pp11_iter4_reg <= exitcond_2_reg_9783_pp11_iter3_reg;
        exitcond_2_reg_9783_pp11_iter5_reg <= exitcond_2_reg_9783_pp11_iter4_reg;
        exitcond_2_reg_9783_pp11_iter6_reg <= exitcond_2_reg_9783_pp11_iter5_reg;
        exitcond_8_reg_9823_pp11_iter2_reg <= exitcond_8_reg_9823_pp11_iter1_reg;
        exitcond_8_reg_9823_pp11_iter3_reg <= exitcond_8_reg_9823_pp11_iter2_reg;
        exitcond_8_reg_9823_pp11_iter4_reg <= exitcond_8_reg_9823_pp11_iter3_reg;
        exitcond_8_reg_9823_pp11_iter5_reg <= exitcond_8_reg_9823_pp11_iter4_reg;
        exitcond_8_reg_9823_pp11_iter6_reg <= exitcond_8_reg_9823_pp11_iter5_reg;
        exitcond_reg_9767_pp11_iter2_reg <= exitcond_reg_9767_pp11_iter1_reg;
        exitcond_reg_9767_pp11_iter3_reg <= exitcond_reg_9767_pp11_iter2_reg;
        exitcond_reg_9767_pp11_iter4_reg <= exitcond_reg_9767_pp11_iter3_reg;
        exitcond_reg_9767_pp11_iter5_reg <= exitcond_reg_9767_pp11_iter4_reg;
        exitcond_reg_9767_pp11_iter6_reg <= exitcond_reg_9767_pp11_iter5_reg;
        exitcond_s_reg_9839_pp11_iter2_reg <= exitcond_s_reg_9839_pp11_iter1_reg;
        exitcond_s_reg_9839_pp11_iter3_reg <= exitcond_s_reg_9839_pp11_iter2_reg;
        exitcond_s_reg_9839_pp11_iter4_reg <= exitcond_s_reg_9839_pp11_iter3_reg;
        exitcond_s_reg_9839_pp11_iter5_reg <= exitcond_s_reg_9839_pp11_iter4_reg;
        exitcond_s_reg_9839_pp11_iter6_reg <= exitcond_s_reg_9839_pp11_iter5_reg;
        tmp_211_reg_10012_pp11_iter3_reg <= tmp_211_reg_10012;
        tmp_211_reg_10012_pp11_iter4_reg <= tmp_211_reg_10012_pp11_iter3_reg;
        tmp_211_reg_10012_pp11_iter5_reg <= tmp_211_reg_10012_pp11_iter4_reg;
        tmp_211_reg_10012_pp11_iter6_reg <= tmp_211_reg_10012_pp11_iter5_reg;
        tmp_212_reg_10018_pp11_iter3_reg <= tmp_212_reg_10018;
        tmp_212_reg_10018_pp11_iter4_reg <= tmp_212_reg_10018_pp11_iter3_reg;
        tmp_212_reg_10018_pp11_iter5_reg <= tmp_212_reg_10018_pp11_iter4_reg;
        tmp_212_reg_10018_pp11_iter6_reg <= tmp_212_reg_10018_pp11_iter5_reg;
        tmp_214_reg_10023_pp11_iter3_reg <= tmp_214_reg_10023;
        tmp_214_reg_10023_pp11_iter4_reg <= tmp_214_reg_10023_pp11_iter3_reg;
        tmp_214_reg_10023_pp11_iter5_reg <= tmp_214_reg_10023_pp11_iter4_reg;
        tmp_214_reg_10023_pp11_iter6_reg <= tmp_214_reg_10023_pp11_iter5_reg;
        tmp_218_reg_10028_pp11_iter3_reg <= tmp_218_reg_10028;
        tmp_218_reg_10028_pp11_iter4_reg <= tmp_218_reg_10028_pp11_iter3_reg;
        tmp_218_reg_10028_pp11_iter5_reg <= tmp_218_reg_10028_pp11_iter4_reg;
        tmp_218_reg_10028_pp11_iter6_reg <= tmp_218_reg_10028_pp11_iter5_reg;
        tmp_219_reg_10034_pp11_iter3_reg <= tmp_219_reg_10034;
        tmp_219_reg_10034_pp11_iter4_reg <= tmp_219_reg_10034_pp11_iter3_reg;
        tmp_219_reg_10034_pp11_iter5_reg <= tmp_219_reg_10034_pp11_iter4_reg;
        tmp_219_reg_10034_pp11_iter6_reg <= tmp_219_reg_10034_pp11_iter5_reg;
        tmp_221_reg_10039_pp11_iter3_reg <= tmp_221_reg_10039;
        tmp_221_reg_10039_pp11_iter4_reg <= tmp_221_reg_10039_pp11_iter3_reg;
        tmp_221_reg_10039_pp11_iter5_reg <= tmp_221_reg_10039_pp11_iter4_reg;
        tmp_221_reg_10039_pp11_iter6_reg <= tmp_221_reg_10039_pp11_iter5_reg;
        tmp_227_reg_10044_pp11_iter3_reg <= tmp_227_reg_10044;
        tmp_227_reg_10044_pp11_iter4_reg <= tmp_227_reg_10044_pp11_iter3_reg;
        tmp_227_reg_10044_pp11_iter5_reg <= tmp_227_reg_10044_pp11_iter4_reg;
        tmp_227_reg_10044_pp11_iter6_reg <= tmp_227_reg_10044_pp11_iter5_reg;
        tmp_228_reg_10050_pp11_iter3_reg <= tmp_228_reg_10050;
        tmp_228_reg_10050_pp11_iter4_reg <= tmp_228_reg_10050_pp11_iter3_reg;
        tmp_228_reg_10050_pp11_iter5_reg <= tmp_228_reg_10050_pp11_iter4_reg;
        tmp_228_reg_10050_pp11_iter6_reg <= tmp_228_reg_10050_pp11_iter5_reg;
        tmp_230_reg_10055_pp11_iter3_reg <= tmp_230_reg_10055;
        tmp_230_reg_10055_pp11_iter4_reg <= tmp_230_reg_10055_pp11_iter3_reg;
        tmp_230_reg_10055_pp11_iter5_reg <= tmp_230_reg_10055_pp11_iter4_reg;
        tmp_230_reg_10055_pp11_iter6_reg <= tmp_230_reg_10055_pp11_iter5_reg;
        tmp_234_reg_10060_pp11_iter3_reg <= tmp_234_reg_10060;
        tmp_234_reg_10060_pp11_iter4_reg <= tmp_234_reg_10060_pp11_iter3_reg;
        tmp_234_reg_10060_pp11_iter5_reg <= tmp_234_reg_10060_pp11_iter4_reg;
        tmp_234_reg_10060_pp11_iter6_reg <= tmp_234_reg_10060_pp11_iter5_reg;
        tmp_235_reg_10066_pp11_iter3_reg <= tmp_235_reg_10066;
        tmp_235_reg_10066_pp11_iter4_reg <= tmp_235_reg_10066_pp11_iter3_reg;
        tmp_235_reg_10066_pp11_iter5_reg <= tmp_235_reg_10066_pp11_iter4_reg;
        tmp_235_reg_10066_pp11_iter6_reg <= tmp_235_reg_10066_pp11_iter5_reg;
        tmp_237_reg_10071_pp11_iter3_reg <= tmp_237_reg_10071;
        tmp_237_reg_10071_pp11_iter4_reg <= tmp_237_reg_10071_pp11_iter3_reg;
        tmp_237_reg_10071_pp11_iter5_reg <= tmp_237_reg_10071_pp11_iter4_reg;
        tmp_237_reg_10071_pp11_iter6_reg <= tmp_237_reg_10071_pp11_iter5_reg;
        tmp_241_reg_10076_pp11_iter3_reg <= tmp_241_reg_10076;
        tmp_241_reg_10076_pp11_iter4_reg <= tmp_241_reg_10076_pp11_iter3_reg;
        tmp_241_reg_10076_pp11_iter5_reg <= tmp_241_reg_10076_pp11_iter4_reg;
        tmp_241_reg_10076_pp11_iter6_reg <= tmp_241_reg_10076_pp11_iter5_reg;
        tmp_242_reg_10082_pp11_iter3_reg <= tmp_242_reg_10082;
        tmp_242_reg_10082_pp11_iter4_reg <= tmp_242_reg_10082_pp11_iter3_reg;
        tmp_242_reg_10082_pp11_iter5_reg <= tmp_242_reg_10082_pp11_iter4_reg;
        tmp_242_reg_10082_pp11_iter6_reg <= tmp_242_reg_10082_pp11_iter5_reg;
        tmp_244_reg_10087_pp11_iter3_reg <= tmp_244_reg_10087;
        tmp_244_reg_10087_pp11_iter4_reg <= tmp_244_reg_10087_pp11_iter3_reg;
        tmp_244_reg_10087_pp11_iter5_reg <= tmp_244_reg_10087_pp11_iter4_reg;
        tmp_244_reg_10087_pp11_iter6_reg <= tmp_244_reg_10087_pp11_iter5_reg;
        tmp_248_reg_10092_pp11_iter3_reg <= tmp_248_reg_10092;
        tmp_248_reg_10092_pp11_iter4_reg <= tmp_248_reg_10092_pp11_iter3_reg;
        tmp_248_reg_10092_pp11_iter5_reg <= tmp_248_reg_10092_pp11_iter4_reg;
        tmp_248_reg_10092_pp11_iter6_reg <= tmp_248_reg_10092_pp11_iter5_reg;
        tmp_249_reg_10098_pp11_iter3_reg <= tmp_249_reg_10098;
        tmp_249_reg_10098_pp11_iter4_reg <= tmp_249_reg_10098_pp11_iter3_reg;
        tmp_249_reg_10098_pp11_iter5_reg <= tmp_249_reg_10098_pp11_iter4_reg;
        tmp_249_reg_10098_pp11_iter6_reg <= tmp_249_reg_10098_pp11_iter5_reg;
        tmp_251_reg_10103_pp11_iter3_reg <= tmp_251_reg_10103;
        tmp_251_reg_10103_pp11_iter4_reg <= tmp_251_reg_10103_pp11_iter3_reg;
        tmp_251_reg_10103_pp11_iter5_reg <= tmp_251_reg_10103_pp11_iter4_reg;
        tmp_251_reg_10103_pp11_iter6_reg <= tmp_251_reg_10103_pp11_iter5_reg;
        tmp_255_reg_10108_pp11_iter3_reg <= tmp_255_reg_10108;
        tmp_255_reg_10108_pp11_iter4_reg <= tmp_255_reg_10108_pp11_iter3_reg;
        tmp_255_reg_10108_pp11_iter5_reg <= tmp_255_reg_10108_pp11_iter4_reg;
        tmp_255_reg_10108_pp11_iter6_reg <= tmp_255_reg_10108_pp11_iter5_reg;
        tmp_256_reg_10114_pp11_iter3_reg <= tmp_256_reg_10114;
        tmp_256_reg_10114_pp11_iter4_reg <= tmp_256_reg_10114_pp11_iter3_reg;
        tmp_256_reg_10114_pp11_iter5_reg <= tmp_256_reg_10114_pp11_iter4_reg;
        tmp_256_reg_10114_pp11_iter6_reg <= tmp_256_reg_10114_pp11_iter5_reg;
        tmp_258_reg_10119_pp11_iter3_reg <= tmp_258_reg_10119;
        tmp_258_reg_10119_pp11_iter4_reg <= tmp_258_reg_10119_pp11_iter3_reg;
        tmp_258_reg_10119_pp11_iter5_reg <= tmp_258_reg_10119_pp11_iter4_reg;
        tmp_258_reg_10119_pp11_iter6_reg <= tmp_258_reg_10119_pp11_iter5_reg;
        tmp_262_reg_10124_pp11_iter3_reg <= tmp_262_reg_10124;
        tmp_262_reg_10124_pp11_iter4_reg <= tmp_262_reg_10124_pp11_iter3_reg;
        tmp_262_reg_10124_pp11_iter5_reg <= tmp_262_reg_10124_pp11_iter4_reg;
        tmp_262_reg_10124_pp11_iter6_reg <= tmp_262_reg_10124_pp11_iter5_reg;
        tmp_263_reg_10130_pp11_iter3_reg <= tmp_263_reg_10130;
        tmp_263_reg_10130_pp11_iter4_reg <= tmp_263_reg_10130_pp11_iter3_reg;
        tmp_263_reg_10130_pp11_iter5_reg <= tmp_263_reg_10130_pp11_iter4_reg;
        tmp_263_reg_10130_pp11_iter6_reg <= tmp_263_reg_10130_pp11_iter5_reg;
        tmp_265_reg_10135_pp11_iter3_reg <= tmp_265_reg_10135;
        tmp_265_reg_10135_pp11_iter4_reg <= tmp_265_reg_10135_pp11_iter3_reg;
        tmp_265_reg_10135_pp11_iter5_reg <= tmp_265_reg_10135_pp11_iter4_reg;
        tmp_265_reg_10135_pp11_iter6_reg <= tmp_265_reg_10135_pp11_iter5_reg;
        tmp_269_reg_10140_pp11_iter3_reg <= tmp_269_reg_10140;
        tmp_269_reg_10140_pp11_iter4_reg <= tmp_269_reg_10140_pp11_iter3_reg;
        tmp_269_reg_10140_pp11_iter5_reg <= tmp_269_reg_10140_pp11_iter4_reg;
        tmp_269_reg_10140_pp11_iter6_reg <= tmp_269_reg_10140_pp11_iter5_reg;
        tmp_270_reg_10146_pp11_iter3_reg <= tmp_270_reg_10146;
        tmp_270_reg_10146_pp11_iter4_reg <= tmp_270_reg_10146_pp11_iter3_reg;
        tmp_270_reg_10146_pp11_iter5_reg <= tmp_270_reg_10146_pp11_iter4_reg;
        tmp_270_reg_10146_pp11_iter6_reg <= tmp_270_reg_10146_pp11_iter5_reg;
        tmp_272_reg_10151_pp11_iter3_reg <= tmp_272_reg_10151;
        tmp_272_reg_10151_pp11_iter4_reg <= tmp_272_reg_10151_pp11_iter3_reg;
        tmp_272_reg_10151_pp11_iter5_reg <= tmp_272_reg_10151_pp11_iter4_reg;
        tmp_272_reg_10151_pp11_iter6_reg <= tmp_272_reg_10151_pp11_iter5_reg;
        tmp_276_reg_10156_pp11_iter3_reg <= tmp_276_reg_10156;
        tmp_276_reg_10156_pp11_iter4_reg <= tmp_276_reg_10156_pp11_iter3_reg;
        tmp_276_reg_10156_pp11_iter5_reg <= tmp_276_reg_10156_pp11_iter4_reg;
        tmp_276_reg_10156_pp11_iter6_reg <= tmp_276_reg_10156_pp11_iter5_reg;
        tmp_277_reg_10162_pp11_iter3_reg <= tmp_277_reg_10162;
        tmp_277_reg_10162_pp11_iter4_reg <= tmp_277_reg_10162_pp11_iter3_reg;
        tmp_277_reg_10162_pp11_iter5_reg <= tmp_277_reg_10162_pp11_iter4_reg;
        tmp_277_reg_10162_pp11_iter6_reg <= tmp_277_reg_10162_pp11_iter5_reg;
        tmp_279_reg_10167_pp11_iter3_reg <= tmp_279_reg_10167;
        tmp_279_reg_10167_pp11_iter4_reg <= tmp_279_reg_10167_pp11_iter3_reg;
        tmp_279_reg_10167_pp11_iter5_reg <= tmp_279_reg_10167_pp11_iter4_reg;
        tmp_279_reg_10167_pp11_iter6_reg <= tmp_279_reg_10167_pp11_iter5_reg;
        tmp_283_reg_10172_pp11_iter3_reg <= tmp_283_reg_10172;
        tmp_283_reg_10172_pp11_iter4_reg <= tmp_283_reg_10172_pp11_iter3_reg;
        tmp_283_reg_10172_pp11_iter5_reg <= tmp_283_reg_10172_pp11_iter4_reg;
        tmp_283_reg_10172_pp11_iter6_reg <= tmp_283_reg_10172_pp11_iter5_reg;
        tmp_284_reg_10178_pp11_iter3_reg <= tmp_284_reg_10178;
        tmp_284_reg_10178_pp11_iter4_reg <= tmp_284_reg_10178_pp11_iter3_reg;
        tmp_284_reg_10178_pp11_iter5_reg <= tmp_284_reg_10178_pp11_iter4_reg;
        tmp_284_reg_10178_pp11_iter6_reg <= tmp_284_reg_10178_pp11_iter5_reg;
        tmp_286_reg_10183_pp11_iter3_reg <= tmp_286_reg_10183;
        tmp_286_reg_10183_pp11_iter4_reg <= tmp_286_reg_10183_pp11_iter3_reg;
        tmp_286_reg_10183_pp11_iter5_reg <= tmp_286_reg_10183_pp11_iter4_reg;
        tmp_286_reg_10183_pp11_iter6_reg <= tmp_286_reg_10183_pp11_iter5_reg;
        tmp_290_reg_10188_pp11_iter3_reg <= tmp_290_reg_10188;
        tmp_290_reg_10188_pp11_iter4_reg <= tmp_290_reg_10188_pp11_iter3_reg;
        tmp_290_reg_10188_pp11_iter5_reg <= tmp_290_reg_10188_pp11_iter4_reg;
        tmp_290_reg_10188_pp11_iter6_reg <= tmp_290_reg_10188_pp11_iter5_reg;
        tmp_291_reg_10194_pp11_iter3_reg <= tmp_291_reg_10194;
        tmp_291_reg_10194_pp11_iter4_reg <= tmp_291_reg_10194_pp11_iter3_reg;
        tmp_291_reg_10194_pp11_iter5_reg <= tmp_291_reg_10194_pp11_iter4_reg;
        tmp_291_reg_10194_pp11_iter6_reg <= tmp_291_reg_10194_pp11_iter5_reg;
        tmp_293_reg_10199_pp11_iter3_reg <= tmp_293_reg_10199;
        tmp_293_reg_10199_pp11_iter4_reg <= tmp_293_reg_10199_pp11_iter3_reg;
        tmp_293_reg_10199_pp11_iter5_reg <= tmp_293_reg_10199_pp11_iter4_reg;
        tmp_293_reg_10199_pp11_iter6_reg <= tmp_293_reg_10199_pp11_iter5_reg;
        tmp_297_reg_10204_pp11_iter3_reg <= tmp_297_reg_10204;
        tmp_297_reg_10204_pp11_iter4_reg <= tmp_297_reg_10204_pp11_iter3_reg;
        tmp_297_reg_10204_pp11_iter5_reg <= tmp_297_reg_10204_pp11_iter4_reg;
        tmp_297_reg_10204_pp11_iter6_reg <= tmp_297_reg_10204_pp11_iter5_reg;
        tmp_298_reg_10210_pp11_iter3_reg <= tmp_298_reg_10210;
        tmp_298_reg_10210_pp11_iter4_reg <= tmp_298_reg_10210_pp11_iter3_reg;
        tmp_298_reg_10210_pp11_iter5_reg <= tmp_298_reg_10210_pp11_iter4_reg;
        tmp_298_reg_10210_pp11_iter6_reg <= tmp_298_reg_10210_pp11_iter5_reg;
        tmp_300_reg_10215_pp11_iter3_reg <= tmp_300_reg_10215;
        tmp_300_reg_10215_pp11_iter4_reg <= tmp_300_reg_10215_pp11_iter3_reg;
        tmp_300_reg_10215_pp11_iter5_reg <= tmp_300_reg_10215_pp11_iter4_reg;
        tmp_300_reg_10215_pp11_iter6_reg <= tmp_300_reg_10215_pp11_iter5_reg;
        tmp_304_reg_10220_pp11_iter3_reg <= tmp_304_reg_10220;
        tmp_304_reg_10220_pp11_iter4_reg <= tmp_304_reg_10220_pp11_iter3_reg;
        tmp_304_reg_10220_pp11_iter5_reg <= tmp_304_reg_10220_pp11_iter4_reg;
        tmp_304_reg_10220_pp11_iter6_reg <= tmp_304_reg_10220_pp11_iter5_reg;
        tmp_305_reg_10226_pp11_iter3_reg <= tmp_305_reg_10226;
        tmp_305_reg_10226_pp11_iter4_reg <= tmp_305_reg_10226_pp11_iter3_reg;
        tmp_305_reg_10226_pp11_iter5_reg <= tmp_305_reg_10226_pp11_iter4_reg;
        tmp_305_reg_10226_pp11_iter6_reg <= tmp_305_reg_10226_pp11_iter5_reg;
        tmp_307_reg_10231_pp11_iter3_reg <= tmp_307_reg_10231;
        tmp_307_reg_10231_pp11_iter4_reg <= tmp_307_reg_10231_pp11_iter3_reg;
        tmp_307_reg_10231_pp11_iter5_reg <= tmp_307_reg_10231_pp11_iter4_reg;
        tmp_307_reg_10231_pp11_iter6_reg <= tmp_307_reg_10231_pp11_iter5_reg;
        tmp_311_reg_10236_pp11_iter3_reg <= tmp_311_reg_10236;
        tmp_311_reg_10236_pp11_iter4_reg <= tmp_311_reg_10236_pp11_iter3_reg;
        tmp_311_reg_10236_pp11_iter5_reg <= tmp_311_reg_10236_pp11_iter4_reg;
        tmp_311_reg_10236_pp11_iter6_reg <= tmp_311_reg_10236_pp11_iter5_reg;
        tmp_312_reg_10242_pp11_iter3_reg <= tmp_312_reg_10242;
        tmp_312_reg_10242_pp11_iter4_reg <= tmp_312_reg_10242_pp11_iter3_reg;
        tmp_312_reg_10242_pp11_iter5_reg <= tmp_312_reg_10242_pp11_iter4_reg;
        tmp_312_reg_10242_pp11_iter6_reg <= tmp_312_reg_10242_pp11_iter5_reg;
        tmp_314_reg_10247_pp11_iter3_reg <= tmp_314_reg_10247;
        tmp_314_reg_10247_pp11_iter4_reg <= tmp_314_reg_10247_pp11_iter3_reg;
        tmp_314_reg_10247_pp11_iter5_reg <= tmp_314_reg_10247_pp11_iter4_reg;
        tmp_314_reg_10247_pp11_iter6_reg <= tmp_314_reg_10247_pp11_iter5_reg;
        tmp_318_reg_10252_pp11_iter3_reg <= tmp_318_reg_10252;
        tmp_318_reg_10252_pp11_iter4_reg <= tmp_318_reg_10252_pp11_iter3_reg;
        tmp_318_reg_10252_pp11_iter5_reg <= tmp_318_reg_10252_pp11_iter4_reg;
        tmp_318_reg_10252_pp11_iter6_reg <= tmp_318_reg_10252_pp11_iter5_reg;
        tmp_319_reg_10258_pp11_iter3_reg <= tmp_319_reg_10258;
        tmp_319_reg_10258_pp11_iter4_reg <= tmp_319_reg_10258_pp11_iter3_reg;
        tmp_319_reg_10258_pp11_iter5_reg <= tmp_319_reg_10258_pp11_iter4_reg;
        tmp_319_reg_10258_pp11_iter6_reg <= tmp_319_reg_10258_pp11_iter5_reg;
        tmp_321_reg_10263_pp11_iter3_reg <= tmp_321_reg_10263;
        tmp_321_reg_10263_pp11_iter4_reg <= tmp_321_reg_10263_pp11_iter3_reg;
        tmp_321_reg_10263_pp11_iter5_reg <= tmp_321_reg_10263_pp11_iter4_reg;
        tmp_321_reg_10263_pp11_iter6_reg <= tmp_321_reg_10263_pp11_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_reg_9767 == 1'd0))) begin
        dense_8_output_array_49_reg_9884 <= dense_8_output_array_0_q0;
        dense_8_output_array_51_reg_9892 <= dense_8_output_array_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_fu_7177_p2 == 1'd0) & (exitcond_fu_7135_p2 == 1'd0))) begin
        dense_8_output_array_52_reg_9787 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_54_reg_9793 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_56_reg_9799 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_58_reg_9805 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_60_reg_9811 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_62_reg_9817 <= newIndex13_cast_fu_7151_p1;
        exitcond_8_reg_9823 <= exitcond_8_fu_7189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783 == 1'd0) & (exitcond_reg_9767 == 1'd0))) begin
        dense_8_output_array_53_reg_9900 <= dense_8_output_array_2_q0;
        dense_8_output_array_55_reg_9908 <= dense_8_output_array_3_q0;
        dense_8_output_array_57_reg_9916 <= dense_8_output_array_4_q0;
        dense_8_output_array_59_reg_9924 <= dense_8_output_array_5_q0;
        dense_8_output_array_61_reg_9932 <= dense_8_output_array_6_q0;
        dense_8_output_array_63_reg_9940 <= dense_8_output_array_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_8_fu_7189_p2 == 1'd0) & (exitcond_2_fu_7177_p2 == 1'd0) & (exitcond_fu_7135_p2 == 1'd0))) begin
        dense_8_output_array_64_reg_9827 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_66_reg_9833 <= newIndex13_cast_fu_7151_p1;
        exitcond_s_reg_9839 <= exitcond_s_fu_7201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_8_reg_9823 == 1'd0) & (exitcond_2_reg_9783 == 1'd0) & (exitcond_reg_9767 == 1'd0))) begin
        dense_8_output_array_65_reg_9948 <= dense_8_output_array_8_q0;
        dense_8_output_array_67_reg_9956 <= dense_8_output_array_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_fu_7201_p2 == 1'd0) & (exitcond_8_fu_7189_p2 == 1'd0) & (exitcond_2_fu_7177_p2 == 1'd0) & (exitcond_fu_7135_p2 == 1'd0))) begin
        dense_8_output_array_68_reg_9843 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_70_reg_9849 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_72_reg_9855 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_74_reg_9861 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_76_reg_9867 <= newIndex13_cast_fu_7151_p1;
        dense_8_output_array_78_reg_9873 <= newIndex13_cast_fu_7151_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_reg_9839 == 1'd0) & (exitcond_8_reg_9823 == 1'd0) & (exitcond_2_reg_9783 == 1'd0) & (exitcond_reg_9767 == 1'd0))) begin
        dense_8_output_array_69_reg_9964 <= dense_8_output_array_10_q0;
        dense_8_output_array_71_reg_9972 <= dense_8_output_array_11_q0;
        dense_8_output_array_73_reg_9980 <= dense_8_output_array_12_q0;
        dense_8_output_array_75_reg_9988 <= dense_8_output_array_13_q0;
        dense_8_output_array_77_reg_9996 <= dense_8_output_array_14_q0;
        dense_8_output_array_79_reg_10004 <= dense_8_output_array_15_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001))) begin
        exitcond1_reg_9643 <= exitcond1_fu_6997_p2;
        exitcond1_reg_9643_pp10_iter1_reg <= exitcond1_reg_9643;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001))) begin
        exitcond5_reg_9232 <= exitcond5_fu_6001_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        exitcond6_reg_9103 <= exitcond6_fu_5888_p2;
        exitcond6_reg_9103_pp6_iter1_reg <= exitcond6_reg_9103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        exitcond7_reg_8574 <= exitcond7_fu_4764_p2;
        exitcond7_reg_8574_pp2_iter1_reg <= exitcond7_reg_8574;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        i_8_mid2_reg_9083 <= i_8_mid2_fu_5834_p3;
        inneridx_cast_mid2_c_reg_9078[4] <= inneridx_cast_mid2_c_fu_5824_p1[4];
inneridx_cast_mid2_c_reg_9078[9 : 8] <= inneridx_cast_mid2_c_fu_5824_p1[9 : 8];
        j7_cast1_reg_9093[8 : 0] <= j7_cast1_fu_5844_p1[8 : 0];
        j7_cast_reg_9088[8 : 0] <= j7_cast_fu_5841_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        i_mid2_reg_9623 <= i_mid2_fu_6943_p3;
        inneridx_1_cast_mid2_1_reg_9613[3] <= inneridx_1_cast_mid2_1_fu_6909_p1[3];
inneridx_1_cast_mid2_1_reg_9613[8 : 7] <= inneridx_1_cast_mid2_1_fu_6909_p1[8 : 7];
        j3_cast1_reg_9633[3 : 0] <= j3_cast1_fu_6955_p1[3 : 0];
        j3_cast_reg_9628[3 : 0] <= j3_cast_fu_6951_p1[3 : 0];
        j3_mid2_reg_9608 <= j3_mid2_fu_6877_p3;
        tmp_311_mid2_reg_9618[3] <= tmp_311_mid2_fu_6929_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        indvar_flatten_next8_reg_9603 <= indvar_flatten_next8_fu_6865_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten_next_reg_8975 <= indvar_flatten_next_fu_5683_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_1_reg_8470 <= j_1_fu_4674_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        j_cast1_reg_8560[9 : 0] <= j_cast1_fu_4714_p1[9 : 0];
        j_cast_reg_8555[9 : 0] <= j_cast_fu_4710_p1[9 : 0];
        tmp_21_reg_8565 <= tmp_21_fu_4718_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        k_1_reg_8578 <= k_1_fu_4770_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        k_2_reg_9107 <= k_2_fu_5894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001))) begin
        k_3_reg_9647 <= k_3_fu_7003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_93_fu_6727_p2 == 1'd1))) begin
        newIndex11_cast_reg_9393[4 : 0] <= newIndex11_cast_fu_6743_p1[4 : 0];
        tmp_19_8_reg_9453 <= tmp_19_8_fu_6769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_fu_5581_p2 == 1'd1))) begin
        newIndex5_cast_reg_8855[5 : 0] <= newIndex5_cast_fu_5597_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        newIndex_cast_reg_8293[6 : 0] <= newIndex_cast_fu_4435_p1[6 : 0];
        tmp_s_reg_8318 <= tmp_s_fu_4461_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage4) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage4_11001) & (exitcond6_reg_9103 == 1'd0))) begin
        next_mul1_reg_9212 <= next_mul1_fu_5990_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (exitcond7_reg_8574 == 1'd0))) begin
        next_mul_reg_8683 <= next_mul_fu_4861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage3) & (1'b0 == ap_block_pp10_stage3_11001) & (exitcond1_reg_9643 == 1'd0)) | ((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001) & (exitcond6_reg_9103 == 1'd0)) | ((ap_enable_reg_pp11_iter3 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_reg_9767_pp11_iter2_reg == 1'd0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (exitcond7_reg_8574 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001)))) begin
        reg_4407 <= grp_fu_4119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_10_reg_8399 <= tmp_10_fu_4560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_11_reg_8408 <= tmp_11_fu_4571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_fu_4571_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_12_reg_8417 <= tmp_12_fu_4582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_12_fu_4582_p2 == 1'd1) & (tmp_11_fu_4571_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_14_reg_8426 <= tmp_14_fu_4593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_14_fu_4593_p2 == 1'd1) & (tmp_12_fu_4582_p2 == 1'd1) & (tmp_11_fu_4571_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_16_reg_8435 <= tmp_16_fu_4604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_fu_4604_p2 == 1'd1) & (tmp_14_fu_4593_p2 == 1'd1) & (tmp_12_fu_4582_p2 == 1'd1) & (tmp_11_fu_4571_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_19_reg_8444 <= tmp_19_fu_4615_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp11_stage0_11001) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        tmp_211_reg_10012 <= tmp_211_fu_7242_p2;
        tmp_218_reg_10028 <= tmp_218_fu_7277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp11_iter2 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        tmp_212_reg_10018 <= grp_fu_4199_p2;
        tmp_214_reg_10023 <= grp_fu_4205_p2;
        tmp_219_reg_10034 <= grp_fu_4211_p2;
        tmp_221_reg_10039 <= grp_fu_4217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        tmp_227_reg_10044 <= tmp_227_fu_7312_p2;
        tmp_234_reg_10060 <= tmp_234_fu_7347_p2;
        tmp_241_reg_10076 <= tmp_241_fu_7382_p2;
        tmp_248_reg_10092 <= tmp_248_fu_7417_p2;
        tmp_255_reg_10108 <= tmp_255_fu_7452_p2;
        tmp_262_reg_10124 <= tmp_262_fu_7487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp11_iter2 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        tmp_228_reg_10050 <= grp_fu_4223_p2;
        tmp_230_reg_10055 <= grp_fu_4229_p2;
        tmp_235_reg_10066 <= grp_fu_4235_p2;
        tmp_237_reg_10071 <= grp_fu_4241_p2;
        tmp_242_reg_10082 <= grp_fu_4247_p2;
        tmp_244_reg_10087 <= grp_fu_4253_p2;
        tmp_249_reg_10098 <= grp_fu_4259_p2;
        tmp_251_reg_10103 <= grp_fu_4265_p2;
        tmp_256_reg_10114 <= grp_fu_4271_p2;
        tmp_258_reg_10119 <= grp_fu_4277_p2;
        tmp_263_reg_10130 <= grp_fu_4283_p2;
        tmp_265_reg_10135 <= grp_fu_4289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp11_stage0_11001) & (exitcond_8_reg_9823_pp11_iter1_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        tmp_269_reg_10140 <= tmp_269_fu_7522_p2;
        tmp_270_reg_10146 <= tmp_270_fu_4327_p2;
        tmp_272_reg_10151 <= tmp_272_fu_4332_p2;
        tmp_276_reg_10156 <= tmp_276_fu_7557_p2;
        tmp_277_reg_10162 <= tmp_277_fu_4337_p2;
        tmp_279_reg_10167 <= tmp_279_fu_4342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_reg_9839_pp11_iter2_reg == 1'd0) & (exitcond_8_reg_9823_pp11_iter2_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter2_reg == 1'd0) & (exitcond_reg_9767_pp11_iter2_reg == 1'd0))) begin
        tmp_26_10_reg_10318 <= grp_fu_4174_p2;
        tmp_26_11_reg_10323 <= grp_fu_4179_p2;
        tmp_26_12_reg_10328 <= grp_fu_4184_p2;
        tmp_26_13_reg_10333 <= grp_fu_4189_p2;
        tmp_26_14_reg_10338 <= grp_fu_4194_p2;
        tmp_26_s_reg_10313 <= grp_fu_4169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp11_stage0_11001) & (exitcond_reg_9767_pp11_iter2_reg == 1'd0))) begin
        tmp_26_1_reg_10268 <= grp_fu_4124_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783_pp11_iter2_reg == 1'd0) & (exitcond_reg_9767_pp11_iter2_reg == 1'd0))) begin
        tmp_26_2_reg_10273 <= grp_fu_4129_p2;
        tmp_26_3_reg_10278 <= grp_fu_4134_p2;
        tmp_26_4_reg_10283 <= grp_fu_4139_p2;
        tmp_26_5_reg_10288 <= grp_fu_4144_p2;
        tmp_26_6_reg_10293 <= grp_fu_4149_p2;
        tmp_26_7_reg_10298 <= grp_fu_4154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp11_stage0_11001) & (exitcond_8_reg_9823_pp11_iter2_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter2_reg == 1'd0) & (exitcond_reg_9767_pp11_iter2_reg == 1'd0))) begin
        tmp_26_8_reg_10303 <= grp_fu_4159_p2;
        tmp_26_9_reg_10308 <= grp_fu_4164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_reg_9839_pp11_iter1_reg == 1'd0) & (exitcond_8_reg_9823_pp11_iter1_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        tmp_283_reg_10172 <= tmp_283_fu_7592_p2;
        tmp_284_reg_10178 <= tmp_284_fu_4347_p2;
        tmp_286_reg_10183 <= tmp_286_fu_4352_p2;
        tmp_290_reg_10188 <= tmp_290_fu_7627_p2;
        tmp_291_reg_10194 <= tmp_291_fu_4357_p2;
        tmp_293_reg_10199 <= tmp_293_fu_4362_p2;
        tmp_297_reg_10204 <= tmp_297_fu_7662_p2;
        tmp_298_reg_10210 <= tmp_298_fu_4367_p2;
        tmp_300_reg_10215 <= tmp_300_fu_4372_p2;
        tmp_304_reg_10220 <= tmp_304_fu_7697_p2;
        tmp_305_reg_10226 <= tmp_305_fu_4377_p2;
        tmp_307_reg_10231 <= tmp_307_fu_4382_p2;
        tmp_311_reg_10236 <= tmp_311_fu_7732_p2;
        tmp_312_reg_10242 <= tmp_312_fu_4387_p2;
        tmp_314_reg_10247 <= tmp_314_fu_4392_p2;
        tmp_318_reg_10252 <= tmp_318_fu_7767_p2;
        tmp_319_reg_10258 <= tmp_319_fu_4397_p2;
        tmp_321_reg_10263 <= tmp_321_fu_4402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_2_reg_8354 <= tmp_2_fu_4505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond7_fu_4764_p2 == 1'd0))) begin
        tmp_34_reg_8583 <= tmp_34_fu_4776_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        tmp_37_reg_8851 <= tmp_37_fu_5581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_3_reg_8363 <= tmp_3_fu_4516_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_4_reg_8327 <= tmp_4_fu_4472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_5_reg_8372 <= tmp_5_fu_4527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_6_reg_8336 <= tmp_6_fu_4483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_7_reg_8381 <= tmp_7_fu_4538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_8_reg_8345 <= tmp_8_fu_4494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001))) begin
        tmp_93_reg_9389 <= tmp_93_fu_6727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001) & (exitcond6_fu_5888_p2 == 1'd0))) begin
        tmp_95_reg_9112 <= tmp_95_fu_5900_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_4420_p2 == 1'd1))) begin
        tmp_9_reg_8390 <= tmp_9_fu_4549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_8289 <= tmp_fu_4420_p2;
    end
end

always @ (*) begin
    if ((exitcond1_fu_6997_p2 == 1'd1)) begin
        ap_condition_pp10_exit_iter0_state57 = 1'b1;
    end else begin
        ap_condition_pp10_exit_iter0_state57 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond7_fu_4764_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_4867_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state23 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state23 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_37_fu_5581_p2 == 1'd0)) begin
        ap_condition_pp4_exit_iter0_state26 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state26 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond6_fu_5888_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state33 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state33 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b0) & (ap_enable_reg_pp10_iter0 == 1'b0))) begin
        ap_idle_pp10 = 1'b1;
    end else begin
        ap_idle_pp10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b0) & (ap_enable_reg_pp11_iter6 == 1'b0) & (ap_enable_reg_pp11_iter5 == 1'b0) & (ap_enable_reg_pp11_iter4 == 1'b0) & (ap_enable_reg_pp11_iter2 == 1'b0) & (ap_enable_reg_pp11_iter1 == 1'b0) & (ap_enable_reg_pp11_iter0 == 1'b0) & (ap_enable_reg_pp11_iter3 == 1'b0))) begin
        ap_idle_pp11 = 1'b1;
    end else begin
        ap_idle_pp11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b0) & (ap_enable_reg_pp7_iter0 == 1'b0))) begin
        ap_idle_pp7 = 1'b1;
    end else begin
        ap_idle_pp7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b0) & (ap_enable_reg_pp8_iter0 == 1'b0))) begin
        ap_idle_pp8 = 1'b1;
    end else begin
        ap_idle_pp8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter1 == 1'b1) & (exitcond1_reg_9643 == 1'd0))) begin
        ap_phi_mux_k3_phi_fu_3967_p4 = k_3_reg_9647;
    end else begin
        ap_phi_mux_k3_phi_fu_3967_p4 = k3_reg_3963;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (exitcond6_reg_9103 == 1'd0))) begin
        ap_phi_mux_k9_phi_fu_3866_p4 = k_2_reg_9107;
    end else begin
        ap_phi_mux_k9_phi_fu_3866_p4 = k9_reg_3862;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (exitcond7_reg_8574 == 1'd0))) begin
        ap_phi_mux_k_phi_fu_3756_p4 = k_1_reg_8578;
    end else begin
        ap_phi_mux_k_phi_fu_3756_p4 = k_reg_3752;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (exitcond6_reg_9103 == 1'd0))) begin
        ap_phi_mux_phi_mul1_phi_fu_3877_p4 = next_mul1_reg_9212;
    end else begin
        ap_phi_mux_phi_mul1_phi_fu_3877_p4 = phi_mul1_reg_3873;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (exitcond7_reg_8574 == 1'd0))) begin
        ap_phi_mux_phi_mul_phi_fu_3777_p4 = next_mul_reg_8683;
    end else begin
        ap_phi_mux_phi_mul_phi_fu_3777_p4 = phi_mul_reg_3773;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        dense_6_bias_array_ce0 = 1'b1;
    end else begin
        dense_6_bias_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        dense_6_kernel_array_ce0 = 1'b1;
    end else begin
        dense_6_kernel_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_10_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_10_address0 = dense_6_output_array_42_reg_8525;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_10_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_10_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_10_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_10_address1 = dense_6_output_array_94_reg_8762;
    end else begin
        dense_6_output_array_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_10_ce0 = 1'b1;
    end else begin
        dense_6_output_array_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_10_ce1 = 1'b1;
    end else begin
        dense_6_output_array_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_10_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_10_d0 = 32'd0;
    end else begin
        dense_6_output_array_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd10)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_10_we0 = 1'b1;
    end else begin
        dense_6_output_array_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_111_fu_5365_p2 == 1'd1))) begin
        dense_6_output_array_10_we1 = 1'b1;
    end else begin
        dense_6_output_array_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_11_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_11_address0 = dense_6_output_array_43_reg_8530;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_11_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_11_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_11_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_11_address1 = dense_6_output_array_97_reg_8768;
    end else begin
        dense_6_output_array_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_11_ce0 = 1'b1;
    end else begin
        dense_6_output_array_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_11_ce1 = 1'b1;
    end else begin
        dense_6_output_array_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_11_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_11_d0 = 32'd0;
    end else begin
        dense_6_output_array_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd11)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_11_we0 = 1'b1;
    end else begin
        dense_6_output_array_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_122_fu_5407_p2 == 1'd1))) begin
        dense_6_output_array_11_we1 = 1'b1;
    end else begin
        dense_6_output_array_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_12_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_12_address0 = dense_6_output_array_44_reg_8535;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_12_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_12_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_12_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_12_address1 = dense_6_output_array_100_reg_8774;
    end else begin
        dense_6_output_array_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_12_ce0 = 1'b1;
    end else begin
        dense_6_output_array_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_12_ce1 = 1'b1;
    end else begin
        dense_6_output_array_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_12_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_12_d0 = 32'd0;
    end else begin
        dense_6_output_array_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd12)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_12_we0 = 1'b1;
    end else begin
        dense_6_output_array_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_132_fu_5449_p2 == 1'd1))) begin
        dense_6_output_array_12_we1 = 1'b1;
    end else begin
        dense_6_output_array_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_13_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_13_address0 = dense_6_output_array_45_reg_8540;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_13_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_13_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_13_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_13_address1 = dense_6_output_array_103_reg_8780;
    end else begin
        dense_6_output_array_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_13_ce0 = 1'b1;
    end else begin
        dense_6_output_array_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_13_ce1 = 1'b1;
    end else begin
        dense_6_output_array_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_13_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_13_d0 = 32'd0;
    end else begin
        dense_6_output_array_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd13)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_13_we0 = 1'b1;
    end else begin
        dense_6_output_array_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_142_fu_5491_p2 == 1'd1))) begin
        dense_6_output_array_13_we1 = 1'b1;
    end else begin
        dense_6_output_array_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_14_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_14_address0 = dense_6_output_array_46_reg_8545;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_14_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_14_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_14_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_14_address1 = dense_6_output_array_106_reg_8786;
    end else begin
        dense_6_output_array_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_14_ce0 = 1'b1;
    end else begin
        dense_6_output_array_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_14_ce1 = 1'b1;
    end else begin
        dense_6_output_array_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_14_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_14_d0 = 32'd0;
    end else begin
        dense_6_output_array_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd14)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_14_we0 = 1'b1;
    end else begin
        dense_6_output_array_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_152_fu_5533_p2 == 1'd1))) begin
        dense_6_output_array_14_we1 = 1'b1;
    end else begin
        dense_6_output_array_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_15_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_15_address0 = dense_6_output_array_47_reg_8550;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_15_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_15_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_15_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_15_address1 = dense_6_output_array_109_reg_8792;
    end else begin
        dense_6_output_array_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_15_ce0 = 1'b1;
    end else begin
        dense_6_output_array_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_15_ce1 = 1'b1;
    end else begin
        dense_6_output_array_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_15_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_15_d0 = 32'd0;
    end else begin
        dense_6_output_array_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd15)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_15_we0 = 1'b1;
    end else begin
        dense_6_output_array_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_162_fu_5575_p2 == 1'd1))) begin
        dense_6_output_array_15_we1 = 1'b1;
    end else begin
        dense_6_output_array_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_1_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_1_address0 = dense_6_output_array_33_reg_8480;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_1_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_1_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_1_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_1_address1 = dense_6_output_array_64_reg_8708;
    end else begin
        dense_6_output_array_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_1_ce0 = 1'b1;
    end else begin
        dense_6_output_array_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_1_ce1 = 1'b1;
    end else begin
        dense_6_output_array_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_1_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_1_d0 = 32'd0;
    end else begin
        dense_6_output_array_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd1)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_1_we0 = 1'b1;
    end else begin
        dense_6_output_array_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_42_fu_4987_p2 == 1'd1))) begin
        dense_6_output_array_1_we1 = 1'b1;
    end else begin
        dense_6_output_array_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_2_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_2_address0 = dense_6_output_array_34_reg_8485;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_2_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_2_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_2_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_2_address1 = dense_6_output_array_70_reg_8714;
    end else begin
        dense_6_output_array_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_2_ce0 = 1'b1;
    end else begin
        dense_6_output_array_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_2_ce1 = 1'b1;
    end else begin
        dense_6_output_array_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_2_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_2_d0 = 32'd0;
    end else begin
        dense_6_output_array_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd2)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_2_we0 = 1'b1;
    end else begin
        dense_6_output_array_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_48_fu_5029_p2 == 1'd1))) begin
        dense_6_output_array_2_we1 = 1'b1;
    end else begin
        dense_6_output_array_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_3_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_3_address0 = dense_6_output_array_35_reg_8490;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_3_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_3_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_3_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_3_address1 = dense_6_output_array_73_reg_8720;
    end else begin
        dense_6_output_array_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_3_ce0 = 1'b1;
    end else begin
        dense_6_output_array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_3_ce1 = 1'b1;
    end else begin
        dense_6_output_array_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_3_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_3_d0 = 32'd0;
    end else begin
        dense_6_output_array_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd3)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_3_we0 = 1'b1;
    end else begin
        dense_6_output_array_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_56_fu_5071_p2 == 1'd1))) begin
        dense_6_output_array_3_we1 = 1'b1;
    end else begin
        dense_6_output_array_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_4_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_4_address0 = dense_6_output_array_36_reg_8495;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_4_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_4_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_4_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_4_address1 = dense_6_output_array_76_reg_8726;
    end else begin
        dense_6_output_array_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_4_ce0 = 1'b1;
    end else begin
        dense_6_output_array_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_4_ce1 = 1'b1;
    end else begin
        dense_6_output_array_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_4_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_4_d0 = 32'd0;
    end else begin
        dense_6_output_array_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd4)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_4_we0 = 1'b1;
    end else begin
        dense_6_output_array_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_61_fu_5113_p2 == 1'd1))) begin
        dense_6_output_array_4_we1 = 1'b1;
    end else begin
        dense_6_output_array_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_5_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_5_address0 = dense_6_output_array_37_reg_8500;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_5_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_5_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_5_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_5_address1 = dense_6_output_array_79_reg_8732;
    end else begin
        dense_6_output_array_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_5_ce0 = 1'b1;
    end else begin
        dense_6_output_array_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_5_ce1 = 1'b1;
    end else begin
        dense_6_output_array_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_5_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_5_d0 = 32'd0;
    end else begin
        dense_6_output_array_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd5)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_5_we0 = 1'b1;
    end else begin
        dense_6_output_array_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_67_fu_5155_p2 == 1'd1))) begin
        dense_6_output_array_5_we1 = 1'b1;
    end else begin
        dense_6_output_array_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_6_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_6_address0 = dense_6_output_array_38_reg_8505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_6_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_6_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_6_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_6_address1 = dense_6_output_array_82_reg_8738;
    end else begin
        dense_6_output_array_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_6_ce0 = 1'b1;
    end else begin
        dense_6_output_array_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_6_ce1 = 1'b1;
    end else begin
        dense_6_output_array_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_6_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_6_d0 = 32'd0;
    end else begin
        dense_6_output_array_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd6)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_6_we0 = 1'b1;
    end else begin
        dense_6_output_array_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_72_fu_5197_p2 == 1'd1))) begin
        dense_6_output_array_6_we1 = 1'b1;
    end else begin
        dense_6_output_array_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_7_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_7_address0 = dense_6_output_array_39_reg_8510;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_7_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_7_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_7_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_7_address1 = dense_6_output_array_85_reg_8744;
    end else begin
        dense_6_output_array_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_7_ce0 = 1'b1;
    end else begin
        dense_6_output_array_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_7_ce1 = 1'b1;
    end else begin
        dense_6_output_array_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_7_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_7_d0 = 32'd0;
    end else begin
        dense_6_output_array_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd7)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_7_we0 = 1'b1;
    end else begin
        dense_6_output_array_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_79_fu_5239_p2 == 1'd1))) begin
        dense_6_output_array_7_we1 = 1'b1;
    end else begin
        dense_6_output_array_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_8_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_8_address0 = dense_6_output_array_40_reg_8515;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_8_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_8_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_8_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_8_address1 = dense_6_output_array_88_reg_8750;
    end else begin
        dense_6_output_array_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_8_ce0 = 1'b1;
    end else begin
        dense_6_output_array_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_8_ce1 = 1'b1;
    end else begin
        dense_6_output_array_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_8_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_8_d0 = 32'd0;
    end else begin
        dense_6_output_array_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd8)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_8_we0 = 1'b1;
    end else begin
        dense_6_output_array_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_85_fu_5281_p2 == 1'd1))) begin
        dense_6_output_array_8_we1 = 1'b1;
    end else begin
        dense_6_output_array_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_9_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_9_address0 = dense_6_output_array_41_reg_8520;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_9_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_9_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_9_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_9_address1 = dense_6_output_array_91_reg_8756;
    end else begin
        dense_6_output_array_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_9_ce0 = 1'b1;
    end else begin
        dense_6_output_array_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_9_ce1 = 1'b1;
    end else begin
        dense_6_output_array_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_9_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_9_d0 = 32'd0;
    end else begin
        dense_6_output_array_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd9)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_9_we0 = 1'b1;
    end else begin
        dense_6_output_array_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_98_fu_5323_p2 == 1'd1))) begin
        dense_6_output_array_9_we1 = 1'b1;
    end else begin
        dense_6_output_array_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_address0 = newIndex4_cast_fu_4883_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_address0 = dense_6_output_array_32_reg_8475;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_6_output_array_address0 = newIndex2_cast_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_address0 = newIndex1_cast_fu_4642_p1;
    end else begin
        dense_6_output_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dense_6_output_array_address1 = newIndex5_cast_fu_5597_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dense_6_output_array_address1 = dense_6_output_array_67_reg_8702;
    end else begin
        dense_6_output_array_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_ce0 = 1'b1;
    end else begin
        dense_6_output_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        dense_6_output_array_ce1 = 1'b1;
    end else begin
        dense_6_output_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_6_output_array_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_6_output_array_d0 = 32'd0;
    end else begin
        dense_6_output_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_21_reg_8565 == 4'd0)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0)))) begin
        dense_6_output_array_we0 = 1'b1;
    end else begin
        dense_6_output_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_29_fu_4945_p2 == 1'd1))) begin
        dense_6_output_array_we1 = 1'b1;
    end else begin
        dense_6_output_array_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        dense_7_bias_array_ce0 = 1'b1;
    end else begin
        dense_7_bias_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        dense_7_kernel_array_ce0 = 1'b1;
    end else begin
        dense_7_kernel_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_10_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_10_address0 = dense_7_output_array_42_reg_9048;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_10_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_10_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_10_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_10_address1 = dense_7_output_array_84_reg_9300;
    end else begin
        dense_7_output_array_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_10_ce0 = 1'b1;
    end else begin
        dense_7_output_array_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_10_ce1 = 1'b1;
    end else begin
        dense_7_output_array_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_10_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_10_d0 = 32'd0;
    end else begin
        dense_7_output_array_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd10)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_10_we0 = 1'b1;
    end else begin
        dense_7_output_array_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_182_fu_6511_p2 == 1'd1) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_10_we1 = 1'b1;
    end else begin
        dense_7_output_array_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_11_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_11_address0 = dense_7_output_array_43_reg_9053;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_11_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_11_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_11_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_11_address1 = dense_7_output_array_86_reg_9306;
    end else begin
        dense_7_output_array_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_11_ce0 = 1'b1;
    end else begin
        dense_7_output_array_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_11_ce1 = 1'b1;
    end else begin
        dense_7_output_array_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_11_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_11_d0 = 32'd0;
    end else begin
        dense_7_output_array_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd11)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_11_we0 = 1'b1;
    end else begin
        dense_7_output_array_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_187_fu_6553_p2 == 1'd1) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_11_we1 = 1'b1;
    end else begin
        dense_7_output_array_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_12_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_12_address0 = dense_7_output_array_44_reg_9058;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_12_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_12_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_12_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_12_address1 = dense_7_output_array_88_reg_9312;
    end else begin
        dense_7_output_array_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_12_ce0 = 1'b1;
    end else begin
        dense_7_output_array_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_12_ce1 = 1'b1;
    end else begin
        dense_7_output_array_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_12_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_12_d0 = 32'd0;
    end else begin
        dense_7_output_array_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd12)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_12_we0 = 1'b1;
    end else begin
        dense_7_output_array_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_192_fu_6595_p2 == 1'd1) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_12_we1 = 1'b1;
    end else begin
        dense_7_output_array_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_13_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_13_address0 = dense_7_output_array_45_reg_9063;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_13_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_13_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_13_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_13_address1 = dense_7_output_array_90_reg_9318;
    end else begin
        dense_7_output_array_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_13_ce0 = 1'b1;
    end else begin
        dense_7_output_array_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_13_ce1 = 1'b1;
    end else begin
        dense_7_output_array_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_13_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_13_d0 = 32'd0;
    end else begin
        dense_7_output_array_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd13)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_13_we0 = 1'b1;
    end else begin
        dense_7_output_array_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_197_fu_6637_p2 == 1'd1) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_13_we1 = 1'b1;
    end else begin
        dense_7_output_array_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_14_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_14_address0 = dense_7_output_array_46_reg_9068;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_14_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_14_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_14_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_14_address1 = dense_7_output_array_92_reg_9324;
    end else begin
        dense_7_output_array_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_14_ce0 = 1'b1;
    end else begin
        dense_7_output_array_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_14_ce1 = 1'b1;
    end else begin
        dense_7_output_array_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_14_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_14_d0 = 32'd0;
    end else begin
        dense_7_output_array_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd14)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_14_we0 = 1'b1;
    end else begin
        dense_7_output_array_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_202_fu_6679_p2 == 1'd1) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_14_we1 = 1'b1;
    end else begin
        dense_7_output_array_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_15_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_15_address0 = dense_7_output_array_47_reg_9073;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_15_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_15_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_15_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_15_address1 = dense_7_output_array_94_reg_9330;
    end else begin
        dense_7_output_array_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_15_ce0 = 1'b1;
    end else begin
        dense_7_output_array_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_15_ce1 = 1'b1;
    end else begin
        dense_7_output_array_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_15_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_15_d0 = 32'd0;
    end else begin
        dense_7_output_array_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd15)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_15_we0 = 1'b1;
    end else begin
        dense_7_output_array_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_207_fu_6721_p2 == 1'd1) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_15_we1 = 1'b1;
    end else begin
        dense_7_output_array_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_1_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_1_address0 = dense_7_output_array_33_reg_9003;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_1_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_1_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_1_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_1_address1 = dense_7_output_array_64_reg_9242;
    end else begin
        dense_7_output_array_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_1_ce0 = 1'b1;
    end else begin
        dense_7_output_array_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_1_ce1 = 1'b1;
    end else begin
        dense_7_output_array_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_1_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_1_d0 = 32'd0;
    end else begin
        dense_7_output_array_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd1)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_1_we0 = 1'b1;
    end else begin
        dense_7_output_array_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_106_fu_6133_p2 == 1'd1) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_1_we1 = 1'b1;
    end else begin
        dense_7_output_array_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_2_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_2_address0 = dense_7_output_array_34_reg_9008;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_2_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_2_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_2_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_2_address1 = dense_7_output_array_68_reg_9248;
    end else begin
        dense_7_output_array_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_2_ce0 = 1'b1;
    end else begin
        dense_7_output_array_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_2_ce1 = 1'b1;
    end else begin
        dense_7_output_array_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_2_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_2_d0 = 32'd0;
    end else begin
        dense_7_output_array_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd2)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_2_we0 = 1'b1;
    end else begin
        dense_7_output_array_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_116_fu_6175_p2 == 1'd1) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_2_we1 = 1'b1;
    end else begin
        dense_7_output_array_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_3_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_3_address0 = dense_7_output_array_35_reg_9013;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_3_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_3_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_3_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_3_address1 = dense_7_output_array_70_reg_9254;
    end else begin
        dense_7_output_array_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_3_ce0 = 1'b1;
    end else begin
        dense_7_output_array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_3_ce1 = 1'b1;
    end else begin
        dense_7_output_array_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_3_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_3_d0 = 32'd0;
    end else begin
        dense_7_output_array_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd3)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_3_we0 = 1'b1;
    end else begin
        dense_7_output_array_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_127_fu_6217_p2 == 1'd1) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_3_we1 = 1'b1;
    end else begin
        dense_7_output_array_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_4_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_4_address0 = dense_7_output_array_36_reg_9018;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_4_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_4_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_4_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_4_address1 = dense_7_output_array_72_reg_9260;
    end else begin
        dense_7_output_array_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_4_ce0 = 1'b1;
    end else begin
        dense_7_output_array_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_4_ce1 = 1'b1;
    end else begin
        dense_7_output_array_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_4_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_4_d0 = 32'd0;
    end else begin
        dense_7_output_array_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd4)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_4_we0 = 1'b1;
    end else begin
        dense_7_output_array_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_137_fu_6259_p2 == 1'd1) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_4_we1 = 1'b1;
    end else begin
        dense_7_output_array_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_5_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_5_address0 = dense_7_output_array_37_reg_9023;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_5_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_5_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_5_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_5_address1 = dense_7_output_array_74_reg_9266;
    end else begin
        dense_7_output_array_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_5_ce0 = 1'b1;
    end else begin
        dense_7_output_array_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_5_ce1 = 1'b1;
    end else begin
        dense_7_output_array_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_5_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_5_d0 = 32'd0;
    end else begin
        dense_7_output_array_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd5)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_5_we0 = 1'b1;
    end else begin
        dense_7_output_array_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_147_fu_6301_p2 == 1'd1) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_5_we1 = 1'b1;
    end else begin
        dense_7_output_array_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_6_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_6_address0 = dense_7_output_array_38_reg_9028;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_6_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_6_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_6_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_6_address1 = dense_7_output_array_76_reg_9272;
    end else begin
        dense_7_output_array_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_6_ce0 = 1'b1;
    end else begin
        dense_7_output_array_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_6_ce1 = 1'b1;
    end else begin
        dense_7_output_array_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_6_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_6_d0 = 32'd0;
    end else begin
        dense_7_output_array_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd6)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_6_we0 = 1'b1;
    end else begin
        dense_7_output_array_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_157_fu_6343_p2 == 1'd1) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_6_we1 = 1'b1;
    end else begin
        dense_7_output_array_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_7_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_7_address0 = dense_7_output_array_39_reg_9033;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_7_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_7_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_7_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_7_address1 = dense_7_output_array_78_reg_9278;
    end else begin
        dense_7_output_array_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_7_ce0 = 1'b1;
    end else begin
        dense_7_output_array_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_7_ce1 = 1'b1;
    end else begin
        dense_7_output_array_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_7_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_7_d0 = 32'd0;
    end else begin
        dense_7_output_array_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd7)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_7_we0 = 1'b1;
    end else begin
        dense_7_output_array_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_167_fu_6385_p2 == 1'd1) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_7_we1 = 1'b1;
    end else begin
        dense_7_output_array_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_8_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_8_address0 = dense_7_output_array_40_reg_9038;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_8_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_8_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_8_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_8_address1 = dense_7_output_array_82_reg_9288;
    end else begin
        dense_7_output_array_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_8_ce0 = 1'b1;
    end else begin
        dense_7_output_array_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_8_ce1 = 1'b1;
    end else begin
        dense_7_output_array_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_8_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_8_d0 = 32'd0;
    end else begin
        dense_7_output_array_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd8)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_8_we0 = 1'b1;
    end else begin
        dense_7_output_array_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_172_fu_6427_p2 == 1'd1) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_8_we1 = 1'b1;
    end else begin
        dense_7_output_array_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_9_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_9_address0 = dense_7_output_array_41_reg_9043;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_9_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_9_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_9_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_9_address1 = dense_7_output_array_80_reg_9294;
    end else begin
        dense_7_output_array_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_9_ce0 = 1'b1;
    end else begin
        dense_7_output_array_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_9_ce1 = 1'b1;
    end else begin
        dense_7_output_array_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_9_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_9_d0 = 32'd0;
    end else begin
        dense_7_output_array_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd9)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_9_we0 = 1'b1;
    end else begin
        dense_7_output_array_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_177_fu_6469_p2 == 1'd1) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_9_we1 = 1'b1;
    end else begin
        dense_7_output_array_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_address0 = newIndex8_cast_fu_6017_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_address0 = dense_7_output_array_32_reg_8998;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_7_output_array_address0 = newIndex9_cast_fu_5781_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_address0 = newIndex7_cast_fu_5639_p1;
    end else begin
        dense_7_output_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dense_7_output_array_address1 = newIndex11_cast_fu_6743_p1;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        dense_7_output_array_address1 = dense_7_output_array_66_reg_9236;
    end else begin
        dense_7_output_array_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_ce0 = 1'b1;
    end else begin
        dense_7_output_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        dense_7_output_array_ce1 = 1'b1;
    end else begin
        dense_7_output_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_7_output_array_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_7_output_array_d0 = 32'd0;
    end else begin
        dense_7_output_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state45) & (arrayNo_trunc3_reg_8993 == 4'd0)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond9_fu_5623_p2 == 1'd0)))) begin
        dense_7_output_array_we0 = 1'b1;
    end else begin
        dense_7_output_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001) & (tmp_90_fu_6091_p2 == 1'd1) & (exitcond5_reg_9232 == 1'd0))) begin
        dense_7_output_array_we1 = 1'b1;
    end else begin
        dense_7_output_array_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        dense_8_bias_array_ce0 = 1'b1;
    end else begin
        dense_8_bias_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001))) begin
        dense_8_kernel_array_ce0 = 1'b1;
    end else begin
        dense_8_kernel_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_0_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_0_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_0_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_0_ce0 = 1'b1;
    end else begin
        dense_8_output_array_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_0_ce1 = 1'b1;
    end else begin
        dense_8_output_array_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_0_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_0_d0 = 32'd0;
    end else begin
        dense_8_output_array_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_0_we0 = 1'b1;
    end else begin
        dense_8_output_array_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_0_we1 = 1'b1;
    end else begin
        dense_8_output_array_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_10_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_10_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_10_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_10_ce0 = 1'b1;
    end else begin
        dense_8_output_array_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_10_ce1 = 1'b1;
    end else begin
        dense_8_output_array_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_10_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_10_d0 = 32'd0;
    end else begin
        dense_8_output_array_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd10)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_s_fu_6847_p2 == 1'd0) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_10_we0 = 1'b1;
    end else begin
        dense_8_output_array_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_reg_9839_pp11_iter6_reg == 1'd0) & (exitcond_8_reg_9823_pp11_iter6_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_10_we1 = 1'b1;
    end else begin
        dense_8_output_array_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_11_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_11_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_11_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_11_ce0 = 1'b1;
    end else begin
        dense_8_output_array_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_11_ce1 = 1'b1;
    end else begin
        dense_8_output_array_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_11_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_11_d0 = 32'd0;
    end else begin
        dense_8_output_array_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd11)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_s_fu_6847_p2 == 1'd0) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_11_we0 = 1'b1;
    end else begin
        dense_8_output_array_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_reg_9839_pp11_iter6_reg == 1'd0) & (exitcond_8_reg_9823_pp11_iter6_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_11_we1 = 1'b1;
    end else begin
        dense_8_output_array_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_12_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_12_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_12_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_12_ce0 = 1'b1;
    end else begin
        dense_8_output_array_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_12_ce1 = 1'b1;
    end else begin
        dense_8_output_array_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_12_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_12_d0 = 32'd0;
    end else begin
        dense_8_output_array_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd12)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_s_fu_6847_p2 == 1'd0) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_12_we0 = 1'b1;
    end else begin
        dense_8_output_array_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_reg_9839_pp11_iter6_reg == 1'd0) & (exitcond_8_reg_9823_pp11_iter6_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_12_we1 = 1'b1;
    end else begin
        dense_8_output_array_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_13_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_13_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_13_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_13_ce0 = 1'b1;
    end else begin
        dense_8_output_array_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_13_ce1 = 1'b1;
    end else begin
        dense_8_output_array_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_13_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_13_d0 = 32'd0;
    end else begin
        dense_8_output_array_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd13)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_s_fu_6847_p2 == 1'd0) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_13_we0 = 1'b1;
    end else begin
        dense_8_output_array_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_reg_9839_pp11_iter6_reg == 1'd0) & (exitcond_8_reg_9823_pp11_iter6_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_13_we1 = 1'b1;
    end else begin
        dense_8_output_array_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_14_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_14_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_14_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_14_ce0 = 1'b1;
    end else begin
        dense_8_output_array_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_14_ce1 = 1'b1;
    end else begin
        dense_8_output_array_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_14_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_14_d0 = 32'd0;
    end else begin
        dense_8_output_array_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd14)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_s_fu_6847_p2 == 1'd0) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_14_we0 = 1'b1;
    end else begin
        dense_8_output_array_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_reg_9839_pp11_iter6_reg == 1'd0) & (exitcond_8_reg_9823_pp11_iter6_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_14_we1 = 1'b1;
    end else begin
        dense_8_output_array_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_15_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_15_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_15_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_15_ce0 = 1'b1;
    end else begin
        dense_8_output_array_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_15_ce1 = 1'b1;
    end else begin
        dense_8_output_array_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_15_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_15_d0 = 32'd0;
    end else begin
        dense_8_output_array_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd15)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_s_fu_6847_p2 == 1'd0) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_15_we0 = 1'b1;
    end else begin
        dense_8_output_array_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_s_reg_9839_pp11_iter6_reg == 1'd0) & (exitcond_8_reg_9823_pp11_iter6_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_15_we1 = 1'b1;
    end else begin
        dense_8_output_array_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_1_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_1_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_1_ce0 = 1'b1;
    end else begin
        dense_8_output_array_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_1_ce1 = 1'b1;
    end else begin
        dense_8_output_array_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_1_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_1_d0 = 32'd0;
    end else begin
        dense_8_output_array_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_1_we0 = 1'b1;
    end else begin
        dense_8_output_array_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_1_we1 = 1'b1;
    end else begin
        dense_8_output_array_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_2_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_2_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_2_ce0 = 1'b1;
    end else begin
        dense_8_output_array_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_2_ce1 = 1'b1;
    end else begin
        dense_8_output_array_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_2_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_2_d0 = 32'd0;
    end else begin
        dense_8_output_array_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_2_we0 = 1'b1;
    end else begin
        dense_8_output_array_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_2_we1 = 1'b1;
    end else begin
        dense_8_output_array_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_3_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_3_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_3_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_3_ce0 = 1'b1;
    end else begin
        dense_8_output_array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_3_ce1 = 1'b1;
    end else begin
        dense_8_output_array_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_3_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_3_d0 = 32'd0;
    end else begin
        dense_8_output_array_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_3_we0 = 1'b1;
    end else begin
        dense_8_output_array_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_3_we1 = 1'b1;
    end else begin
        dense_8_output_array_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_4_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_4_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_4_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_4_ce0 = 1'b1;
    end else begin
        dense_8_output_array_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_4_ce1 = 1'b1;
    end else begin
        dense_8_output_array_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_4_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_4_d0 = 32'd0;
    end else begin
        dense_8_output_array_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_4_we0 = 1'b1;
    end else begin
        dense_8_output_array_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_4_we1 = 1'b1;
    end else begin
        dense_8_output_array_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_5_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_5_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_5_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_5_ce0 = 1'b1;
    end else begin
        dense_8_output_array_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_5_ce1 = 1'b1;
    end else begin
        dense_8_output_array_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_5_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_5_d0 = 32'd0;
    end else begin
        dense_8_output_array_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd5)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_5_we0 = 1'b1;
    end else begin
        dense_8_output_array_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_5_we1 = 1'b1;
    end else begin
        dense_8_output_array_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_6_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_6_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_6_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_6_ce0 = 1'b1;
    end else begin
        dense_8_output_array_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_6_ce1 = 1'b1;
    end else begin
        dense_8_output_array_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_6_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_6_d0 = 32'd0;
    end else begin
        dense_8_output_array_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_6_we0 = 1'b1;
    end else begin
        dense_8_output_array_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_6_we1 = 1'b1;
    end else begin
        dense_8_output_array_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_7_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_7_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_7_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_7_ce0 = 1'b1;
    end else begin
        dense_8_output_array_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_7_ce1 = 1'b1;
    end else begin
        dense_8_output_array_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_7_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_7_d0 = 32'd0;
    end else begin
        dense_8_output_array_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd7)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_7_we0 = 1'b1;
    end else begin
        dense_8_output_array_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_7_we1 = 1'b1;
    end else begin
        dense_8_output_array_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_8_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_8_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_8_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_8_ce0 = 1'b1;
    end else begin
        dense_8_output_array_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_8_ce1 = 1'b1;
    end else begin
        dense_8_output_array_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_8_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_8_d0 = 32'd0;
    end else begin
        dense_8_output_array_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_8_we0 = 1'b1;
    end else begin
        dense_8_output_array_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_8_reg_9823_pp11_iter6_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_8_we1 = 1'b1;
    end else begin
        dense_8_output_array_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0))) begin
        dense_8_output_array_9_address0 = newIndex13_cast_fu_7151_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
        dense_8_output_array_9_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_9_address0 = newIndex12_cast_fu_6797_p1;
    end else begin
        dense_8_output_array_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        dense_8_output_array_9_ce0 = 1'b1;
    end else begin
        dense_8_output_array_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        dense_8_output_array_9_ce1 = 1'b1;
    end else begin
        dense_8_output_array_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        dense_8_output_array_9_d0 = grp_fu_3985_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dense_8_output_array_9_d0 = 32'd0;
    end else begin
        dense_8_output_array_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (j3_mid2_reg_9608 == 4'd9)) | ((1'b1 == ap_CS_fsm_state53) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0)))) begin
        dense_8_output_array_9_we0 = 1'b1;
    end else begin
        dense_8_output_array_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter7 == 1'b1) & (1'b0 == ap_block_pp11_stage0_11001) & (exitcond_8_reg_9823_pp11_iter6_reg == 1'd0) & (exitcond_2_reg_9783_pp11_iter6_reg == 1'd0) & (exitcond_reg_9767_pp11_iter6_reg == 1'd0))) begin
        dense_8_output_array_9_we1 = 1'b1;
    end else begin
        dense_8_output_array_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_10_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_10_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_10_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_10_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_11_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_11_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_11_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_11_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_12_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_12_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_12_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_12_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_13_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_13_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_13_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_13_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_14_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_14_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_14_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_14_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_15_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_15_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_15_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_15_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_1_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_1_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_1_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_1_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_2_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_2_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_2_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_2_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_3_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_3_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_3_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_3_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_4_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_4_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_4_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_4_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_5_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_5_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_5_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_5_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_6_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_6_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_6_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_6_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_7_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_7_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_7_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_7_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_8_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_8_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_8_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_8_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_9_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_9_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_9_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_9_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        dropout_4_output_arr_address0 = newIndex10_cast_fu_5919_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        dropout_4_output_arr_address0 = newIndex5_cast_reg_8855;
    end else begin
        dropout_4_output_arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)))) begin
        dropout_4_output_arr_ce0 = 1'b1;
    end else begin
        dropout_4_output_arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (tmp_37_reg_8851 == 1'd1))) begin
        dropout_4_output_arr_we0 = 1'b1;
    end else begin
        dropout_4_output_arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_10_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_10_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_10_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_19_8_reg_9453 == 1'd1) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_10_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_11_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_11_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_11_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_19_8_reg_9453 == 1'd1) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_11_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_12_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_12_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_12_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_19_8_reg_9453 == 1'd1) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_12_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_13_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_13_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_13_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_19_8_reg_9453 == 1'd1) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_13_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_14_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_14_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_14_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_19_8_reg_9453 == 1'd1) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_14_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_15_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_15_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_15_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_19_8_reg_9453 == 1'd1) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_15_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_1_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_1_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_1_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_1_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_2_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_2_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_2_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_2_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_3_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_3_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_3_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_3_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_4_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_4_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_4_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_4_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_5_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_5_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_5_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_5_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_6_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_6_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_6_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_6_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_7_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_7_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_7_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_7_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_8_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_8_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_8_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_19_8_reg_9453 == 1'd1) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_8_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_9_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_9_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_9_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_19_8_reg_9453 == 1'd1) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_9_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp10_stage0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        dropout_5_output_arr_address0 = newIndex14_cast_fu_7033_p1;
    end else if (((1'b0 == ap_block_pp8_stage0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        dropout_5_output_arr_address0 = newIndex11_cast_reg_9393;
    end else begin
        dropout_5_output_arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        dropout_5_output_arr_ce0 = 1'b1;
    end else begin
        dropout_5_output_arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001) & (tmp_93_reg_9389 == 1'd1))) begin
        dropout_5_output_arr_we0 = 1'b1;
    end else begin
        dropout_5_output_arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_10_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_10_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_10_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_14_reg_8426 == 1'd1) & (tmp_12_reg_8417 == 1'd1) & (tmp_11_reg_8408 == 1'd1) & (tmp_10_reg_8399 == 1'd1) & (tmp_9_reg_8390 == 1'd1) & (tmp_7_reg_8381 == 1'd1) & (tmp_5_reg_8372 == 1'd1) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_10_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_11_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_11_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_11_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_12_reg_8417 == 1'd1) & (tmp_11_reg_8408 == 1'd1) & (tmp_10_reg_8399 == 1'd1) & (tmp_9_reg_8390 == 1'd1) & (tmp_7_reg_8381 == 1'd1) & (tmp_5_reg_8372 == 1'd1) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_11_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_12_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_12_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_12_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_reg_8408 == 1'd1) & (tmp_10_reg_8399 == 1'd1) & (tmp_9_reg_8390 == 1'd1) & (tmp_7_reg_8381 == 1'd1) & (tmp_5_reg_8372 == 1'd1) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_12_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_13_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_13_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_13_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_reg_8399 == 1'd1) & (tmp_9_reg_8390 == 1'd1) & (tmp_7_reg_8381 == 1'd1) & (tmp_5_reg_8372 == 1'd1) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_13_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_14_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_14_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_14_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_14_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_15_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_15_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_15_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_15_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_1_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_1_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_1_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_reg_8381 == 1'd1) & (tmp_5_reg_8372 == 1'd1) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_1_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_2_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_2_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_2_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_5_reg_8372 == 1'd1) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_2_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_3_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_3_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_3_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_3_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_4_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_4_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_4_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_4_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_5_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_5_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_5_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_5_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_6_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_6_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_6_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_6_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_7_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_7_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_7_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_7_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_8_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_8_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_8_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_19_reg_8444 == 1'd1) & (tmp_16_reg_8435 == 1'd1) & (tmp_14_reg_8426 == 1'd1) & (tmp_12_reg_8417 == 1'd1) & (tmp_11_reg_8408 == 1'd1) & (tmp_10_reg_8399 == 1'd1) & (tmp_9_reg_8390 == 1'd1) & (tmp_7_reg_8381 == 1'd1) & (tmp_5_reg_8372 == 1'd1) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_8_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_9_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_9_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_9_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_8435 == 1'd1) & (tmp_14_reg_8426 == 1'd1) & (tmp_12_reg_8417 == 1'd1) & (tmp_11_reg_8408 == 1'd1) & (tmp_10_reg_8399 == 1'd1) & (tmp_9_reg_8390 == 1'd1) & (tmp_7_reg_8381 == 1'd1) & (tmp_5_reg_8372 == 1'd1) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_9_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        flatten_4_output_arr_address0 = newIndex6_cast_fu_4790_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flatten_4_output_arr_address0 = newIndex_cast_reg_8293;
    end else begin
        flatten_4_output_arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        flatten_4_output_arr_ce0 = 1'b1;
    end else begin
        flatten_4_output_arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_reg_8390 == 1'd1) & (tmp_7_reg_8381 == 1'd1) & (tmp_5_reg_8372 == 1'd1) & (tmp_3_reg_8363 == 1'd1) & (tmp_2_reg_8354 == 1'd1) & (tmp_8_reg_8345 == 1'd1) & (tmp_6_reg_8336 == 1'd1) & (tmp_4_reg_8327 == 1'd1) & (tmp_s_reg_8318 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_8289 == 1'd1))) begin
        flatten_4_output_arr_we0 = 1'b1;
    end else begin
        flatten_4_output_arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter4 == 1'b1))) begin
        grp_fu_3985_p0 = reg_4407;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_3985_p0 = sum7_reg_3953;
    end else if (((1'b0 == ap_block_pp10_stage4) & (1'b1 == ap_CS_fsm_pp10_stage4) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        grp_fu_3985_p0 = ap_phi_mux_sum7_phi_fu_3956_p4;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_3985_p0 = sum8_reg_3852;
    end else if (((1'b0 == ap_block_pp6_stage4) & (1'b1 == ap_CS_fsm_pp6_stage4) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        grp_fu_3985_p0 = ap_phi_mux_sum8_phi_fu_3855_p4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_3985_p0 = sum1_reg_3763;
    end else if (((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_3985_p0 = ap_phi_mux_sum1_phi_fu_3766_p4;
    end else begin
        grp_fu_3985_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter4 == 1'b1))) begin
        grp_fu_3985_p1 = 32'd1056964608;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_3985_p1 = dense_8_bias_array_q0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_3985_p1 = dense_7_bias_array_q0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_3985_p1 = dense_6_bias_array_q0;
    end else if ((((1'b0 == ap_block_pp10_stage4) & (1'b1 == ap_CS_fsm_pp10_stage4) & (ap_enable_reg_pp10_iter0 == 1'b1)) | ((1'b0 == ap_block_pp6_stage4) & (1'b1 == ap_CS_fsm_pp6_stage4) & (ap_enable_reg_pp6_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        grp_fu_3985_p1 = reg_4407;
    end else begin
        grp_fu_3985_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4119_p0 = dense_8_output_array_49_reg_9884;
    end else if (((1'b0 == ap_block_pp10_stage2) & (1'b1 == ap_CS_fsm_pp10_stage2) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        grp_fu_4119_p0 = tmp_224_reg_9742;
    end else if (((1'b0 == ap_block_pp6_stage2) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        grp_fu_4119_p0 = tmp_101_reg_9202;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_4119_p0 = tmp_33_reg_8673;
    end else begin
        grp_fu_4119_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4119_p1 = 32'd1045220557;
    end else if (((1'b0 == ap_block_pp10_stage2) & (1'b1 == ap_CS_fsm_pp10_stage2) & (ap_enable_reg_pp10_iter0 == 1'b1))) begin
        grp_fu_4119_p1 = dense_8_kernel_array_2_reg_9747;
    end else if (((1'b0 == ap_block_pp6_stage2) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        grp_fu_4119_p1 = dense_7_kernel_array_2_reg_9207;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_4119_p1 = dense_6_kernel_array_2_reg_8678;
    end else begin
        grp_fu_4119_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4199_p0 = dense_8_output_array_49_reg_9884;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4199_p0 = dense_7_output_array_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4199_p0 = dense_6_output_array_q0;
    end else begin
        grp_fu_4199_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4199_p1 = 32'd3223322624;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4199_p1 = 32'd0;
    end else begin
        grp_fu_4199_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0_00001) & (ap_enable_reg_pp11_iter2 == 1'b1) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        grp_fu_4205_opcode = 5'd3;
    end else if ((((1'b0 == ap_block_pp7_stage0_00001) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (exitcond5_reg_9232 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4205_opcode = 5'd5;
    end else begin
        grp_fu_4205_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4205_p0 = dense_8_output_array_49_reg_9884;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4205_p0 = dense_7_output_array_1_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4205_p0 = dense_6_output_array_1_q0;
    end else begin
        grp_fu_4205_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4205_p1 = 32'd1075838976;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4205_p1 = 32'd0;
    end else begin
        grp_fu_4205_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4211_p0 = dense_8_output_array_51_reg_9892;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4211_p0 = dense_7_output_array_2_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4211_p0 = dense_6_output_array_2_q0;
    end else begin
        grp_fu_4211_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4211_p1 = 32'd3223322624;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4211_p1 = 32'd0;
    end else begin
        grp_fu_4211_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0_00001) & (ap_enable_reg_pp11_iter2 == 1'b1) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        grp_fu_4217_opcode = 5'd3;
    end else if ((((1'b0 == ap_block_pp7_stage0_00001) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (exitcond5_reg_9232 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4217_opcode = 5'd5;
    end else begin
        grp_fu_4217_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4217_p0 = dense_8_output_array_51_reg_9892;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4217_p0 = dense_7_output_array_3_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4217_p0 = dense_6_output_array_3_q0;
    end else begin
        grp_fu_4217_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4217_p1 = 32'd1075838976;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4217_p1 = 32'd0;
    end else begin
        grp_fu_4217_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4223_p0 = dense_8_output_array_53_reg_9900;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4223_p0 = dense_7_output_array_4_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4223_p0 = dense_6_output_array_4_q0;
    end else begin
        grp_fu_4223_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4223_p1 = 32'd3223322624;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4223_p1 = 32'd0;
    end else begin
        grp_fu_4223_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0_00001) & (ap_enable_reg_pp11_iter2 == 1'b1) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        grp_fu_4229_opcode = 5'd3;
    end else if ((((1'b0 == ap_block_pp7_stage0_00001) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (exitcond5_reg_9232 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4229_opcode = 5'd5;
    end else begin
        grp_fu_4229_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4229_p0 = dense_8_output_array_53_reg_9900;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4229_p0 = dense_7_output_array_5_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4229_p0 = dense_6_output_array_5_q0;
    end else begin
        grp_fu_4229_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4229_p1 = 32'd1075838976;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4229_p1 = 32'd0;
    end else begin
        grp_fu_4229_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4235_p0 = dense_8_output_array_55_reg_9908;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4235_p0 = dense_7_output_array_6_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4235_p0 = dense_6_output_array_6_q0;
    end else begin
        grp_fu_4235_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4235_p1 = 32'd3223322624;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4235_p1 = 32'd0;
    end else begin
        grp_fu_4235_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0_00001) & (ap_enable_reg_pp11_iter2 == 1'b1) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        grp_fu_4241_opcode = 5'd3;
    end else if ((((1'b0 == ap_block_pp7_stage0_00001) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (exitcond5_reg_9232 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4241_opcode = 5'd5;
    end else begin
        grp_fu_4241_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4241_p0 = dense_8_output_array_55_reg_9908;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4241_p0 = dense_7_output_array_7_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4241_p0 = dense_6_output_array_7_q0;
    end else begin
        grp_fu_4241_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4241_p1 = 32'd1075838976;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4241_p1 = 32'd0;
    end else begin
        grp_fu_4241_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4247_p0 = dense_8_output_array_57_reg_9916;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4247_p0 = dense_7_output_array_8_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4247_p0 = dense_6_output_array_8_q0;
    end else begin
        grp_fu_4247_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4247_p1 = 32'd3223322624;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4247_p1 = 32'd0;
    end else begin
        grp_fu_4247_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0_00001) & (ap_enable_reg_pp11_iter2 == 1'b1) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        grp_fu_4253_opcode = 5'd3;
    end else if ((((1'b0 == ap_block_pp7_stage0_00001) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4253_opcode = 5'd5;
    end else begin
        grp_fu_4253_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4253_p0 = dense_8_output_array_57_reg_9916;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4253_p0 = dense_7_output_array_9_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4253_p0 = dense_6_output_array_9_q0;
    end else begin
        grp_fu_4253_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4253_p1 = 32'd1075838976;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4253_p1 = 32'd0;
    end else begin
        grp_fu_4253_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4259_p0 = dense_8_output_array_59_reg_9924;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4259_p0 = dense_7_output_array_10_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4259_p0 = dense_6_output_array_10_q0;
    end else begin
        grp_fu_4259_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4259_p1 = 32'd3223322624;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4259_p1 = 32'd0;
    end else begin
        grp_fu_4259_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0_00001) & (ap_enable_reg_pp11_iter2 == 1'b1) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        grp_fu_4265_opcode = 5'd3;
    end else if ((((1'b0 == ap_block_pp7_stage0_00001) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4265_opcode = 5'd5;
    end else begin
        grp_fu_4265_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4265_p0 = dense_8_output_array_59_reg_9924;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4265_p0 = dense_7_output_array_11_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4265_p0 = dense_6_output_array_11_q0;
    end else begin
        grp_fu_4265_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4265_p1 = 32'd1075838976;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4265_p1 = 32'd0;
    end else begin
        grp_fu_4265_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4271_p0 = dense_8_output_array_61_reg_9932;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4271_p0 = dense_7_output_array_12_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4271_p0 = dense_6_output_array_12_q0;
    end else begin
        grp_fu_4271_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4271_p1 = 32'd3223322624;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4271_p1 = 32'd0;
    end else begin
        grp_fu_4271_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0_00001) & (ap_enable_reg_pp11_iter2 == 1'b1) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        grp_fu_4277_opcode = 5'd3;
    end else if ((((1'b0 == ap_block_pp7_stage0_00001) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4277_opcode = 5'd5;
    end else begin
        grp_fu_4277_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4277_p0 = dense_8_output_array_61_reg_9932;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4277_p0 = dense_7_output_array_13_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4277_p0 = dense_6_output_array_13_q0;
    end else begin
        grp_fu_4277_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4277_p1 = 32'd1075838976;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4277_p1 = 32'd0;
    end else begin
        grp_fu_4277_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4283_p0 = dense_8_output_array_63_reg_9940;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4283_p0 = dense_7_output_array_14_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4283_p0 = dense_6_output_array_14_q0;
    end else begin
        grp_fu_4283_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4283_p1 = 32'd3223322624;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4283_p1 = 32'd0;
    end else begin
        grp_fu_4283_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0_00001) & (ap_enable_reg_pp11_iter2 == 1'b1) & (exitcond_2_reg_9783_pp11_iter1_reg == 1'd0) & (exitcond_reg_9767_pp11_iter1_reg == 1'd0))) begin
        grp_fu_4289_opcode = 5'd3;
    end else if ((((1'b0 == ap_block_pp7_stage0_00001) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (exitcond5_8_reg_9284 == 1'd0) & (exitcond5_reg_9232 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4289_opcode = 5'd5;
    end else begin
        grp_fu_4289_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4289_p0 = dense_8_output_array_63_reg_9940;
    end else if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        grp_fu_4289_p0 = dense_7_output_array_15_q0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_4289_p0 = dense_6_output_array_15_q0;
    end else begin
        grp_fu_4289_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp11_stage0) & (ap_enable_reg_pp11_iter2 == 1'b1))) begin
        grp_fu_4289_p1 = 32'd1075838976;
    end else if ((((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_4289_p1 = 32'd0;
    end else begin
        grp_fu_4289_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_0_ce0 = 1'b1;
    end else begin
        input_5_input_array_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_10_ce0 = 1'b1;
    end else begin
        input_5_input_array_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_11_ce0 = 1'b1;
    end else begin
        input_5_input_array_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_12_ce0 = 1'b1;
    end else begin
        input_5_input_array_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_13_ce0 = 1'b1;
    end else begin
        input_5_input_array_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_14_ce0 = 1'b1;
    end else begin
        input_5_input_array_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_15_ce0 = 1'b1;
    end else begin
        input_5_input_array_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_1_ce0 = 1'b1;
    end else begin
        input_5_input_array_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_2_ce0 = 1'b1;
    end else begin
        input_5_input_array_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_3_ce0 = 1'b1;
    end else begin
        input_5_input_array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_4_ce0 = 1'b1;
    end else begin
        input_5_input_array_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_5_ce0 = 1'b1;
    end else begin
        input_5_input_array_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_6_ce0 = 1'b1;
    end else begin
        input_5_input_array_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_7_ce0 = 1'b1;
    end else begin
        input_5_input_array_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_8_ce0 = 1'b1;
    end else begin
        input_5_input_array_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_5_input_array_9_ce0 = 1'b1;
    end else begin
        input_5_input_array_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_4626_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond8_fu_4668_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond7_fu_4764_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond7_fu_4764_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b0)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond2_fu_4867_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond2_fu_4867_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter0 == 1'b1) & (tmp_37_fu_5581_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter0 == 1'b1) & (tmp_37_fu_5581_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (exitcond9_8_fu_5665_p2 == 1'd0) & (exitcond9_fu_5623_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (exitcond_flatten_fu_5677_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_pp6_stage0;
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter0 == 1'b1) & (exitcond6_fu_5888_p2 == 1'd1) & (ap_enable_reg_pp6_iter1 == 1'b0)) & (1'b0 == ap_block_pp6_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage1;
            end else if (((1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter0 == 1'b1) & (exitcond6_fu_5888_p2 == 1'd1) & (ap_enable_reg_pp6_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_pp6_stage1 : begin
            if ((1'b0 == ap_block_pp6_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage1;
            end
        end
        ap_ST_fsm_pp6_stage2 : begin
            if ((~((1'b0 == ap_block_pp6_stage2_subdone) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter0 == 1'b0)) & (1'b0 == ap_block_pp6_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage3;
            end else if (((1'b0 == ap_block_pp6_stage2_subdone) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage2;
            end
        end
        ap_ST_fsm_pp6_stage3 : begin
            if ((1'b0 == ap_block_pp6_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage3;
            end
        end
        ap_ST_fsm_pp6_stage4 : begin
            if ((1'b0 == ap_block_pp6_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage4;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_pp7_stage0 : begin
            if (~((1'b0 == ap_block_pp7_stage0_subdone) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end else if (((1'b0 == ap_block_pp7_stage0_subdone) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_pp8_stage0;
        end
        ap_ST_fsm_pp8_stage0 : begin
            if (~((1'b0 == ap_block_pp8_stage0_subdone) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage0;
            end else if (((1'b0 == ap_block_pp8_stage0_subdone) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage0;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (exitcond4_s_fu_6847_p2 == 1'd0) & (exitcond4_8_fu_6835_p2 == 1'd0) & (exitcond4_2_fu_6823_p2 == 1'd0) & (exitcond4_fu_6781_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (exitcond_flatten9_fu_6859_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_pp10_stage0;
        end
        ap_ST_fsm_pp10_stage0 : begin
            if ((~((1'b0 == ap_block_pp10_stage0_subdone) & (ap_enable_reg_pp10_iter0 == 1'b1) & (exitcond1_fu_6997_p2 == 1'd1) & (ap_enable_reg_pp10_iter1 == 1'b0)) & (1'b0 == ap_block_pp10_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage1;
            end else if (((1'b0 == ap_block_pp10_stage0_subdone) & (ap_enable_reg_pp10_iter0 == 1'b1) & (exitcond1_fu_6997_p2 == 1'd1) & (ap_enable_reg_pp10_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage0;
            end
        end
        ap_ST_fsm_pp10_stage1 : begin
            if ((1'b0 == ap_block_pp10_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage1;
            end
        end
        ap_ST_fsm_pp10_stage2 : begin
            if ((~((1'b0 == ap_block_pp10_stage2_subdone) & (ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage2) & (ap_enable_reg_pp10_iter0 == 1'b0)) & (1'b0 == ap_block_pp10_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage3;
            end else if (((1'b0 == ap_block_pp10_stage2_subdone) & (ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage2) & (ap_enable_reg_pp10_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage2;
            end
        end
        ap_ST_fsm_pp10_stage3 : begin
            if ((1'b0 == ap_block_pp10_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage3;
            end
        end
        ap_ST_fsm_pp10_stage4 : begin
            if ((1'b0 == ap_block_pp10_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage4;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_pp11_stage0 : begin
            if (~((ap_enable_reg_pp11_iter6 == 1'b0) & (1'b0 == ap_block_pp11_stage0_subdone) & (ap_enable_reg_pp11_iter7 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage0;
            end else if (((ap_enable_reg_pp11_iter6 == 1'b0) & (1'b0 == ap_block_pp11_stage0_subdone) & (ap_enable_reg_pp11_iter7 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage0;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp10_stage0 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp10_stage1 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp10_stage2 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp10_stage3 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp10_stage4 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp11_stage0 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp6_stage1 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp6_stage2 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp6_stage3 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp6_stage4 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp7_stage0 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp8_stage0 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp6_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp6_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp6_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp6_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp6_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp6_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp7_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp7_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp8_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp8_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp10_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp10_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp10_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp10_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp10_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp10_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp10_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp10_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp11_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp11_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp11_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp11_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp11_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp11_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp11_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp11_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp10 = (ap_idle_pp10 ^ 1'b1);

assign ap_enable_pp11 = (ap_idle_pp11 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign ap_enable_pp7 = (ap_idle_pp7 ^ 1'b1);

assign ap_enable_pp8 = (ap_idle_pp8 ^ 1'b1);

assign ap_phi_mux_sum1_phi_fu_3766_p4 = sum1_reg_3763;

assign ap_phi_mux_sum7_phi_fu_3956_p4 = sum7_reg_3953;

assign ap_phi_mux_sum8_phi_fu_3855_p4 = sum8_reg_3852;

always @ (*) begin
    ap_predicate_tran3to4_state2 = ((tmp_fu_4420_p2 == 1'd0) | ((tmp_fu_4420_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd0)) | ((tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd0)) | ((tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd0)) | ((tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd0)) | ((tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd0)) | ((tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd0)) | ((tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd0)) | ((tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd0)) | ((tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd0)) | ((tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd0)) | ((tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_11_fu_4571_p2 == 1'd0)) | ((tmp_11_fu_4571_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_12_fu_4582_p2 == 1'd0)) | ((tmp_12_fu_4582_p2 == 1'd1) & (tmp_11_fu_4571_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_14_fu_4593_p2 == 1'd0)) | ((tmp_14_fu_4593_p2 == 1'd1) & (tmp_12_fu_4582_p2 == 1'd1) & (tmp_11_fu_4571_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_16_fu_4604_p2 == 1'd0)) | ((tmp_16_fu_4604_p2 == 1'd1) & (tmp_14_fu_4593_p2 == 1'd1) & (tmp_12_fu_4582_p2 == 1'd1) & (tmp_11_fu_4571_p2 == 1'd1) & (tmp_10_fu_4560_p2 == 1'd1) & (tmp_9_fu_4549_p2 == 1'd1) & (tmp_7_fu_4538_p2 == 1'd1) & (tmp_5_fu_4527_p2 == 1'd1) & (tmp_3_fu_4516_p2 == 1'd1) & (tmp_2_fu_4505_p2 == 1'd1) & (tmp_8_fu_4494_p2 == 1'd1) & (tmp_6_fu_4483_p2 == 1'd1) & (tmp_4_fu_4472_p2 == 1'd1) & (tmp_s_fu_4461_p2 == 1'd1) & (tmp_fu_4420_p2 == 1'd1) & (tmp_19_fu_4615_p2 == 1'd0)));
end

always @ (*) begin
    ap_predicate_tran48to49_state47 = ((exitcond5_fu_6001_p2 == 1'd1) | ((exitcond5_8_fu_6043_p2 == 1'd1) & (exitcond5_fu_6001_p2 == 1'd0)));
end

always @ (*) begin
    ap_predicate_tran51to52_state50 = ((tmp_93_fu_6727_p2 == 1'd0) | ((tmp_93_fu_6727_p2 == 1'd1) & (tmp_19_8_fu_6769_p2 == 1'd0)));
end

always @ (*) begin
    ap_predicate_tran78to79_state71 = ((exitcond_fu_7135_p2 == 1'd1) | ((exitcond_2_fu_7177_p2 == 1'd1) & (exitcond_fu_7135_p2 == 1'd0)) | ((exitcond_8_fu_7189_p2 == 1'd1) & (exitcond_2_fu_7177_p2 == 1'd0) & (exitcond_fu_7135_p2 == 1'd0)) | ((exitcond_s_fu_7201_p2 == 1'd1) & (exitcond_8_fu_7189_p2 == 1'd0) & (exitcond_2_fu_7177_p2 == 1'd0) & (exitcond_fu_7135_p2 == 1'd0)));
end

assign arrayNo_trunc3_fu_5765_p2 = (tmp_91_mid2_fu_5747_p3 + tmp_81_fu_5755_p1);

assign arrayNo_trunc5_fu_7018_p2 = (tmp_223_fu_7009_p1 + tmp_311_mid2_reg_9618);

assign dense_6_bias_array_address0 = j_cast1_reg_8560;

assign dense_6_kernel_array_address0 = tmp_80_cast_fu_4815_p1;

assign dense_6_output_array_102_fu_5413_p1 = dense_6_output_array_12_q0;

assign dense_6_output_array_105_fu_5455_p1 = dense_6_output_array_13_q0;

assign dense_6_output_array_108_fu_5497_p1 = dense_6_output_array_14_q0;

assign dense_6_output_array_111_fu_5539_p1 = dense_6_output_array_15_q0;

assign dense_6_output_array_66_fu_4951_p1 = dense_6_output_array_1_q0;

assign dense_6_output_array_69_fu_4909_p1 = dense_6_output_array_q0;

assign dense_6_output_array_72_fu_4993_p1 = dense_6_output_array_2_q0;

assign dense_6_output_array_75_fu_5035_p1 = dense_6_output_array_3_q0;

assign dense_6_output_array_78_fu_5077_p1 = dense_6_output_array_4_q0;

assign dense_6_output_array_81_fu_5119_p1 = dense_6_output_array_5_q0;

assign dense_6_output_array_84_fu_5161_p1 = dense_6_output_array_6_q0;

assign dense_6_output_array_87_fu_5203_p1 = dense_6_output_array_7_q0;

assign dense_6_output_array_90_fu_5245_p1 = dense_6_output_array_8_q0;

assign dense_6_output_array_93_fu_5287_p1 = dense_6_output_array_9_q0;

assign dense_6_output_array_96_fu_5329_p1 = dense_6_output_array_10_q0;

assign dense_6_output_array_99_fu_5371_p1 = dense_6_output_array_11_q0;

assign dense_7_bias_array_address0 = j7_cast1_reg_9093;

assign dense_7_kernel_array_address0 = tmp_17_cast_fu_5944_p1;

assign dense_8_bias_array_address0 = j3_cast1_reg_9633;

assign dense_8_kernel_array_address0 = tmp_30_cast_fu_7084_p1;

assign dense_8_output_array_0_address1 = dense_8_output_array_48_reg_9771_pp11_iter6_reg;

assign dense_8_output_array_0_d1 = ((sel_tmp2_demorgan_fu_7789_p2[0:0] === 1'b1) ? sel_tmp1_fu_7781_p3 : grp_fu_3985_p2);

assign dense_8_output_array_10_address1 = dense_8_output_array_68_reg_9843_pp11_iter6_reg;

assign dense_8_output_array_10_d1 = ((sel_tmp45_demorgan_fu_8099_p2[0:0] === 1'b1) ? sel_tmp10_fu_8091_p3 : grp_fu_4089_p2);

assign dense_8_output_array_11_address1 = dense_8_output_array_70_reg_9849_pp11_iter6_reg;

assign dense_8_output_array_11_d1 = ((sel_tmp49_demorgan_fu_8130_p2[0:0] === 1'b1) ? sel_tmp11_fu_8122_p3 : grp_fu_4094_p2);

assign dense_8_output_array_12_address1 = dense_8_output_array_72_reg_9855_pp11_iter6_reg;

assign dense_8_output_array_12_d1 = ((sel_tmp53_demorgan_fu_8161_p2[0:0] === 1'b1) ? sel_tmp12_fu_8153_p3 : grp_fu_4099_p2);

assign dense_8_output_array_13_address1 = dense_8_output_array_74_reg_9861_pp11_iter6_reg;

assign dense_8_output_array_13_d1 = ((sel_tmp57_demorgan_fu_8192_p2[0:0] === 1'b1) ? sel_tmp13_fu_8184_p3 : grp_fu_4104_p2);

assign dense_8_output_array_14_address1 = dense_8_output_array_76_reg_9867_pp11_iter6_reg;

assign dense_8_output_array_14_d1 = ((sel_tmp61_demorgan_fu_8223_p2[0:0] === 1'b1) ? sel_tmp14_fu_8215_p3 : grp_fu_4109_p2);

assign dense_8_output_array_15_address1 = dense_8_output_array_78_reg_9873_pp11_iter6_reg;

assign dense_8_output_array_15_d1 = ((sel_tmp65_demorgan_fu_8254_p2[0:0] === 1'b1) ? sel_tmp15_fu_8246_p3 : grp_fu_4114_p2);

assign dense_8_output_array_1_address1 = dense_8_output_array_50_reg_9777_pp11_iter6_reg;

assign dense_8_output_array_1_d1 = ((sel_tmp6_demorgan_fu_7820_p2[0:0] === 1'b1) ? sel_tmp5_fu_7812_p3 : grp_fu_4044_p2);

assign dense_8_output_array_2_address1 = dense_8_output_array_52_reg_9787_pp11_iter6_reg;

assign dense_8_output_array_2_d1 = ((sel_tmp11_demorgan_fu_7851_p2[0:0] === 1'b1) ? sel_tmp_fu_7843_p3 : grp_fu_4049_p2);

assign dense_8_output_array_3_address1 = dense_8_output_array_54_reg_9793_pp11_iter6_reg;

assign dense_8_output_array_3_d1 = ((sel_tmp15_demorgan_fu_7882_p2[0:0] === 1'b1) ? sel_tmp2_fu_7874_p3 : grp_fu_4054_p2);

assign dense_8_output_array_4_address1 = dense_8_output_array_56_reg_9799_pp11_iter6_reg;

assign dense_8_output_array_4_d1 = ((sel_tmp19_demorgan_fu_7913_p2[0:0] === 1'b1) ? sel_tmp3_fu_7905_p3 : grp_fu_4059_p2);

assign dense_8_output_array_5_address1 = dense_8_output_array_58_reg_9805_pp11_iter6_reg;

assign dense_8_output_array_5_d1 = ((sel_tmp23_demorgan_fu_7944_p2[0:0] === 1'b1) ? sel_tmp4_fu_7936_p3 : grp_fu_4064_p2);

assign dense_8_output_array_6_address1 = dense_8_output_array_60_reg_9811_pp11_iter6_reg;

assign dense_8_output_array_6_d1 = ((sel_tmp27_demorgan_fu_7975_p2[0:0] === 1'b1) ? sel_tmp6_fu_7967_p3 : grp_fu_4069_p2);

assign dense_8_output_array_7_address1 = dense_8_output_array_62_reg_9817_pp11_iter6_reg;

assign dense_8_output_array_7_d1 = ((sel_tmp31_demorgan_fu_8006_p2[0:0] === 1'b1) ? sel_tmp7_fu_7998_p3 : grp_fu_4074_p2);

assign dense_8_output_array_8_address1 = dense_8_output_array_64_reg_9827_pp11_iter6_reg;

assign dense_8_output_array_8_d1 = ((sel_tmp36_demorgan_fu_8037_p2[0:0] === 1'b1) ? sel_tmp8_fu_8029_p3 : grp_fu_4079_p2);

assign dense_8_output_array_9_address1 = dense_8_output_array_66_reg_9833_pp11_iter6_reg;

assign dense_8_output_array_9_d1 = ((sel_tmp40_demorgan_fu_8068_p2[0:0] === 1'b1) ? sel_tmp9_fu_8060_p3 : grp_fu_4084_p2);

assign dense_8_output_shape_address0 = 3'd0;

assign dense_8_output_shape_address1 = 3'd0;

assign dense_8_output_shape_ce0 = 1'b0;

assign dense_8_output_shape_ce1 = 1'b0;

assign dense_8_output_shape_d0 = 64'd0;

assign dense_8_output_shape_d1 = 64'd0;

assign dense_8_output_shape_we0 = 1'b0;

assign dense_8_output_shape_we1 = 1'b0;

assign exitcond10_fu_5689_p2 = ((j7_reg_3841 == 9'd392) ? 1'b1 : 1'b0);

assign exitcond11_fu_6871_p2 = ((j3_reg_3941 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond1_fu_6997_p2 = ((ap_phi_mux_k3_phi_fu_3967_p4 == 9'd392) ? 1'b1 : 1'b0);

assign exitcond2_fu_4867_p2 = ((i_4_reg_3785 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond3_fu_4626_p2 = ((i_2_reg_3729 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond4_2_fu_6823_p2 = ((i_26_s_fu_6817_p2 == 64'd10) ? 1'b1 : 1'b0);

assign exitcond4_8_fu_6835_p2 = ((i_26_1_fu_6829_p2 == 64'd10) ? 1'b1 : 1'b0);

assign exitcond4_fu_6781_p2 = ((i_3_reg_3907 == 64'd10) ? 1'b1 : 1'b0);

assign exitcond4_s_fu_6847_p2 = ((i_26_2_fu_6841_p2 == 64'd10) ? 1'b1 : 1'b0);

assign exitcond5_8_fu_6043_p2 = ((i_23_s_fu_6037_p2 == 64'd392) ? 1'b1 : 1'b0);

assign exitcond5_fu_6001_p2 = ((i_9_reg_3885 == 64'd392) ? 1'b1 : 1'b0);

assign exitcond6_fu_5888_p2 = ((ap_phi_mux_k9_phi_fu_3866_p4 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond7_fu_4764_p2 = ((ap_phi_mux_k_phi_fu_3756_p4 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond8_fu_4668_p2 = ((j_reg_3740 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond9_8_fu_5665_p2 = ((i_21_s_fu_5659_p2 == 64'd392) ? 1'b1 : 1'b0);

assign exitcond9_fu_5623_p2 = ((i_7_reg_3807 == 64'd392) ? 1'b1 : 1'b0);

assign exitcond_2_fu_7177_p2 = ((i_28_s_fu_7171_p2 == 64'd10) ? 1'b1 : 1'b0);

assign exitcond_8_fu_7189_p2 = ((i_28_1_fu_7183_p2 == 64'd10) ? 1'b1 : 1'b0);

assign exitcond_flatten9_fu_6859_p2 = ((indvar_flatten7_reg_3918 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_5677_p2 = ((indvar_flatten_reg_3818 == 9'd392) ? 1'b1 : 1'b0);

assign exitcond_fu_7135_p2 = ((i_11_reg_3974 == 64'd10) ? 1'b1 : 1'b0);

assign exitcond_s_fu_7201_p2 = ((i_28_2_fu_7195_p2 == 64'd10) ? 1'b1 : 1'b0);

assign i_10_fu_6937_p2 = (i_s_reg_3929 ^ 1'd1);

assign i_14_10_fu_4565_p2 = (i_reg_3718 | 64'd11);

assign i_14_11_fu_4576_p2 = (i_reg_3718 | 64'd12);

assign i_14_12_fu_4587_p2 = (i_reg_3718 | 64'd13);

assign i_14_13_fu_4598_p2 = (i_reg_3718 | 64'd14);

assign i_14_14_fu_4609_p2 = (i_reg_3718 | 64'd15);

assign i_14_15_fu_4620_p2 = (i_reg_3718 + 64'd16);

assign i_14_1_fu_4466_p2 = (i_reg_3718 | 64'd2);

assign i_14_2_fu_4477_p2 = (i_reg_3718 | 64'd3);

assign i_14_3_fu_4488_p2 = (i_reg_3718 | 64'd4);

assign i_14_4_fu_4499_p2 = (i_reg_3718 | 64'd5);

assign i_14_5_fu_4510_p2 = (i_reg_3718 | 64'd6);

assign i_14_6_fu_4521_p2 = (i_reg_3718 | 64'd7);

assign i_14_7_fu_4532_p2 = (i_reg_3718 | 64'd8);

assign i_14_8_fu_4543_p2 = (i_reg_3718 | 64'd9);

assign i_14_9_fu_4554_p2 = (i_reg_3718 | 64'd10);

assign i_14_s_fu_4455_p2 = (i_reg_3718 | 64'd1);

assign i_16_s_fu_4662_p2 = (i_2_reg_3729 + 10'd16);

assign i_19_s_fu_4903_p2 = (i_4_reg_3785 + 10'd16);

assign i_1_fu_5828_p2 = (i_8_reg_3829 ^ 1'd1);

assign i_20_s_fu_5617_p2 = (i_6_reg_3796 + 10'd16);

assign i_21_1_fu_5671_p2 = (i_7_reg_3807 + 64'd16);

assign i_21_s_fu_5659_p2 = (i_7_reg_3807 | 64'd8);

assign i_23_1_fu_6049_p2 = (i_9_reg_3885 + 64'd16);

assign i_23_s_fu_6037_p2 = (i_9_reg_3885 | 64'd8);

assign i_25_1_fu_6775_p2 = (i_5_reg_3896 + 9'd16);

assign i_25_s_fu_6763_p2 = (i_5_reg_3896 | 9'd8);

assign i_26_1_fu_6829_p2 = (i_3_reg_3907 | 64'd8);

assign i_26_2_fu_6841_p2 = (i_3_reg_3907 | 64'd10);

assign i_26_3_fu_6853_p2 = (i_3_reg_3907 + 64'd16);

assign i_26_s_fu_6817_p2 = (i_3_reg_3907 | 64'd2);

assign i_28_1_fu_7183_p2 = (i_11_reg_3974 | 64'd8);

assign i_28_2_fu_7195_p2 = (i_11_reg_3974 | 64'd10);

assign i_28_3_fu_7207_p2 = (64'd16 + i_11_reg_3974);

assign i_28_s_fu_7171_p2 = (i_11_reg_3974 | 64'd2);

assign i_8_mid2_fu_5834_p3 = ((exitcond10_reg_8980[0:0] === 1'b1) ? i_1_fu_5828_p2 : i_8_reg_3829);

assign i_mid2_fu_6943_p3 = ((exitcond11_fu_6871_p2[0:0] === 1'b1) ? i_10_fu_6937_p2 : i_s_reg_3929);

assign indvar_flatten_next8_fu_6865_p2 = (indvar_flatten7_reg_3918 + 4'd1);

assign indvar_flatten_next_fu_5683_p2 = (indvar_flatten_reg_3818 + 9'd1);

assign inneridx_1_cast_fu_6893_p3 = ((i_s_reg_3929[0:0] === 1'b1) ? 8'd136 : 8'd0);

assign inneridx_1_cast_mid1_fu_6885_p3 = ((i_s_reg_3929[0:0] === 1'b1) ? 8'd0 : 8'd136);

assign inneridx_1_cast_mid2_1_fu_6909_p1 = $signed(inneridx_1_cast_mid2_fu_6901_p3);

assign inneridx_1_cast_mid2_fu_6901_p3 = ((exitcond11_fu_6871_p2[0:0] === 1'b1) ? inneridx_1_cast_mid1_fu_6885_p3 : inneridx_1_cast_fu_6893_p3);

assign inneridx_cast_fu_5809_p3 = ((i_8_reg_3829[0:0] === 1'b1) ? 9'd272 : 9'd0);

assign inneridx_cast_mid1_fu_5801_p3 = ((i_8_reg_3829[0:0] === 1'b1) ? 9'd0 : 9'd272);

assign inneridx_cast_mid2_c_fu_5824_p1 = $signed(inneridx_cast_mid2_fu_5817_p3);

assign inneridx_cast_mid2_fu_5817_p3 = ((exitcond10_reg_8980[0:0] === 1'b1) ? inneridx_cast_mid1_fu_5801_p3 : inneridx_cast_fu_5809_p3);

assign input_5_input_array_0_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_10_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_11_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_12_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_13_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_14_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_15_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_1_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_2_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_3_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_4_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_5_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_6_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_7_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_8_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_array_9_address0 = newIndex_cast_fu_4435_p1;

assign input_5_input_shape_address0 = 3'd0;

assign input_5_input_shape_address1 = 3'd0;

assign input_5_input_shape_ce0 = 1'b0;

assign input_5_input_shape_ce1 = 1'b0;

assign input_5_input_shape_d0 = 64'd0;

assign input_5_input_shape_d1 = 64'd0;

assign input_5_input_shape_we0 = 1'b0;

assign input_5_input_shape_we1 = 1'b0;

assign j3_cast1_fu_6955_p1 = j3_mid2_fu_6877_p3;

assign j3_cast_fu_6951_p1 = j3_mid2_fu_6877_p3;

assign j3_mid2_fu_6877_p3 = ((exitcond11_fu_6871_p2[0:0] === 1'b1) ? 4'd0 : j3_reg_3941);

assign j7_cast1_fu_5844_p1 = j7_mid2_reg_8986;

assign j7_cast_fu_5841_p1 = j7_mid2_reg_8986;

assign j7_mid2_fu_5695_p3 = ((exitcond10_fu_5689_p2[0:0] === 1'b1) ? 9'd0 : j7_reg_3841);

assign j_1_fu_4674_p2 = (j_reg_3740 + 10'd1);

assign j_2_fu_5996_p2 = (j7_mid2_reg_8986 + 9'd1);

assign j_3_fu_7130_p2 = (j3_mid2_reg_9608 + 4'd1);

assign j_cast1_fu_4714_p1 = j_reg_3740;

assign j_cast_fu_4710_p1 = j_reg_3740;

assign k_1_fu_4770_p2 = (ap_phi_mux_k_phi_fu_3756_p4 + 10'd1);

assign k_2_fu_5894_p2 = (ap_phi_mux_k9_phi_fu_3866_p4 + 10'd1);

assign k_3_fu_7003_p2 = (ap_phi_mux_k3_phi_fu_3967_p4 + 9'd1);

assign newIndex10_cast_fu_5919_p1 = newIndex3_fu_5909_p4;

assign newIndex10_fu_6733_p4 = {{i_5_reg_3896[8:4]}};

assign newIndex11_cast_fu_6743_p1 = newIndex10_fu_6733_p4;

assign newIndex11_fu_6787_p4 = {{i_3_reg_3907[10:4]}};

assign newIndex12_cast_fu_6797_p1 = newIndex11_fu_6787_p4;

assign newIndex12_fu_7141_p4 = {{i_11_reg_3974[10:4]}};

assign newIndex13_cast_fu_7151_p1 = newIndex12_fu_7141_p4;

assign newIndex13_fu_7023_p4 = {{tmp_28_fu_7013_p2[8:4]}};

assign newIndex14_cast_fu_7033_p1 = newIndex13_fu_7023_p4;

assign newIndex1_cast_fu_4642_p1 = newIndex1_fu_4632_p4;

assign newIndex1_fu_4632_p4 = {{i_2_reg_3729[9:4]}};

assign newIndex2_cast_fu_4690_p1 = newIndex2_fu_4680_p4;

assign newIndex2_fu_4680_p4 = {{j_reg_3740[9:4]}};

assign newIndex3_fu_5909_p4 = {{tmp_15_fu_5904_p2[9:4]}};

assign newIndex4_cast_fu_4883_p1 = newIndex4_fu_4873_p4;

assign newIndex4_fu_4873_p4 = {{i_4_reg_3785[9:4]}};

assign newIndex5_cast_fu_5597_p1 = newIndex5_fu_5587_p4;

assign newIndex5_fu_5587_p4 = {{i_6_reg_3796[9:4]}};

assign newIndex6_cast_fu_4790_p1 = newIndex6_fu_4780_p4;

assign newIndex6_fu_4780_p4 = {{ap_phi_mux_k_phi_fu_3756_p4[9:4]}};

assign newIndex7_cast_fu_5639_p1 = newIndex7_fu_5629_p4;

assign newIndex7_fu_5629_p4 = {{i_7_reg_3807[10:4]}};

assign newIndex8_cast_fu_6017_p1 = newIndex8_fu_6007_p4;

assign newIndex8_fu_6007_p4 = {{i_9_reg_3885[10:4]}};

assign newIndex9_cast_fu_5781_p1 = newIndex9_fu_5771_p4;

assign newIndex9_fu_5771_p4 = {{tmp_13_fu_5759_p2[8:4]}};

assign newIndex_cast_fu_4435_p1 = newIndex_fu_4425_p4;

assign newIndex_fu_4425_p4 = {{i_reg_3718[10:4]}};

assign next_mul1_fu_5990_p2 = (19'd392 + phi_mul1_reg_3873);

assign next_mul_fu_4861_p2 = (20'd784 + phi_mul_reg_3773);

assign notlhs10_fu_5305_p2 = ((tmp_94_fu_5291_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs11_fu_6115_p2 = ((tmp_100_fu_6101_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs12_fu_5347_p2 = ((tmp_107_fu_5333_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs13_fu_6157_p2 = ((tmp_112_fu_6143_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs14_fu_5389_p2 = ((tmp_118_fu_5375_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs15_fu_6199_p2 = ((tmp_123_fu_6185_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs16_fu_5431_p2 = ((tmp_128_fu_5417_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs17_fu_6241_p2 = ((tmp_133_fu_6227_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs18_fu_5473_p2 = ((tmp_138_fu_5459_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs19_fu_6283_p2 = ((tmp_143_fu_6269_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs1_fu_4969_p2 = ((tmp_38_fu_4955_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs20_fu_5515_p2 = ((tmp_148_fu_5501_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs21_fu_6325_p2 = ((tmp_153_fu_6311_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs22_fu_5557_p2 = ((tmp_158_fu_5543_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs23_fu_6367_p2 = ((tmp_163_fu_6353_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs24_fu_6409_p2 = ((tmp_168_fu_6395_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs25_fu_6451_p2 = ((tmp_173_fu_6437_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs26_fu_6493_p2 = ((tmp_178_fu_6479_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs27_fu_6535_p2 = ((tmp_183_fu_6521_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs28_fu_6577_p2 = ((tmp_188_fu_6563_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs29_fu_6619_p2 = ((tmp_193_fu_6605_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs2_fu_5011_p2 = ((tmp_44_fu_4997_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs30_fu_6661_p2 = ((tmp_198_fu_6647_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs31_fu_6703_p2 = ((tmp_203_fu_6689_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs32_fu_7230_p2 = ((tmp_209_fu_7216_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs33_fu_7265_p2 = ((tmp_216_fu_7251_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs34_fu_7300_p2 = ((tmp_225_fu_7286_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs35_fu_7335_p2 = ((tmp_232_fu_7321_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs36_fu_7370_p2 = ((tmp_239_fu_7356_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs37_fu_7405_p2 = ((tmp_246_fu_7391_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs38_fu_7440_p2 = ((tmp_253_fu_7426_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs39_fu_7475_p2 = ((tmp_260_fu_7461_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs3_fu_5053_p2 = ((tmp_51_fu_5039_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs40_fu_7510_p2 = ((tmp_267_fu_7496_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs41_fu_7545_p2 = ((tmp_274_fu_7531_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs42_fu_7580_p2 = ((tmp_281_fu_7566_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs43_fu_7615_p2 = ((tmp_288_fu_7601_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs44_fu_7650_p2 = ((tmp_295_fu_7636_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs45_fu_7685_p2 = ((tmp_302_fu_7671_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs46_fu_7720_p2 = ((tmp_309_fu_7706_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs47_fu_7755_p2 = ((tmp_316_fu_7741_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs4_fu_5095_p2 = ((tmp_57_fu_5081_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs5_fu_5137_p2 = ((tmp_62_fu_5123_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs6_fu_5179_p2 = ((tmp_68_fu_5165_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_5221_p2 = ((tmp_74_fu_5207_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs8_fu_5263_p2 = ((tmp_80_fu_5249_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs9_fu_6073_p2 = ((tmp_86_fu_6059_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_4927_p2 = ((tmp_24_fu_4913_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs10_fu_5311_p2 = ((tmp_103_fu_5301_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs11_fu_6121_p2 = ((tmp_108_fu_6111_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs12_fu_5353_p2 = ((tmp_113_fu_5343_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs13_fu_6163_p2 = ((tmp_117_fu_6153_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs14_fu_5395_p2 = ((tmp_119_fu_5385_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs15_fu_6205_p2 = ((tmp_124_fu_6195_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs16_fu_5437_p2 = ((tmp_129_fu_5427_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs17_fu_6247_p2 = ((tmp_134_fu_6237_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs18_fu_5479_p2 = ((tmp_139_fu_5469_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs19_fu_6289_p2 = ((tmp_144_fu_6279_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs1_fu_4975_p2 = ((tmp_39_fu_4965_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs20_fu_5521_p2 = ((tmp_149_fu_5511_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs21_fu_6331_p2 = ((tmp_154_fu_6321_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs22_fu_5563_p2 = ((tmp_159_fu_5553_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs23_fu_6373_p2 = ((tmp_164_fu_6363_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs24_fu_6415_p2 = ((tmp_169_fu_6405_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs25_fu_6457_p2 = ((tmp_174_fu_6447_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs26_fu_6499_p2 = ((tmp_179_fu_6489_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs27_fu_6541_p2 = ((tmp_184_fu_6531_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs28_fu_6583_p2 = ((tmp_189_fu_6573_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs29_fu_6625_p2 = ((tmp_194_fu_6615_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_5017_p2 = ((tmp_45_fu_5007_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs30_fu_6667_p2 = ((tmp_199_fu_6657_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs31_fu_6709_p2 = ((tmp_204_fu_6699_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs32_fu_7236_p2 = ((tmp_210_fu_7226_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs33_fu_7271_p2 = ((tmp_217_fu_7261_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs34_fu_7306_p2 = ((tmp_226_fu_7296_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs35_fu_7341_p2 = ((tmp_233_fu_7331_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs36_fu_7376_p2 = ((tmp_240_fu_7366_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs37_fu_7411_p2 = ((tmp_247_fu_7401_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs38_fu_7446_p2 = ((tmp_254_fu_7436_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs39_fu_7481_p2 = ((tmp_261_fu_7471_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs3_fu_5059_p2 = ((tmp_52_fu_5049_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs40_fu_7516_p2 = ((tmp_268_fu_7506_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs41_fu_7551_p2 = ((tmp_275_fu_7541_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs42_fu_7586_p2 = ((tmp_282_fu_7576_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs43_fu_7621_p2 = ((tmp_289_fu_7611_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs44_fu_7656_p2 = ((tmp_296_fu_7646_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs45_fu_7691_p2 = ((tmp_303_fu_7681_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs46_fu_7726_p2 = ((tmp_310_fu_7716_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs47_fu_7761_p2 = ((tmp_317_fu_7751_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_5101_p2 = ((tmp_58_fu_5091_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_5143_p2 = ((tmp_63_fu_5133_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_5185_p2 = ((tmp_69_fu_5175_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_5227_p2 = ((tmp_87_fu_5217_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_5269_p2 = ((tmp_91_fu_5259_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs9_fu_6079_p2 = ((tmp_92_fu_6069_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_4933_p2 = ((tmp_25_fu_4923_p1 == 23'd0) ? 1'b1 : 1'b0);

assign outrowidx_cast_fu_5711_p3 = ((i_8_reg_3829[0:0] === 1'b1) ? 8'd136 : 8'd0);

assign outrowidx_cast_mid1_fu_5703_p3 = ((i_8_reg_3829[0:0] === 1'b1) ? 8'd0 : 8'd136);

assign outrowidx_cast_mid2_fu_5719_p3 = ((exitcond10_fu_5689_p2[0:0] === 1'b1) ? outrowidx_cast_mid1_fu_5703_p3 : outrowidx_cast_fu_5711_p3);

assign outrowidx_cast_mid2_s_fu_5727_p1 = $signed(outrowidx_cast_mid2_fu_5719_p3);

assign p_shl4_fu_7053_p3 = {{ap_phi_mux_k3_phi_fu_3967_p4}, {3'd0}};

assign p_shl5_fu_7061_p3 = {{ap_phi_mux_k3_phi_fu_3967_p4}, {1'd0}};

assign p_to_int10_fu_6475_p1 = dense_7_output_array_10_q0;

assign p_to_int11_fu_6517_p1 = dense_7_output_array_11_q0;

assign p_to_int12_fu_6559_p1 = dense_7_output_array_12_q0;

assign p_to_int13_fu_6601_p1 = dense_7_output_array_13_q0;

assign p_to_int14_fu_6643_p1 = dense_7_output_array_14_q0;

assign p_to_int15_fu_6685_p1 = dense_7_output_array_15_q0;

assign p_to_int16_fu_7213_p1 = dense_8_output_array_49_reg_9884;

assign p_to_int17_fu_7248_p1 = dense_8_output_array_51_reg_9892;

assign p_to_int18_fu_7283_p1 = dense_8_output_array_53_reg_9900;

assign p_to_int19_fu_7318_p1 = dense_8_output_array_55_reg_9908;

assign p_to_int1_fu_6097_p1 = dense_7_output_array_1_q0;

assign p_to_int20_fu_7353_p1 = dense_8_output_array_57_reg_9916;

assign p_to_int21_fu_7388_p1 = dense_8_output_array_59_reg_9924;

assign p_to_int22_fu_7423_p1 = dense_8_output_array_61_reg_9932;

assign p_to_int23_fu_7458_p1 = dense_8_output_array_63_reg_9940;

assign p_to_int24_fu_7493_p1 = dense_8_output_array_65_reg_9948;

assign p_to_int25_fu_7528_p1 = dense_8_output_array_67_reg_9956;

assign p_to_int26_fu_7563_p1 = dense_8_output_array_69_reg_9964;

assign p_to_int27_fu_7598_p1 = dense_8_output_array_71_reg_9972;

assign p_to_int28_fu_7633_p1 = dense_8_output_array_73_reg_9980;

assign p_to_int29_fu_7668_p1 = dense_8_output_array_75_reg_9988;

assign p_to_int2_fu_6139_p1 = dense_7_output_array_2_q0;

assign p_to_int30_fu_7703_p1 = dense_8_output_array_77_reg_9996;

assign p_to_int31_fu_7738_p1 = dense_8_output_array_79_reg_10004;

assign p_to_int3_fu_6181_p1 = dense_7_output_array_3_q0;

assign p_to_int4_fu_6223_p1 = dense_7_output_array_4_q0;

assign p_to_int5_fu_6265_p1 = dense_7_output_array_5_q0;

assign p_to_int6_fu_6307_p1 = dense_7_output_array_6_q0;

assign p_to_int7_fu_6349_p1 = dense_7_output_array_7_q0;

assign p_to_int8_fu_6391_p1 = dense_7_output_array_8_q0;

assign p_to_int9_fu_6433_p1 = dense_7_output_array_9_q0;

assign p_to_int_fu_6055_p1 = dense_7_output_array_q0;

assign sel_tmp10_fu_8091_p3 = ((tmp_285_fu_8083_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp11_demorgan_fu_7851_p2 = (tmp_231_fu_7839_p2 | tmp_229_fu_7835_p2);

assign sel_tmp11_fu_8122_p3 = ((tmp_292_fu_8114_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp12_fu_8153_p3 = ((tmp_299_fu_8145_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp13_fu_8184_p3 = ((tmp_306_fu_8176_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp14_fu_8215_p3 = ((tmp_313_fu_8207_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp15_demorgan_fu_7882_p2 = (tmp_238_fu_7870_p2 | tmp_236_fu_7866_p2);

assign sel_tmp15_fu_8246_p3 = ((tmp_320_fu_8238_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp19_demorgan_fu_7913_p2 = (tmp_245_fu_7901_p2 | tmp_243_fu_7897_p2);

assign sel_tmp1_fu_7781_p3 = ((tmp_213_fu_7773_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp23_demorgan_fu_7944_p2 = (tmp_252_fu_7932_p2 | tmp_250_fu_7928_p2);

assign sel_tmp27_demorgan_fu_7975_p2 = (tmp_259_fu_7963_p2 | tmp_257_fu_7959_p2);

assign sel_tmp2_demorgan_fu_7789_p2 = (tmp_215_fu_7777_p2 | tmp_213_fu_7773_p2);

assign sel_tmp2_fu_7874_p3 = ((tmp_236_fu_7866_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp31_demorgan_fu_8006_p2 = (tmp_266_fu_7994_p2 | tmp_264_fu_7990_p2);

assign sel_tmp36_demorgan_fu_8037_p2 = (tmp_273_fu_8025_p2 | tmp_271_fu_8021_p2);

assign sel_tmp3_fu_7905_p3 = ((tmp_243_fu_7897_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp40_demorgan_fu_8068_p2 = (tmp_280_fu_8056_p2 | tmp_278_fu_8052_p2);

assign sel_tmp45_demorgan_fu_8099_p2 = (tmp_287_fu_8087_p2 | tmp_285_fu_8083_p2);

assign sel_tmp49_demorgan_fu_8130_p2 = (tmp_294_fu_8118_p2 | tmp_292_fu_8114_p2);

assign sel_tmp4_fu_7936_p3 = ((tmp_250_fu_7928_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp53_demorgan_fu_8161_p2 = (tmp_301_fu_8149_p2 | tmp_299_fu_8145_p2);

assign sel_tmp57_demorgan_fu_8192_p2 = (tmp_308_fu_8180_p2 | tmp_306_fu_8176_p2);

assign sel_tmp5_fu_7812_p3 = ((tmp_220_fu_7804_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp61_demorgan_fu_8223_p2 = (tmp_315_fu_8211_p2 | tmp_313_fu_8207_p2);

assign sel_tmp65_demorgan_fu_8254_p2 = (tmp_322_fu_8242_p2 | tmp_320_fu_8238_p2);

assign sel_tmp6_demorgan_fu_7820_p2 = (tmp_222_fu_7808_p2 | tmp_220_fu_7804_p2);

assign sel_tmp6_fu_7967_p3 = ((tmp_257_fu_7959_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp7_fu_7998_p3 = ((tmp_264_fu_7990_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp8_fu_8029_p3 = ((tmp_271_fu_8021_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp9_fu_8060_p3 = ((tmp_278_fu_8052_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sel_tmp_fu_7843_p3 = ((tmp_229_fu_7835_p2[0:0] === 1'b1) ? 32'd0 : 32'd1065353216);

assign sum_5_fu_6959_p17 = j3_mid2_fu_6877_p3;

assign sum_fu_5850_p17 = arrayNo_trunc3_reg_8993;

assign tmp1_fu_7069_p2 = (p_shl5_fu_7061_p3 + j3_cast_reg_9628);

assign tmp69_cast_fu_7074_p1 = tmp1_fu_7069_p2;

assign tmp_100_fu_6101_p4 = {{p_to_int1_fu_6097_p1[30:23]}};

assign tmp_101_fu_5952_p17 = tmp_95_reg_9112;

assign tmp_103_fu_5301_p1 = dense_6_output_array_93_fu_5287_p1[22:0];

assign tmp_104_fu_6127_p2 = (notrhs11_fu_6121_p2 | notlhs11_fu_6115_p2);

assign tmp_106_fu_6133_p2 = (tmp_104_fu_6127_p2 & grp_fu_4205_p2);

assign tmp_107_fu_5333_p4 = {{dense_6_output_array_96_fu_5329_p1[30:23]}};

assign tmp_108_fu_6111_p1 = p_to_int1_fu_6097_p1[22:0];

assign tmp_109_fu_5359_p2 = (notrhs12_fu_5353_p2 | notlhs12_fu_5347_p2);

assign tmp_10_fu_4560_p2 = ((i_14_9_fu_4554_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_111_fu_5365_p2 = (tmp_109_fu_5359_p2 & grp_fu_4259_p2);

assign tmp_112_fu_6143_p4 = {{p_to_int2_fu_6139_p1[30:23]}};

assign tmp_113_fu_5343_p1 = dense_6_output_array_96_fu_5329_p1[22:0];

assign tmp_114_fu_6169_p2 = (notrhs13_fu_6163_p2 | notlhs13_fu_6157_p2);

assign tmp_116_fu_6175_p2 = (tmp_114_fu_6169_p2 & grp_fu_4211_p2);

assign tmp_117_fu_6153_p1 = p_to_int2_fu_6139_p1[22:0];

assign tmp_118_fu_5375_p4 = {{dense_6_output_array_99_fu_5371_p1[30:23]}};

assign tmp_119_fu_5385_p1 = dense_6_output_array_99_fu_5371_p1[22:0];

assign tmp_11_fu_4571_p2 = ((i_14_10_fu_4565_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_120_fu_5401_p2 = (notrhs14_fu_5395_p2 | notlhs14_fu_5389_p2);

assign tmp_122_fu_5407_p2 = (tmp_120_fu_5401_p2 & grp_fu_4265_p2);

assign tmp_123_fu_6185_p4 = {{p_to_int3_fu_6181_p1[30:23]}};

assign tmp_124_fu_6195_p1 = p_to_int3_fu_6181_p1[22:0];

assign tmp_125_fu_6211_p2 = (notrhs15_fu_6205_p2 | notlhs15_fu_6199_p2);

assign tmp_127_fu_6217_p2 = (tmp_125_fu_6211_p2 & grp_fu_4217_p2);

assign tmp_128_fu_5417_p4 = {{dense_6_output_array_102_fu_5413_p1[30:23]}};

assign tmp_129_fu_5427_p1 = dense_6_output_array_102_fu_5413_p1[22:0];

assign tmp_12_fu_4582_p2 = ((i_14_11_fu_4576_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_130_fu_5443_p2 = (notrhs16_fu_5437_p2 | notlhs16_fu_5431_p2);

assign tmp_132_fu_5449_p2 = (tmp_130_fu_5443_p2 & grp_fu_4271_p2);

assign tmp_133_fu_6227_p4 = {{p_to_int4_fu_6223_p1[30:23]}};

assign tmp_134_fu_6237_p1 = p_to_int4_fu_6223_p1[22:0];

assign tmp_135_fu_6253_p2 = (notrhs17_fu_6247_p2 | notlhs17_fu_6241_p2);

assign tmp_137_fu_6259_p2 = (tmp_135_fu_6253_p2 & grp_fu_4223_p2);

assign tmp_138_fu_5459_p4 = {{dense_6_output_array_105_fu_5455_p1[30:23]}};

assign tmp_139_fu_5469_p1 = dense_6_output_array_105_fu_5455_p1[22:0];

assign tmp_13_fu_5759_p2 = ($signed(j7_mid2_fu_5695_p3) + $signed(outrowidx_cast_mid2_s_fu_5727_p1));

assign tmp_140_fu_5485_p2 = (notrhs18_fu_5479_p2 | notlhs18_fu_5473_p2);

assign tmp_142_fu_5491_p2 = (tmp_140_fu_5485_p2 & grp_fu_4277_p2);

assign tmp_143_fu_6269_p4 = {{p_to_int5_fu_6265_p1[30:23]}};

assign tmp_144_fu_6279_p1 = p_to_int5_fu_6265_p1[22:0];

assign tmp_145_fu_6295_p2 = (notrhs19_fu_6289_p2 | notlhs19_fu_6283_p2);

assign tmp_147_fu_6301_p2 = (tmp_145_fu_6295_p2 & grp_fu_4229_p2);

assign tmp_148_fu_5501_p4 = {{dense_6_output_array_108_fu_5497_p1[30:23]}};

assign tmp_149_fu_5511_p1 = dense_6_output_array_108_fu_5497_p1[22:0];

assign tmp_14_fu_4593_p2 = ((i_14_12_fu_4587_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_150_fu_5527_p2 = (notrhs20_fu_5521_p2 | notlhs20_fu_5515_p2);

assign tmp_152_fu_5533_p2 = (tmp_150_fu_5527_p2 & grp_fu_4283_p2);

assign tmp_153_fu_6311_p4 = {{p_to_int6_fu_6307_p1[30:23]}};

assign tmp_154_fu_6321_p1 = p_to_int6_fu_6307_p1[22:0];

assign tmp_155_fu_6337_p2 = (notrhs21_fu_6331_p2 | notlhs21_fu_6325_p2);

assign tmp_157_fu_6343_p2 = (tmp_155_fu_6337_p2 & grp_fu_4235_p2);

assign tmp_158_fu_5543_p4 = {{dense_6_output_array_111_fu_5539_p1[30:23]}};

assign tmp_159_fu_5553_p1 = dense_6_output_array_111_fu_5539_p1[22:0];

assign tmp_15_fu_5904_p2 = ($signed(ap_phi_mux_k9_phi_fu_3866_p4) + $signed(inneridx_cast_mid2_c_reg_9078));

assign tmp_160_fu_5569_p2 = (notrhs22_fu_5563_p2 | notlhs22_fu_5557_p2);

assign tmp_162_fu_5575_p2 = (tmp_160_fu_5569_p2 & grp_fu_4289_p2);

assign tmp_163_fu_6353_p4 = {{p_to_int7_fu_6349_p1[30:23]}};

assign tmp_164_fu_6363_p1 = p_to_int7_fu_6349_p1[22:0];

assign tmp_165_fu_6379_p2 = (notrhs23_fu_6373_p2 | notlhs23_fu_6367_p2);

assign tmp_167_fu_6385_p2 = (tmp_165_fu_6379_p2 & grp_fu_4241_p2);

assign tmp_168_fu_6395_p4 = {{p_to_int8_fu_6391_p1[30:23]}};

assign tmp_169_fu_6405_p1 = p_to_int8_fu_6391_p1[22:0];

assign tmp_16_fu_4604_p2 = ((i_14_13_fu_4598_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_170_fu_6421_p2 = (notrhs24_fu_6415_p2 | notlhs24_fu_6409_p2);

assign tmp_172_fu_6427_p2 = (tmp_170_fu_6421_p2 & grp_fu_4247_p2);

assign tmp_173_fu_6437_p4 = {{p_to_int9_fu_6433_p1[30:23]}};

assign tmp_174_fu_6447_p1 = p_to_int9_fu_6433_p1[22:0];

assign tmp_175_fu_6463_p2 = (notrhs25_fu_6457_p2 | notlhs25_fu_6451_p2);

assign tmp_177_fu_6469_p2 = (tmp_175_fu_6463_p2 & grp_fu_4253_p2);

assign tmp_178_fu_6479_p4 = {{p_to_int10_fu_6475_p1[30:23]}};

assign tmp_179_fu_6489_p1 = p_to_int10_fu_6475_p1[22:0];

assign tmp_17_cast_fu_5944_p1 = tmp_17_fu_5939_p2;

assign tmp_17_fu_5939_p2 = (ap_phi_mux_phi_mul1_phi_fu_3877_p4 + j7_cast_reg_9088);

assign tmp_180_fu_6505_p2 = (notrhs26_fu_6499_p2 | notlhs26_fu_6493_p2);

assign tmp_182_fu_6511_p2 = (tmp_180_fu_6505_p2 & grp_fu_4259_p2);

assign tmp_183_fu_6521_p4 = {{p_to_int11_fu_6517_p1[30:23]}};

assign tmp_184_fu_6531_p1 = p_to_int11_fu_6517_p1[22:0];

assign tmp_185_fu_6547_p2 = (notrhs27_fu_6541_p2 | notlhs27_fu_6535_p2);

assign tmp_187_fu_6553_p2 = (tmp_185_fu_6547_p2 & grp_fu_4265_p2);

assign tmp_188_fu_6563_p4 = {{p_to_int12_fu_6559_p1[30:23]}};

assign tmp_189_fu_6573_p1 = p_to_int12_fu_6559_p1[22:0];

assign tmp_190_fu_6589_p2 = (notrhs28_fu_6583_p2 | notlhs28_fu_6577_p2);

assign tmp_192_fu_6595_p2 = (tmp_190_fu_6589_p2 & grp_fu_4271_p2);

assign tmp_193_fu_6605_p4 = {{p_to_int13_fu_6601_p1[30:23]}};

assign tmp_194_fu_6615_p1 = p_to_int13_fu_6601_p1[22:0];

assign tmp_195_fu_6631_p2 = (notrhs29_fu_6625_p2 | notlhs29_fu_6619_p2);

assign tmp_197_fu_6637_p2 = (tmp_195_fu_6631_p2 & grp_fu_4277_p2);

assign tmp_198_fu_6647_p4 = {{p_to_int14_fu_6643_p1[30:23]}};

assign tmp_199_fu_6657_p1 = p_to_int14_fu_6643_p1[22:0];

assign tmp_19_8_fu_6769_p2 = ((i_25_s_fu_6763_p2 < 9'd392) ? 1'b1 : 1'b0);

assign tmp_19_fu_4615_p2 = ((i_14_14_fu_4609_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_200_fu_6673_p2 = (notrhs30_fu_6667_p2 | notlhs30_fu_6661_p2);

assign tmp_202_fu_6679_p2 = (tmp_200_fu_6673_p2 & grp_fu_4283_p2);

assign tmp_203_fu_6689_p4 = {{p_to_int15_fu_6685_p1[30:23]}};

assign tmp_204_fu_6699_p1 = p_to_int15_fu_6685_p1[22:0];

assign tmp_205_fu_6715_p2 = (notrhs31_fu_6709_p2 | notlhs31_fu_6703_p2);

assign tmp_207_fu_6721_p2 = (tmp_205_fu_6715_p2 & grp_fu_4289_p2);

assign tmp_208_fu_6921_p3 = ((i_s_reg_3929[0:0] === 1'b1) ? 4'd8 : 4'd0);

assign tmp_209_fu_7216_p4 = {{p_to_int16_fu_7213_p1[30:23]}};

assign tmp_210_fu_7226_p1 = p_to_int16_fu_7213_p1[22:0];

assign tmp_211_fu_7242_p2 = (notrhs32_fu_7236_p2 | notlhs32_fu_7230_p2);

assign tmp_213_fu_7773_p2 = (tmp_212_reg_10018_pp11_iter6_reg & tmp_211_reg_10012_pp11_iter6_reg);

assign tmp_215_fu_7777_p2 = (tmp_214_reg_10023_pp11_iter6_reg & tmp_211_reg_10012_pp11_iter6_reg);

assign tmp_216_fu_7251_p4 = {{p_to_int17_fu_7248_p1[30:23]}};

assign tmp_217_fu_7261_p1 = p_to_int17_fu_7248_p1[22:0];

assign tmp_218_fu_7277_p2 = (notrhs33_fu_7271_p2 | notlhs33_fu_7265_p2);

assign tmp_21_fu_4718_p1 = j_reg_3740[3:0];

assign tmp_220_fu_7804_p2 = (tmp_219_reg_10034_pp11_iter6_reg & tmp_218_reg_10028_pp11_iter6_reg);

assign tmp_222_fu_7808_p2 = (tmp_221_reg_10039_pp11_iter6_reg & tmp_218_reg_10028_pp11_iter6_reg);

assign tmp_223_fu_7009_p1 = ap_phi_mux_k3_phi_fu_3967_p4[3:0];

assign tmp_224_fu_7092_p17 = arrayNo_trunc5_reg_9652;

assign tmp_225_fu_7286_p4 = {{p_to_int18_fu_7283_p1[30:23]}};

assign tmp_226_fu_7296_p1 = p_to_int18_fu_7283_p1[22:0];

assign tmp_227_fu_7312_p2 = (notrhs34_fu_7306_p2 | notlhs34_fu_7300_p2);

assign tmp_229_fu_7835_p2 = (tmp_228_reg_10050_pp11_iter6_reg & tmp_227_reg_10044_pp11_iter6_reg);

assign tmp_22_fu_4726_p17 = tmp_21_fu_4718_p1;

assign tmp_231_fu_7839_p2 = (tmp_230_reg_10055_pp11_iter6_reg & tmp_227_reg_10044_pp11_iter6_reg);

assign tmp_232_fu_7321_p4 = {{p_to_int19_fu_7318_p1[30:23]}};

assign tmp_233_fu_7331_p1 = p_to_int19_fu_7318_p1[22:0];

assign tmp_234_fu_7347_p2 = (notrhs35_fu_7341_p2 | notlhs35_fu_7335_p2);

assign tmp_236_fu_7866_p2 = (tmp_235_reg_10066_pp11_iter6_reg & tmp_234_reg_10060_pp11_iter6_reg);

assign tmp_238_fu_7870_p2 = (tmp_237_reg_10071_pp11_iter6_reg & tmp_234_reg_10060_pp11_iter6_reg);

assign tmp_239_fu_7356_p4 = {{p_to_int20_fu_7353_p1[30:23]}};

assign tmp_240_fu_7366_p1 = p_to_int20_fu_7353_p1[22:0];

assign tmp_241_fu_7382_p2 = (notrhs36_fu_7376_p2 | notlhs36_fu_7370_p2);

assign tmp_243_fu_7897_p2 = (tmp_242_reg_10082_pp11_iter6_reg & tmp_241_reg_10076_pp11_iter6_reg);

assign tmp_245_fu_7901_p2 = (tmp_244_reg_10087_pp11_iter6_reg & tmp_241_reg_10076_pp11_iter6_reg);

assign tmp_246_fu_7391_p4 = {{p_to_int21_fu_7388_p1[30:23]}};

assign tmp_247_fu_7401_p1 = p_to_int21_fu_7388_p1[22:0];

assign tmp_248_fu_7417_p2 = (notrhs37_fu_7411_p2 | notlhs37_fu_7405_p2);

assign tmp_24_fu_4913_p4 = {{dense_6_output_array_69_fu_4909_p1[30:23]}};

assign tmp_250_fu_7928_p2 = (tmp_249_reg_10098_pp11_iter6_reg & tmp_248_reg_10092_pp11_iter6_reg);

assign tmp_252_fu_7932_p2 = (tmp_251_reg_10103_pp11_iter6_reg & tmp_248_reg_10092_pp11_iter6_reg);

assign tmp_253_fu_7426_p4 = {{p_to_int22_fu_7423_p1[30:23]}};

assign tmp_254_fu_7436_p1 = p_to_int22_fu_7423_p1[22:0];

assign tmp_255_fu_7452_p2 = (notrhs38_fu_7446_p2 | notlhs38_fu_7440_p2);

assign tmp_257_fu_7959_p2 = (tmp_256_reg_10114_pp11_iter6_reg & tmp_255_reg_10108_pp11_iter6_reg);

assign tmp_259_fu_7963_p2 = (tmp_258_reg_10119_pp11_iter6_reg & tmp_255_reg_10108_pp11_iter6_reg);

assign tmp_25_fu_4923_p1 = dense_6_output_array_69_fu_4909_p1[22:0];

assign tmp_260_fu_7461_p4 = {{p_to_int23_fu_7458_p1[30:23]}};

assign tmp_261_fu_7471_p1 = p_to_int23_fu_7458_p1[22:0];

assign tmp_262_fu_7487_p2 = (notrhs39_fu_7481_p2 | notlhs39_fu_7475_p2);

assign tmp_264_fu_7990_p2 = (tmp_263_reg_10130_pp11_iter6_reg & tmp_262_reg_10124_pp11_iter6_reg);

assign tmp_266_fu_7994_p2 = (tmp_265_reg_10135_pp11_iter6_reg & tmp_262_reg_10124_pp11_iter6_reg);

assign tmp_267_fu_7496_p4 = {{p_to_int24_fu_7493_p1[30:23]}};

assign tmp_268_fu_7506_p1 = p_to_int24_fu_7493_p1[22:0];

assign tmp_269_fu_7522_p2 = (notrhs40_fu_7516_p2 | notlhs40_fu_7510_p2);

assign tmp_26_fu_4939_p2 = (notrhs_fu_4933_p2 | notlhs_fu_4927_p2);

assign tmp_271_fu_8021_p2 = (tmp_270_reg_10146_pp11_iter6_reg & tmp_269_reg_10140_pp11_iter6_reg);

assign tmp_273_fu_8025_p2 = (tmp_272_reg_10151_pp11_iter6_reg & tmp_269_reg_10140_pp11_iter6_reg);

assign tmp_274_fu_7531_p4 = {{p_to_int25_fu_7528_p1[30:23]}};

assign tmp_275_fu_7541_p1 = p_to_int25_fu_7528_p1[22:0];

assign tmp_276_fu_7557_p2 = (notrhs41_fu_7551_p2 | notlhs41_fu_7545_p2);

assign tmp_278_fu_8052_p2 = (tmp_277_reg_10162_pp11_iter6_reg & tmp_276_reg_10156_pp11_iter6_reg);

assign tmp_280_fu_8056_p2 = (tmp_279_reg_10167_pp11_iter6_reg & tmp_276_reg_10156_pp11_iter6_reg);

assign tmp_281_fu_7566_p4 = {{p_to_int26_fu_7563_p1[30:23]}};

assign tmp_282_fu_7576_p1 = p_to_int26_fu_7563_p1[22:0];

assign tmp_283_fu_7592_p2 = (notrhs42_fu_7586_p2 | notlhs42_fu_7580_p2);

assign tmp_285_fu_8083_p2 = (tmp_284_reg_10178_pp11_iter6_reg & tmp_283_reg_10172_pp11_iter6_reg);

assign tmp_287_fu_8087_p2 = (tmp_286_reg_10183_pp11_iter6_reg & tmp_283_reg_10172_pp11_iter6_reg);

assign tmp_288_fu_7601_p4 = {{p_to_int27_fu_7598_p1[30:23]}};

assign tmp_289_fu_7611_p1 = p_to_int27_fu_7598_p1[22:0];

assign tmp_28_fu_7013_p2 = ($signed(inneridx_1_cast_mid2_1_reg_9613) + $signed(ap_phi_mux_k3_phi_fu_3967_p4));

assign tmp_290_fu_7627_p2 = (notrhs43_fu_7621_p2 | notlhs43_fu_7615_p2);

assign tmp_292_fu_8114_p2 = (tmp_291_reg_10194_pp11_iter6_reg & tmp_290_reg_10188_pp11_iter6_reg);

assign tmp_294_fu_8118_p2 = (tmp_293_reg_10199_pp11_iter6_reg & tmp_290_reg_10188_pp11_iter6_reg);

assign tmp_295_fu_7636_p4 = {{p_to_int28_fu_7633_p1[30:23]}};

assign tmp_296_fu_7646_p1 = p_to_int28_fu_7633_p1[22:0];

assign tmp_297_fu_7662_p2 = (notrhs44_fu_7656_p2 | notlhs44_fu_7650_p2);

assign tmp_299_fu_8145_p2 = (tmp_298_reg_10210_pp11_iter6_reg & tmp_297_reg_10204_pp11_iter6_reg);

assign tmp_29_fu_4945_p2 = (tmp_26_fu_4939_p2 & grp_fu_4199_p2);

assign tmp_2_fu_4505_p2 = ((i_14_4_fu_4499_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_301_fu_8149_p2 = (tmp_300_reg_10215_pp11_iter6_reg & tmp_297_reg_10204_pp11_iter6_reg);

assign tmp_302_fu_7671_p4 = {{p_to_int29_fu_7668_p1[30:23]}};

assign tmp_303_fu_7681_p1 = p_to_int29_fu_7668_p1[22:0];

assign tmp_304_fu_7697_p2 = (notrhs45_fu_7691_p2 | notlhs45_fu_7685_p2);

assign tmp_306_fu_8176_p2 = (tmp_305_reg_10226_pp11_iter6_reg & tmp_304_reg_10220_pp11_iter6_reg);

assign tmp_308_fu_8180_p2 = (tmp_307_reg_10231_pp11_iter6_reg & tmp_304_reg_10220_pp11_iter6_reg);

assign tmp_309_fu_7706_p4 = {{p_to_int30_fu_7703_p1[30:23]}};

assign tmp_30_cast_fu_7084_p1 = tmp_30_fu_7078_p2;

assign tmp_30_fu_7078_p2 = (tmp69_cast_fu_7074_p1 + p_shl4_fu_7053_p3);

assign tmp_310_fu_7716_p1 = p_to_int30_fu_7703_p1[22:0];

assign tmp_311_fu_7732_p2 = (notrhs46_fu_7726_p2 | notlhs46_fu_7720_p2);

assign tmp_311_mid1_fu_6913_p3 = ((i_s_reg_3929[0:0] === 1'b1) ? 4'd0 : 4'd8);

assign tmp_311_mid2_fu_6929_p3 = ((exitcond11_fu_6871_p2[0:0] === 1'b1) ? tmp_311_mid1_fu_6913_p3 : tmp_208_fu_6921_p3);

assign tmp_313_fu_8207_p2 = (tmp_312_reg_10242_pp11_iter6_reg & tmp_311_reg_10236_pp11_iter6_reg);

assign tmp_315_fu_8211_p2 = (tmp_314_reg_10247_pp11_iter6_reg & tmp_311_reg_10236_pp11_iter6_reg);

assign tmp_316_fu_7741_p4 = {{p_to_int31_fu_7738_p1[30:23]}};

assign tmp_317_fu_7751_p1 = p_to_int31_fu_7738_p1[22:0];

assign tmp_318_fu_7767_p2 = (notrhs47_fu_7761_p2 | notlhs47_fu_7755_p2);

assign tmp_320_fu_8238_p2 = (tmp_319_reg_10258_pp11_iter6_reg & tmp_318_reg_10252_pp11_iter6_reg);

assign tmp_322_fu_8242_p2 = (tmp_321_reg_10263_pp11_iter6_reg & tmp_318_reg_10252_pp11_iter6_reg);

assign tmp_33_fu_4823_p17 = tmp_34_reg_8583;

assign tmp_34_fu_4776_p1 = ap_phi_mux_k_phi_fu_3756_p4[3:0];

assign tmp_35_fu_4810_p2 = (ap_phi_mux_phi_mul_phi_fu_3777_p4 + j_cast_reg_8555);

assign tmp_37_fu_5581_p2 = ((i_6_reg_3796 < 10'd784) ? 1'b1 : 1'b0);

assign tmp_38_fu_4955_p4 = {{dense_6_output_array_66_fu_4951_p1[30:23]}};

assign tmp_39_fu_4965_p1 = dense_6_output_array_66_fu_4951_p1[22:0];

assign tmp_3_fu_4516_p2 = ((i_14_5_fu_4510_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_40_fu_4981_p2 = (notrhs1_fu_4975_p2 | notlhs1_fu_4969_p2);

assign tmp_42_fu_4987_p2 = (tmp_40_fu_4981_p2 & grp_fu_4205_p2);

assign tmp_44_fu_4997_p4 = {{dense_6_output_array_72_fu_4993_p1[30:23]}};

assign tmp_45_fu_5007_p1 = dense_6_output_array_72_fu_4993_p1[22:0];

assign tmp_46_fu_5023_p2 = (notrhs2_fu_5017_p2 | notlhs2_fu_5011_p2);

assign tmp_48_fu_5029_p2 = (tmp_46_fu_5023_p2 & grp_fu_4211_p2);

assign tmp_4_fu_4472_p2 = ((i_14_1_fu_4466_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_51_fu_5039_p4 = {{dense_6_output_array_75_fu_5035_p1[30:23]}};

assign tmp_52_fu_5049_p1 = dense_6_output_array_75_fu_5035_p1[22:0];

assign tmp_53_fu_5065_p2 = (notrhs3_fu_5059_p2 | notlhs3_fu_5053_p2);

assign tmp_56_fu_5071_p2 = (tmp_53_fu_5065_p2 & grp_fu_4217_p2);

assign tmp_57_fu_5081_p4 = {{dense_6_output_array_78_fu_5077_p1[30:23]}};

assign tmp_58_fu_5091_p1 = dense_6_output_array_78_fu_5077_p1[22:0];

assign tmp_59_fu_5107_p2 = (notrhs4_fu_5101_p2 | notlhs4_fu_5095_p2);

assign tmp_5_fu_4527_p2 = ((i_14_6_fu_4521_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_61_fu_5113_p2 = (tmp_59_fu_5107_p2 & grp_fu_4223_p2);

assign tmp_62_fu_5123_p4 = {{dense_6_output_array_81_fu_5119_p1[30:23]}};

assign tmp_63_fu_5133_p1 = dense_6_output_array_81_fu_5119_p1[22:0];

assign tmp_64_fu_5149_p2 = (notrhs5_fu_5143_p2 | notlhs5_fu_5137_p2);

assign tmp_67_fu_5155_p2 = (tmp_64_fu_5149_p2 & grp_fu_4229_p2);

assign tmp_68_fu_5165_p4 = {{dense_6_output_array_84_fu_5161_p1[30:23]}};

assign tmp_69_fu_5175_p1 = dense_6_output_array_84_fu_5161_p1[22:0];

assign tmp_6_fu_4483_p2 = ((i_14_2_fu_4477_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_70_fu_5191_p2 = (notrhs6_fu_5185_p2 | notlhs6_fu_5179_p2);

assign tmp_72_fu_5197_p2 = (tmp_70_fu_5191_p2 & grp_fu_4235_p2);

assign tmp_74_fu_5207_p4 = {{dense_6_output_array_87_fu_5203_p1[30:23]}};

assign tmp_75_fu_5739_p3 = ((i_8_reg_3829[0:0] === 1'b1) ? 4'd8 : 4'd0);

assign tmp_77_fu_5233_p2 = (notrhs7_fu_5227_p2 | notlhs7_fu_5221_p2);

assign tmp_79_fu_5239_p2 = (tmp_77_fu_5233_p2 & grp_fu_4241_p2);

assign tmp_7_fu_4538_p2 = ((i_14_7_fu_4532_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_80_cast_fu_4815_p1 = tmp_35_fu_4810_p2;

assign tmp_80_fu_5249_p4 = {{dense_6_output_array_90_fu_5245_p1[30:23]}};

assign tmp_81_fu_5755_p1 = j7_mid2_fu_5695_p3[3:0];

assign tmp_83_fu_5275_p2 = (notrhs8_fu_5269_p2 | notlhs8_fu_5263_p2);

assign tmp_85_fu_5281_p2 = (tmp_83_fu_5275_p2 & grp_fu_4247_p2);

assign tmp_86_fu_6059_p4 = {{p_to_int_fu_6055_p1[30:23]}};

assign tmp_87_fu_5217_p1 = dense_6_output_array_87_fu_5203_p1[22:0];

assign tmp_88_fu_6085_p2 = (notrhs9_fu_6079_p2 | notlhs9_fu_6073_p2);

assign tmp_8_fu_4494_p2 = ((i_14_3_fu_4488_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_90_fu_6091_p2 = (tmp_88_fu_6085_p2 & grp_fu_4199_p2);

assign tmp_91_fu_5259_p1 = dense_6_output_array_90_fu_5245_p1[22:0];

assign tmp_91_mid1_fu_5731_p3 = ((i_8_reg_3829[0:0] === 1'b1) ? 4'd0 : 4'd8);

assign tmp_91_mid2_fu_5747_p3 = ((exitcond10_fu_5689_p2[0:0] === 1'b1) ? tmp_91_mid1_fu_5731_p3 : tmp_75_fu_5739_p3);

assign tmp_92_fu_6069_p1 = p_to_int_fu_6055_p1[22:0];

assign tmp_93_fu_6727_p2 = ((i_5_reg_3896 < 9'd392) ? 1'b1 : 1'b0);

assign tmp_94_fu_5291_p4 = {{dense_6_output_array_93_fu_5287_p1[30:23]}};

assign tmp_95_fu_5900_p1 = ap_phi_mux_k9_phi_fu_3866_p4[3:0];

assign tmp_96_fu_5317_p2 = (notrhs10_fu_5311_p2 | notlhs10_fu_5305_p2);

assign tmp_98_fu_5323_p2 = (tmp_96_fu_5317_p2 & grp_fu_4253_p2);

assign tmp_9_fu_4549_p2 = ((i_14_8_fu_4543_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_fu_4420_p2 = ((i_reg_3718 < input_5_input_numel) ? 1'b1 : 1'b0);

assign tmp_s_fu_4461_p2 = ((i_14_s_fu_4455_p2 < input_5_input_numel) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    newIndex_cast_reg_8293[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    j_cast_reg_8555[19:10] <= 10'b0000000000;
    j_cast1_reg_8560[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    newIndex5_cast_reg_8855[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    dense_7_output_array_32_reg_8998[5] <= 1'b0;
    dense_7_output_array_33_reg_9003[5] <= 1'b0;
    dense_7_output_array_34_reg_9008[5] <= 1'b0;
    dense_7_output_array_35_reg_9013[5] <= 1'b0;
    dense_7_output_array_36_reg_9018[5] <= 1'b0;
    dense_7_output_array_37_reg_9023[5] <= 1'b0;
    dense_7_output_array_38_reg_9028[5] <= 1'b0;
    dense_7_output_array_39_reg_9033[5] <= 1'b0;
    dense_7_output_array_40_reg_9038[5] <= 1'b0;
    dense_7_output_array_41_reg_9043[5] <= 1'b0;
    dense_7_output_array_42_reg_9048[5] <= 1'b0;
    dense_7_output_array_43_reg_9053[5] <= 1'b0;
    dense_7_output_array_44_reg_9058[5] <= 1'b0;
    dense_7_output_array_45_reg_9063[5] <= 1'b0;
    dense_7_output_array_46_reg_9068[5] <= 1'b0;
    dense_7_output_array_47_reg_9073[5] <= 1'b0;
    inneridx_cast_mid2_c_reg_9078[3:0] <= 4'b0000;
    inneridx_cast_mid2_c_reg_9078[7:5] <= 3'b000;
    j7_cast_reg_9088[18:9] <= 10'b0000000000;
    j7_cast1_reg_9093[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    newIndex11_cast_reg_9393[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    inneridx_1_cast_mid2_1_reg_9613[2:0] <= 3'b000;
    inneridx_1_cast_mid2_1_reg_9613[6:4] <= 3'b000;
    tmp_311_mid2_reg_9618[2:0] <= 3'b000;
    j3_cast_reg_9628[9:4] <= 6'b000000;
    j3_cast1_reg_9633[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //c_mnist
