ulmt
prefetching
repl
prefetch
prefetches
prefetcher
miss
misses
correlation
nopref
processor
cache
dram
successors
prefetched
numlevels
mcf
chain
customization
mru
chip
verbose
occupancy
nonprefmisses
replmc
bridge
memory
replicated
controller
mst
coverage
equake
numrows
numsucc
irregular
thread
north
requests
queue
successor
customizability
cycles
cg
stream
engines
addresses
mem
base
buffers
hardware
delayedhits
stride
ahead
push
response
speedup
latency
prefetchers
bus
engine
ghz
nvidia
queues
row
rt
sequential
dasp
chipset
deposited
custom
parser
stall
hits
linked
learning
helper
solihin
caches
pull
associative
gb
ft
accesses
streams
patterns
sparse
observes
mode
prvulovic
kedem
customized
controllers
utilization
delivers
schemes
ld
speedups
impulse
hit
predict
lebeck
subordinate
conventional
prediction
secondlast
nforce
ssmt
ulmts
microthreading
numseq
numpref
chips
core
timely
immediate
predictability
sec
nine
sherwood
mbyte
architecture
forwarding
adrin
exploiting
busy
reply
sram
filter
sigarch
module
levels
designs
updates
taco
passive
mostly
mshrs
cristal
proc
pending
eliminates
inexpensive
entries
request
conflicts
mbytes
kilo
milos
iram
useless
eliminate
mps
issued
gap
tag
lixin
intel
page
inexpensively
multiprocessors
bar
overlapped
contributor
organization
side
mhz
dropped
malo
fus
footprints
assoc
eia
placing
jos
address
zhen
grunwald
era
parker
news
suc
torrellas
monitors
differently
cmp
upcoming
bars
microarchitecture
proposals
resides
correlation prefetching
main processor
correlation table
memory processor
base chain
side prefetching
processor side
memory side
chain repl
repl conven4
pair based
north bridge
bridge chip
prefetching algorithm
prefetch requests
verbose mode
occupancy time
memory controller
response time
main memory
linked data
side prefetcher
prefetching step
nopref conven4
far ahead
queue 3
irregular applications
sparse tree
dram chip
average speedup
prefetching algorithms
tree average
repl nopref
based correlation
cycles row
non verbose
queue 2
miss patterns
table organization
current miss
miss address
successor misses
prefetch far
gap mcf
equake ft
gb sec
memory thread
parser sparse
ft gap
true mru
mst parser
based schemes
execution time
stream buffers
user level
memory bus
prefetched line
cg equake
sequential prefetcher
filter module
mru successors
ulmt implementation
mcf mst
mostly irregular
miss sequence
original misses
nine mostly
ulmt algorithms
miss addresses
immediate successors
memory system
based prefetching
prefetching using
one miss
useless prefetches
high response
sequential prefetching
ld st
dram chips
learning step
level memory
data structures
processor cycles
several levels
data forwarding
queues 1
low coverage
immediate successor
cache misses
prefetch ing
c d
queue 1
b c
two limitations
bus utilization
miss sequences
push prefetching
repl custom
ghz cycles
ulmt running
row hit
chip 22
thread ulmt
ahead prefetching
time beyondl2
side sequential
different ulmt
row miss
base chain repl
memory side prefetching
repl conven4 repl
chain repl conven4
levels of successors
north bridge chip
processor side prefetching
nopref conven4 base
linked data structures
processor side prefetcher
pair based schemes
pair based correlation
repl nopref conven4
sparse tree average
non verbose mode
chain and repl
parser sparse tree
mst parser sparse
user level memory
ft gap mcf
level memory thread
equake ft gap
c a d
gap mcf mst
high response time
cg equake ft
nine mostly irregular
true mru successors
prefetch far ahead
mcf mst parser
based correlation prefetching
main memory bus
number of l2
speedup of 1
general purpose processor
c current miss
furthermore our scheme
delivers an average
scheme works well
miss to eliminate
speedup to 1
response and occupancy
d c current
correlation prefetching algorithms
takes the mru
far ahead prefetching
average speedup increases
sparse and tree
side sequential prefetcher
user level thread
well in combination
miss a prefetch
gb sec peak
memory controller chip
cycles row hit
miss a c
repl conven4 replmc
prefetches that eliminate
addresses to prefetch
prefetch d b
conventional table organization
bridge chip 22
software data structure
beyond the memory
cycle hit rt
conventional processor side
processor side sequential
memory thread ulmt
cycles row miss
mostly irregular applications
execution time beyondl2
levels of successor
alexander and kedem
exploiting the customization
d a c
