{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449380101408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449380101411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 00:35:00 2015 " "Processing started: Sun Dec 06 00:35:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449380101411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449380101411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ugm -c MASTERMIND " "Command: quartus_map --read_settings_files=on --write_settings_files=off ugm -c MASTERMIND" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449380101411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1449380102275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_table-behavior " "Found design unit 1: counter_table-behavior" {  } { { "counter_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/counter_table.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103652 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_table " "Found entity 1: counter_table" {  } { { "counter_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/counter_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_possibility_table-behavior " "Found design unit 1: g10_possibility_table-behavior" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_possibility_table.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103661 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_possibility_table " "Found entity 1: g10_possibility_table" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_possibility_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4bit-behavior " "Found design unit 1: register_4bit-behavior" {  } { { "register_4bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/register_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103682 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/register_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_3bit-behavior " "Found design unit 1: register_3bit-behavior" {  } { { "register_3bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/register_3bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103691 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_3bit " "Found entity 1: register_3bit" {  } { { "register_3bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/register_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randompatterngenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randompatterngenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomPatternGenerator-behavior " "Found design unit 1: RandomPatternGenerator-behavior" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/RandomPatternGenerator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103701 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomPatternGenerator " "Found entity 1: RandomPatternGenerator" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/RandomPatternGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermind.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mastermind.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MASTERMIND-behavior " "Found design unit 1: MASTERMIND-behavior" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103711 ""} { "Info" "ISGN_ENTITY_NAME" "1 MASTERMIND " "Found entity 1: MASTERMIND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_score_encoder_user_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_score_encoder_user_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_score_encoder_user_mode-behavior " "Found design unit 1: g10_score_encoder_user_mode-behavior" {  } { { "g10_score_encoder_user_mode.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_score_encoder_user_mode.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103730 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_score_encoder_user_mode " "Found entity 1: g10_score_encoder_user_mode" {  } { { "g10_score_encoder_user_mode.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_score_encoder_user_mode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_score_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_score_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_score_encoder-implementation " "Found design unit 1: g10_score_encoder-implementation" {  } { { "g10_score_encoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_score_encoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103739 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_score_encoder " "Found entity 1: g10_score_encoder" {  } { { "g10_score_encoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_score_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_num1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_num1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num1s-Implementation " "Found design unit 1: g10_num1s-Implementation" {  } { { "g10_num1s.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_num1s.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103752 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num1s " "Found entity 1: g10_num1s" {  } { { "g10_num1s.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_num1s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_num_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_num_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num_matches-a " "Found design unit 1: g10_num_matches-a" {  } { { "g10_num_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_num_matches.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103761 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num_matches " "Found entity 1: g10_num_matches" {  } { { "g10_num_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_num_matches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_minimum3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_minimum3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_minimum3-a " "Found design unit 1: g10_minimum3-a" {  } { { "g10_minimum3.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_minimum3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103768 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_minimum3 " "Found entity 1: g10_minimum3" {  } { { "g10_minimum3.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_minimum3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_mastermind_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_mastermind_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_score-implementation " "Found design unit 1: g10_mastermind_score-implementation" {  } { { "g10_mastermind_score.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_score.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103776 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_score " "Found entity 1: g10_mastermind_score" {  } { { "g10_mastermind_score.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_color_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_color_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_color_matches-implementation " "Found design unit 1: g10_color_matches-implementation" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103785 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_color_matches " "Found entity 1: g10_color_matches" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_segment_decoder-behaviour " "Found design unit 1: g10_7_segment_decoder-behaviour" {  } { { "g10_7_segment_decoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103793 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_segment_decoder " "Found entity 1: g10_7_segment_decoder" {  } { { "g10_7_segment_decoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_3to4_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_3to4_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_3to4_decoder-behaviour " "Found design unit 1: g10_3to4_decoder-behaviour" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_3to4_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103800 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_3to4_decoder " "Found entity 1: g10_3to4_decoder" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_3to4_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_mastermind_controller_ugm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_mastermind_controller_ugm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_controller_ugm-behavior " "Found design unit 1: g10_mastermind_controller_ugm-behavior" {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103808 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_controller_ugm " "Found entity 1: g10_mastermind_controller_ugm" {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_mastermind_datapath_ugm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_mastermind_datapath_ugm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_datapath_ugm-behavior " "Found design unit 1: g10_mastermind_datapath_ugm-behavior" {  } { { "g10_mastermind_datapath_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103817 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_datapath_ugm " "Found entity 1: g10_mastermind_datapath_ugm" {  } { { "g10_mastermind_datapath_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380103817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380103817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MASTERMIND " "Elaborating entity \"MASTERMIND\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449380104044 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gg MASTERMIND.vhd(25) " "VHDL Signal Declaration warning at MASTERMIND.vhd(25): used implicit default value for signal \"gg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104050 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grl MASTERMIND.vhd(26) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(26): object \"grl\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449380104050 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sol MASTERMIND.vhd(28) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(28): object \"sol\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449380104051 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmout MASTERMIND.vhd(28) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(28): object \"tmout\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449380104051 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw1ld MASTERMIND.vhd(38) " "VHDL Signal Declaration warning at MASTERMIND.vhd(38): used implicit default value for signal \"sw1ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104052 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw2ld MASTERMIND.vhd(38) " "VHDL Signal Declaration warning at MASTERMIND.vhd(38): used implicit default value for signal \"sw2ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104053 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw3ld MASTERMIND.vhd(38) " "VHDL Signal Declaration warning at MASTERMIND.vhd(38): used implicit default value for signal \"sw3ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104053 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw4ld MASTERMIND.vhd(38) " "VHDL Signal Declaration warning at MASTERMIND.vhd(38): used implicit default value for signal \"sw4ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104053 "|MASTERMIND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_controller_ugm g10_mastermind_controller_ugm:gate1 " "Elaborating entity \"g10_mastermind_controller_ugm\" for hierarchy \"g10_mastermind_controller_ugm:gate1\"" {  } { { "MASTERMIND.vhd" "gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104106 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SR_SEL g10_mastermind_controller_ugm.vhd(12) " "VHDL Signal Declaration warning at g10_mastermind_controller_ugm.vhd(12): used implicit default value for signal \"SR_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104109 "|MASTERMIND|g10_mastermind_controller_ugm:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "P_SEL g10_mastermind_controller_ugm.vhd(13) " "VHDL Signal Declaration warning at g10_mastermind_controller_ugm.vhd(13): used implicit default value for signal \"P_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104109 "|MASTERMIND|g10_mastermind_controller_ugm:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_SEL g10_mastermind_controller_ugm.vhd(14) " "VHDL Signal Declaration warning at g10_mastermind_controller_ugm.vhd(14): used implicit default value for signal \"GR_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104110 "|MASTERMIND|g10_mastermind_controller_ugm:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_IN g10_mastermind_controller_ugm.vhd(27) " "VHDL Signal Declaration warning at g10_mastermind_controller_ugm.vhd(27): used implicit default value for signal \"TM_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104110 "|MASTERMIND|g10_mastermind_controller_ugm:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_EN g10_mastermind_controller_ugm.vhd(28) " "VHDL Signal Declaration warning at g10_mastermind_controller_ugm.vhd(28): used implicit default value for signal \"TM_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104110 "|MASTERMIND|g10_mastermind_controller_ugm:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TC_EN g10_mastermind_controller_ugm.vhd(29) " "VHDL Signal Declaration warning at g10_mastermind_controller_ugm.vhd(29): used implicit default value for signal \"TC_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104110 "|MASTERMIND|g10_mastermind_controller_ugm:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TC_RST g10_mastermind_controller_ugm.vhd(30) " "VHDL Signal Declaration warning at g10_mastermind_controller_ugm.vhd(30): used implicit default value for signal \"TC_RST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104110 "|MASTERMIND|g10_mastermind_controller_ugm:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SOLVED g10_mastermind_controller_ugm.vhd(31) " "VHDL Signal Declaration warning at g10_mastermind_controller_ugm.vhd(31): used implicit default value for signal \"SOLVED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_controller_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_controller_ugm.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104111 "|MASTERMIND|g10_mastermind_controller_ugm:gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_datapath_ugm g10_mastermind_datapath_ugm:gate2 " "Elaborating entity \"g10_mastermind_datapath_ugm\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\"" {  } { { "MASTERMIND.vhd" "gate2" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104116 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i g10_mastermind_datapath_ugm.vhd(38) " "VHDL Signal Declaration warning at g10_mastermind_datapath_ugm.vhd(38): used implicit default value for signal \"i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_datapath_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449380104119 "|MASTERMIND|g10_mastermind_datapath_ugm:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exact g10_mastermind_datapath_ugm.vhd(41) " "Verilog HDL or VHDL warning at g10_mastermind_datapath_ugm.vhd(41): object \"exact\" assigned a value but never read" {  } { { "g10_mastermind_datapath_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449380104120 "|MASTERMIND|g10_mastermind_datapath_ugm:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color g10_mastermind_datapath_ugm.vhd(41) " "Verilog HDL or VHDL warning at g10_mastermind_datapath_ugm.vhd(41): object \"color\" assigned a value but never read" {  } { { "g10_mastermind_datapath_ugm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449380104120 "|MASTERMIND|g10_mastermind_datapath_ugm:gate2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_score g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1 " "Elaborating entity \"g10_mastermind_score\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\"" {  } { { "g10_mastermind_datapath_ugm.vhd" "Gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_num_matches g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1 " "Elaborating entity \"g10_num_matches\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\"" {  } { { "g10_mastermind_score.vhd" "Gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_score.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g10_comp3.vhd 2 1 " "Using design file g10_comp3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp3-bdf_type " "Found design unit 1: g10_comp3-bdf_type" {  } { { "g10_comp3.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_comp3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380104153 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp3 " "Found entity 1: g10_comp3" {  } { { "g10_comp3.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_comp3.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380104153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449380104153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_comp3 g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_comp3:Gate1 " "Elaborating entity \"g10_comp3\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_comp3:Gate1\"" {  } { { "g10_num_matches.vhd" "Gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_num_matches.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_num1s g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_num1s:Gate5 " "Elaborating entity \"g10_num1s\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_num1s:Gate5\"" {  } { { "g10_num_matches.vhd" "Gate5" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_num_matches.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_color_matches g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2 " "Elaborating entity \"g10_color_matches\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\"" {  } { { "g10_mastermind_score.vhd" "Gate2" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_score.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\"" {  } { { "g10_color_matches.vhd" "Gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Elaborated megafunction instantiation \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\"" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449380104244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Instantiated megafunction \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104245 ""}  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449380104245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7jg " "Found entity 1: decode_7jg" {  } { { "db/decode_7jg.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/db/decode_7jg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380104420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380104420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7jg g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\|decode_7jg:auto_generated " "Elaborating entity \"decode_7jg\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\|decode_7jg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_minimum3 g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|g10_minimum3:Gate21 " "Elaborating entity \"g10_minimum3\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|g10_minimum3:Gate21\"" {  } { { "g10_color_matches.vhd" "Gate21" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\"" {  } { { "g10_color_matches.vhd" "Gate27" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Elaborated megafunction instantiation \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\"" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449380104675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Instantiated megafunction \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104676 ""}  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449380104676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8hf " "Found entity 1: add_sub_8hf" {  } { { "db/add_sub_8hf.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/db/add_sub_8hf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380104848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380104848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8hf g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\|add_sub_8hf:auto_generated " "Elaborating entity \"add_sub_8hf\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\|add_sub_8hf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\"" {  } { { "g10_color_matches.vhd" "Gate34" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Elaborated megafunction instantiation \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\"" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449380104954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Instantiated megafunction \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380104954 ""}  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_color_matches.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449380104954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r4f " "Found entity 1: add_sub_r4f" {  } { { "db/add_sub_r4f.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/db/add_sub_r4f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380105175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380105175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r4f g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\|add_sub_r4f:auto_generated " "Elaborating entity \"add_sub_r4f\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\|add_sub_r4f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_score_encoder g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_score_encoder:Gate3 " "Elaborating entity \"g10_score_encoder\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_mastermind_score:Gate1\|g10_score_encoder:Gate3\"" {  } { { "g10_mastermind_score.vhd" "Gate3" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_score.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit g10_mastermind_datapath_ugm:gate2\|register_4bit:Gate2 " "Elaborating entity \"register_4bit\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|register_4bit:Gate2\"" {  } { { "g10_mastermind_datapath_ugm.vhd" "Gate2" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g10_comp4.vhd 2 1 " "Using design file g10_comp4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp4-bdf_type " "Found design unit 1: g10_comp4-bdf_type" {  } { { "g10_comp4.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_comp4.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380105215 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp4 " "Found entity 1: g10_comp4" {  } { { "g10_comp4.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_comp4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380105215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449380105215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_comp4 g10_mastermind_datapath_ugm:gate2\|g10_comp4:Gate3 " "Elaborating entity \"g10_comp4\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_comp4:Gate3\"" {  } { { "g10_mastermind_datapath_ugm.vhd" "Gate3" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_3bit g10_mastermind_datapath_ugm:gate2\|register_3bit:Gate8 " "Elaborating entity \"register_3bit\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|register_3bit:Gate8\"" {  } { { "g10_mastermind_datapath_ugm.vhd" "Gate8" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_3to4_decoder g10_mastermind_datapath_ugm:gate2\|g10_3to4_decoder:gate12 " "Elaborating entity \"g10_3to4_decoder\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_3to4_decoder:gate12\"" {  } { { "g10_mastermind_datapath_ugm.vhd" "gate12" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105235 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g10_display_led.vhd 2 1 " "Using design file g10_display_led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_display_LED-behavior " "Found design unit 1: g10_display_LED-behavior" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380105263 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_display_LED " "Found entity 1: g10_display_LED" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380105263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449380105263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_display_LED g10_mastermind_datapath_ugm:gate2\|g10_display_LED:gate16 " "Elaborating entity \"g10_display_LED\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_display_LED:gate16\"" {  } { { "g10_mastermind_datapath_ugm.vhd" "gate16" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105266 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rippleout g10_display_led.vhd(16) " "Verilog HDL or VHDL warning at g10_display_led.vhd(16): object \"rippleout\" assigned a value but never read" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449380105269 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RippleBlank_In_state g10_display_led.vhd(43) " "VHDL Process Statement warning at g10_display_led.vhd(43): signal \"RippleBlank_In_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105269 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 g10_display_led.vhd(47) " "VHDL Process Statement warning at g10_display_led.vhd(47): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105269 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 g10_display_led.vhd(48) " "VHDL Process Statement warning at g10_display_led.vhd(48): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105269 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c3 g10_display_led.vhd(49) " "VHDL Process Statement warning at g10_display_led.vhd(49): signal \"c3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105269 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c4 g10_display_led.vhd(50) " "VHDL Process Statement warning at g10_display_led.vhd(50): signal \"c4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105270 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sr1 g10_display_led.vhd(54) " "VHDL Process Statement warning at g10_display_led.vhd(54): signal \"sr1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105270 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sr2 g10_display_led.vhd(55) " "VHDL Process Statement warning at g10_display_led.vhd(55): signal \"sr2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105270 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sr3 g10_display_led.vhd(56) " "VHDL Process Statement warning at g10_display_led.vhd(56): signal \"sr3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105270 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sr4 g10_display_led.vhd(57) " "VHDL Process Statement warning at g10_display_led.vhd(57): signal \"sr4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_led.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105270 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_7_segment_decoder g10_mastermind_datapath_ugm:gate2\|g10_display_LED:gate16\|g10_7_segment_decoder:gate10 " "Elaborating entity \"g10_7_segment_decoder\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_display_LED:gate16\|g10_7_segment_decoder:gate10\"" {  } { { "g10_display_led.vhd" "gate10" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_display_led.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_score_encoder_user_mode g10_mastermind_datapath_ugm:gate2\|g10_score_encoder_user_mode:gate17 " "Elaborating entity \"g10_score_encoder_user_mode\" for hierarchy \"g10_mastermind_datapath_ugm:gate2\|g10_score_encoder_user_mode:gate17\"" {  } { { "g10_mastermind_datapath_ugm.vhd" "gate17" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_mastermind_datapath_ugm.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_possibility_table g10_possibility_table:gate3 " "Elaborating entity \"g10_possibility_table\" for hierarchy \"g10_possibility_table:gate3\"" {  } { { "MASTERMIND.vhd" "gate3" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105295 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int g10_possibility_table.vhd(43) " "VHDL Process Statement warning at g10_possibility_table.vhd(43): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_possibility_table.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105360 "|MASTERMIND|g10_possibility_table:gate3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last g10_possibility_table.vhd(95) " "VHDL Process Statement warning at g10_possibility_table.vhd(95): signal \"last\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_possibility_table.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105360 "|MASTERMIND|g10_possibility_table:gate3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int g10_possibility_table.vhd(98) " "VHDL Process Statement warning at g10_possibility_table.vhd(98): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/g10_possibility_table.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105360 "|MASTERMIND|g10_possibility_table:gate3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g10_possibility_table:gate3\|altsyncram:TM\[0\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_possibility_table:gate3\|altsyncram:TM\[0\]__1 " "Elaborated megafunction instantiation \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_possibility_table:gate3\|altsyncram:TM\[0\]__1 " "Instantiated megafunction \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105443 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449380105443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jdi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jdi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jdi1 " "Found entity 1: altsyncram_jdi1" {  } { { "db/altsyncram_jdi1.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/db/altsyncram_jdi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380105605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449380105605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jdi1 g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated " "Elaborating entity \"altsyncram_jdi1\" for hierarchy \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPatternGenerator RandomPatternGenerator:gate4 " "Elaborating entity \"RandomPatternGenerator\" for hierarchy \"RandomPatternGenerator:gate4\"" {  } { { "MASTERMIND.vhd" "gate4" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last2 RandomPatternGenerator.vhd(17) " "Verilog HDL or VHDL warning at RandomPatternGenerator.vhd(17): object \"last2\" assigned a value but never read" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/RandomPatternGenerator.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449380105623 "|MASTERMIND|RandomPatternGenerator:gate4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_table RandomPatternGenerator:gate4\|counter_table:gate1 " "Elaborating entity \"counter_table\" for hierarchy \"RandomPatternGenerator:gate4\|counter_table:gate1\"" {  } { { "RandomPatternGenerator.vhd" "gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/RandomPatternGenerator.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105627 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_value counter_table.vhd(20) " "Verilog HDL or VHDL warning at counter_table.vhd(20): object \"Q_value\" assigned a value but never read" {  } { { "counter_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/counter_table.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449380105629 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int counter_table.vhd(41) " "VHDL Process Statement warning at counter_table.vhd(41): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/counter_table.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105630 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last counter_table.vhd(93) " "VHDL Process Statement warning at counter_table.vhd(93): signal \"last\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/counter_table.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105630 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int counter_table.vhd(96) " "VHDL Process Statement warning at counter_table.vhd(96): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/counter_table.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449380105630 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last counter_table.vhd(26) " "VHDL Process Statement warning at counter_table.vhd(26): inferring latch(es) for signal or variable \"last\", which holds its previous value in one or more paths through the process" {  } { { "counter_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/counter_table.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449380105630 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last counter_table.vhd(26) " "Inferred latch for \"last\" at counter_table.vhd(26)" {  } { { "counter_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/counter_table.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449380105630 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WSGN_SEARCH_FILE" "register_12bit.vhd 2 1 " "Using design file register_12bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12bit-behavior " "Found design unit 1: register_12bit-behavior" {  } { { "register_12bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/register_12bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380105652 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12bit " "Found entity 1: register_12bit" {  } { { "register_12bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/register_12bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449380105652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449380105652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12bit RandomPatternGenerator:gate4\|register_12bit:gate2 " "Elaborating entity \"register_12bit\" for hierarchy \"RandomPatternGenerator:gate4\|register_12bit:gate2\"" {  } { { "RandomPatternGenerator.vhd" "gate2" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/RandomPatternGenerator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449380105656 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\|q_b\[0\] " "Synthesized away node \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_jdi1.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/db/altsyncram_jdi1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449380106430 "|MASTERMIND|g10_possibility_table:gate3|altsyncram:TM[0]__1|altsyncram_jdi1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449380106430 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449380106430 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/RandomPatternGenerator.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449380108923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449380108923 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449380110604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449380111265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449380111265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5_UGM/MASTERMIND.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449380111502 "|MASTERMIND|mode"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449380111502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "310 " "Implemented 310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449380111503 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449380111503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449380111503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449380111503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449380111728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 00:35:11 2015 " "Processing ended: Sun Dec 06 00:35:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449380111728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449380111728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449380111728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449380111728 ""}
