INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Single_Input
WARNING: [VRFC 10-756] identifier Enable_Count_T is used before its declaration [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Input.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/param_store_fifo/sim/param_store_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module param_store_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/sim/SweepACQ_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SweepACQ_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SweepACQ_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SweepACQ_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Test_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Single_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SCurve_Data_FIFO/sim/SCurve_Data_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Data_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/PULSESYNC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PULSESYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Param_Bitshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Param_Bitshift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Microroc_Parameters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microroc_Parameters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_cmd_fifo/sim/usb_cmd_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_cmd_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Switcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switcher
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SweepACQ_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SweepACQ_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Test_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Trig_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Trig_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SlowControl_ReadReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowControl_ReadReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Redundancy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redundancy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/RamReadOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RamReadOut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Internal_Trig_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_Trig_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Hold_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hold_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/DaqControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaqControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/usb_command_interpreter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_command_interpreter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Controller_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/usb_synchronous_slavefifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_synchronous_slavefifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Microroc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microroc_top
WARNING: [VRFC 10-756] identifier Start_Readout is used before its declaration [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Microroc_top.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Clk_Management.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Management
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/sim/usb_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/FPGA_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
