C51 COMPILER V9.59.0.0   CALLBACKFUNCTION                                                  03/21/2024 20:54:10 PAGE 1   
C51 COMPILER V9.59.0.0, COMPILATION OF MODULE CALLBACKFUNCTION
OBJECT MODULE PLACED IN D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Output\CallBackFunction.obj
COMPILER INVOKED BY: D:\Keil_v5\C51\bin\C51.exe ..\User\CallBackFunction.c OMF2 INTVECTOR(0X2800) DEFINE(SC95F8x1xB) LAR
                    -GE INCDIR(D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\FWLib\SC95F_Lib\inc;D:\tfxu\Project\AM901_0308\APP\Keil_C\Pro
                    -ject\..\User;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\IOT_DRIVER\XIAOMI;D:\tfxu\Project\AM901_0308\APP\Keil_C\Pr
                    -oject\..\Drivers;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Drivers\TKDriver\C;D:\tfxu\Project\AM901_0308\APP\Keil
                    -_C\Project\..\List\..\Apps;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Apps) BROWSE DEBUG OBJECTEXTEND OPTIMIZE(8,S
                    -IZE) CODE NOCOND SYMBOLS LISTINCLUDE PRINT(D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\List\CallBackFunction.lst) O
                    -BJECT(D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Output\CallBackFunction.obj)
line level    source
   1          
   2          
   3          
   4          
   5          
   6          
   7          
   8          #include "SC_Init.h"
   1      =1  
   2      =1  
   3      =1  
   4      =1  
   5      =1  
   6      =1  
   7      =1  
   8      =1  #ifndef _SC_INIT_H_
   9      =1  #define _SC_INIT_H_
  10      =1  
  11      =1  #if defined (SC95F8x1x) || defined (SC95F7x1x) || defined (SC95F8x2x)  || defined (SC95F7x2x)  || defined 
             -(SC95F8x3x)  || defined (SC95F7x3x) \
  12      =1   || defined (SC95F8x6x)  || defined (SC95F7x6x)  || defined (SC95F8x1xB)  || defined (SC95F7x1xB)  || defi
             -ned (SC95FWxx) || defined (SC95R751) \
  13      =1   || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95FS52x) || defined (SC95R602) || defined (
             -SC95R605) \
  14      =1   || defined     (SC95F8x7x) || defined(SC95F7x7x) || defined(SC95F7x0x)
  15      =1  #include "sc95f_conf.h"
   1      =2  
   2      =2  
   3      =2  
   4      =2  
   5      =2  
   6      =2  
   7      =2  
   8      =2  
   9      =2  
  10      =2  
  11      =2  #ifndef _sc95f_CONF_H_
  12      =2  #define _sc95f_CONF_H_
  13      =2  
  14      =2  
  15      =2  #include "sc95f_gpio.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_GPIO_H_
  12      =3  #define _sc95f_GPIO_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  12      =4  #define _sc95f_H
  13      =4  
  14      =4  #ifdef SC95F8x1x
  17      =4  #ifdef SC95F7x1x
  20      =4  #ifdef SC95F8x2x 
  23      =4  #ifdef SC95F7x2x
  26      =4  #ifdef SC95FWxx
  29      =4  #ifdef SC95F8x3x
  32      =4  #ifdef SC95F7x3x
  35      =4  #ifdef SC95F8x6x
  38      =4  #ifdef SC95F7x6x
  41      =4  #ifdef SC95F8x1xB
  42      =4    #include "SC95F8x1xB_C.H"
   1      =5  
  11      =5  #ifndef _SC95F861xB_H_
  12      =5  #define _SC95F861xB_H_
  13      =5  
  14      =5  
  15      =5  
  16      =5  sfr   SP    = 0X81;  
  17      =5  sfr   DPL   = 0X82;  
  18      =5  sfr   DPH   = 0X83;  
  19      =5  sfr   DPL1  = 0X84;  
  20      =5  sfr   DPH1  = 0X85;  
  21      =5  sfr   DPS   = 0X86;  
  22      =5  sfr   PSW   = 0XD0;  
  23      =5  sfr   ACC   = 0XE0;  
  24      =5  sfr   EXA0  = 0XE9;  
  25      =5  sfr   EXA1  = 0XEA;  
  26      =5  sfr   EXA2  = 0XEB;  
  27      =5  sfr   EXA3  = 0XEC;  
  28      =5  sfr   EXBL  = 0XED;  
  29      =5  sfr   EXBH  = 0XEE;  
  30      =5  sfr   B     = 0XF0;  
  31      =5  
  32      =5  
  33      =5  sfr   EXADH = 0XF7;  
  34      =5  
  35      =5  
  36      =5  sfr   ROMBNK = 0XDF;  
  37      =5  
  38      =5  
  39      =5  sfr   PCON = 0X87;  
  40      =5  
  41      =5  
  42      =5  sfr   IE  = 0XA8;  
  43      =5  sfr   IE1 = 0XA9;  
  44      =5  sfr   IE2 = 0XAA;  
  45      =5  sfr   IP  = 0XB8;  
  46      =5  sfr   IP1 = 0XB9;  
  47      =5  sfr   IP2 = 0XBA;  
  48      =5  
  49      =5  
  50      =5  sfr   P0      = 0X80;  
  51      =5  sfr   P1      = 0X90;  
  52      =5  sfr       P1CON   = 0X91;  
  53      =5  sfr   P1PH        = 0X92;  
  54      =5  sfr   DDRCON  = 0X93;  
  55      =5  sfr   P1VO    = 0X94;  
  56      =5  sfr   IOHCON0 = 0X96;  
  57      =5  sfr   IOHCON1 = 0X97;  
  58      =5  sfr       P0CON   = 0X9A;  
  59      =5  sfr       P0PH    = 0X9B;  
  60      =5  sfr   P0VO    = 0X9C;  
  61      =5  sfr   P2      = 0XA0;  
  62      =5  sfr       P2CON   = 0XA1;  
  63      =5  sfr   P2PH        = 0XA2;  
  64      =5  sfr   P2VO    = 0XA3;  
  65      =5  sfr   P3      = 0XB0;  
  66      =5  sfr   P3CON   = 0XB1;  
  67      =5  sfr   P3PH    = 0XB2;  
  68      =5  sfr   P3VO    = 0XB3;  
  69      =5  sfr   P4      = 0XC0;  
  70      =5  sfr   P4CON   = 0XC1;  
  71      =5  sfr   P4PH    = 0XC2;  
  72      =5  sfr   P5      = 0XD8;  
  73      =5  sfr   P5CON   = 0XD9;  
  74      =5  sfr   P5PH    = 0XDA;  
  75      =5  
  76      =5  
  77      =5  sfr   CMPCFG  = 0XB6;  
  78      =5  sfr   CMPCON  = 0XB7;  
  79      =5  
  80      =5         
  81      =5  sfr   TCON   = 0X88;  
  82      =5  sfr   TMOD   = 0X89;  
  83      =5  sfr   TL0    = 0X8A;  
  84      =5  sfr   TL1    = 0X8B;  
  85      =5  sfr   TH0    = 0X8C;  
  86      =5  sfr   TH1    = 0X8D;  
  87      =5  sfr   TMCON  = 0X8E;  
  88      =5  sfr   TXCON  = 0XC8;  
  89      =5  sfr   TXMOD  = 0XC9;  
  90      =5  sfr   RCAPXL = 0XCA;  
  91      =5  sfr   RCAPXH = 0XCB;  
  92      =5  sfr   TLX    = 0XCC;  
  93      =5  sfr   THX    = 0XCD;  
  94      =5  sfr   TXINX  = 0XCE;  
  95      =5  
  96      =5  
  97      =5  sfr       ADCCFG0 = 0XAB;  
  98      =5  sfr       ADCCFG1 = 0XAC;  
  99      =5  sfr   ADCCON  = 0XAD;  
 100      =5  sfr   ADCVL   = 0XAE;  
 101      =5  sfr   ADCVH   = 0XAF;  
 102      =5  sfr   ADCCFG2 = 0XB5;  
 103      =5  
 104      =5  
 105      =5  sfr   PWMCFG  = 0XD1;  
 106      =5  sfr   PWMCON0 = 0XD2;  
 107      =5  sfr   PWMCON1 = 0XD3;  
 108      =5  sfr   PWMPDL  = 0XD4;  
 109      =5  sfr   PWMPDH  = 0XD5;  
 110      =5  sfr   PWMDFR  = 0XD6;  
 111      =5  sfr   PWMFLT  = 0XD7;  
 112      =5  
 113      =5  
 114      =5  sfr   WDTCON = 0XCF;  
 115      =5  
 116      =5  
 117      =5  sfr       BTMCON = 0XFB;  
 118      =5  
 119      =5  
 120      =5  sfr   INT0F = 0XB4;  
 121      =5  sfr   INT0R = 0XBB;  
 122      =5  sfr   INT1F = 0XBC;  
 123      =5  sfr   INT1R = 0XBD;  
 124      =5  sfr   INT2F = 0XBE;  
 125      =5  sfr   INT2R = 0XBF;  
 126      =5  
 127      =5  
 128      =5  sfr   IAPKEY = 0XF1;  
 129      =5  sfr   IAPADL = 0XF2;  
 130      =5  sfr   IAPADH = 0XF3;  
 131      =5  sfr   IAPADE = 0XF4;  
 132      =5  sfr   IAPDAT = 0XF5;  
 133      =5  sfr   IAPCTL = 0XF6;  
 134      =5  
 135      =5  
 136      =5  sfr   OTCON = 0X8F;  
 137      =5  sfr   SCON  = 0X98;  
 138      =5  sfr   SBUF  = 0X99;  
 139      =5  
 140      =5  
 141      =5  sfr   US0CON0 = 0X95;  
 142      =5  sfr   US0CON1 = 0X9D;  
 143      =5  sfr   US0CON2 = 0X9E;  
 144      =5  sfr   US0CON3 = 0X9F;  
 145      =5  sfr   US1CON0 = 0XA4;  
 146      =5  sfr   US1CON1 = 0XA5;  
 147      =5  sfr   US1CON2 = 0XA6;  
 148      =5  sfr   US1CON3 = 0XA7;  
 149      =5  sfr   USXCON0 = 0XC4;  
 150      =5  sfr   USXCON1 = 0XC5;  
 151      =5  sfr   USXCON2 = 0XC6;  
 152      =5  sfr   USXCON3 = 0XC7;  
 153      =5  sfr   USXINX  = 0XDC;  
 154      =5  
 155      =5  
 156      =5  
 157      =5  sfr   OPINX = 0XFE;  
 158      =5  sfr   OPREG = 0XFF;  
 159      =5  
 160      =5  
 161      =5  sfr   OPERCON = 0XEF;  
 162      =5  sfr   CRCINX  = 0XFC;  
 163      =5  sfr   CRCREG  = 0XFD;  
 164      =5  
 165      =5  
 166      =5  
 167      =5  
 168      =5  sbit  CY  = PSW^7;  
             -薪位，或者减法运算最高位有借位?
 169      =5  sbit  AC  = PSW^6;  
             -?
 170      =5  sbit  F0  = PSW^5;  
 171      =5  sbit  RS1 = PSW^4;  
 172      =5  sbit  RS0 = PSW^3;  
 173      =5  sbit  OV  = PSW^2;  
 174      =5  sbit  F1  = PSW^1;  
 175      =5  sbit  P   = PSW^0;  
 176      =5  
 177      =5  
 178      =5  sbit  TFX   = TXCON^7;  
 179      =5  sbit  EXFX  = TXCON^6;  
 180      =5  sbit  RCLKX = TXCON^5;  
 181      =5  sbit  TCLKX = TXCON^4;  
 182      =5  sbit  EXENX = TXCON^3;  
 183      =5  sbit  TRX   = TXCON^2;  
 184      =5  sbit  TX    = TXCON^1;  
 185      =5  sbit  CP    = TXCON^0;  
 186      =5  
 187      =5  
 188      =5  sbit  IPADC  = IP^6;  
             -热ㄊ?“高”
 189      =5  sbit  IPT2   = IP^5;  
             -嫌畔热ㄊ?“高”
 190      =5  sbit  IPUART = IP^4;  
             -先权是 “高”
 191      =5  sbit  IPT1   = IP^3;  
             -嫌畔热ㄊ?“高”
 192      =5  sbit  IPINT1 = IP^2;  
             -先权是 “高”
 193      =5  sbit  IPT0   = IP^1;  
             -嫌畔热ㄊ?“高”
 194      =5  sbit  IPINT0 = IP^0;  
             -高
 195      =5  
 196      =5  
 197      =5  sbit  EA    = IE^7;  
 198      =5  sbit  EADC  = IE^6;  
 199      =5  sbit  ET2   = IE^5;  
 200      =5  sbit  EUART = IE^4;  
 201      =5  sbit  ET1   = IE^3;  
 202      =5  sbit  EINT1 = IE^2;  
 203      =5  sbit  ET0   = IE^1;  
 204      =5  sbit  EINT0 = IE^0;  
 205      =5  
 206      =5  
 207      =5  sbit  TF1 = TCON^7;  
             -保硬件清?”。
 208      =5  sbit  TR1 = TCON^6;  
 209      =5  sbit  TF0 = TCON^5;  
             -保硬件清?”。
 210      =5  sbit  TR0 = TCON^4;  
 211      =5  
 212      =5  
 213      =5  sbit  SM0 = SCON^7;  
             -双工异步通信 11: 模式3，11位全双工异步通信
 214      =5  sbit  SM1 = SCON^6;  
 215      =5  sbit  SM2 = SCON^5;  
             -锨肭?  1：收到一个完整的数据帧时，只有当RB8=1时才会置位RI产生中断请求
 216      =5  sbit  REN = SCON^4;  
 217      =5  sbit  TB8 = SCON^3;  
 218      =5  sbit  RB8 = SCON^2;  
 219      =5  sbit  TI  = SCON^1;  
 220      =5  sbit  RI  = SCON^0;  
 221      =5  
 222      =5  
 223      =5  
 230      =5  sbit  P07 = P0^7;
 231      =5  sbit  P06 = P0^6;
 232      =5  sbit  P05 = P0^5;
 233      =5  sbit  P04 = P0^4;
 234      =5  sbit  P03 = P0^3;
 235      =5  sbit  P02 = P0^2;
 236      =5  sbit  P01 = P0^1;
 237      =5  sbit  P00 = P0^0;
 238      =5  
 239      =5  
 240      =5  
 247      =5  sbit  P17 = P1^7;
 248      =5  sbit  P16 = P1^6;
 249      =5  sbit  P15 = P1^5;
 250      =5  sbit  P14 = P1^4;
 251      =5  sbit  P13 = P1^3;
 252      =5  sbit  P12 = P1^2;
 253      =5  sbit  P11 = P1^1;
 254      =5  sbit  P10 = P1^0;
 255      =5  
 256      =5  
 263      =5  sbit  P27 = P2^7;
 264      =5  sbit  P26 = P2^6;
 265      =5  sbit  P25 = P2^5;
 266      =5  sbit  P24 = P2^4;
 267      =5  sbit  P23 = P2^3;
 268      =5  sbit  P22 = P2^2;
 269      =5  sbit  P21 = P2^1;
 270      =5  sbit  P20 = P2^0;
 271      =5  
 272      =5  
 279      =5  sbit  P37 = P3^7;
 280      =5  sbit  P36 = P3^6;
 281      =5  sbit  P35 = P3^5;
 282      =5  sbit  P34 = P3^4;
 283      =5  sbit  P33 = P3^3;
 284      =5  sbit  P32 = P3^2;
 285      =5  sbit  P31 = P3^1;
 286      =5  sbit  P30 = P3^0;
 287      =5  
 288      =5  
 295      =5  sbit  P47 = P4^7;
 296      =5  sbit  P46 = P4^6;
 297      =5  sbit  P45 = P4^5;
 298      =5  sbit  P44 = P4^4;
 299      =5  sbit  P43 = P4^3;
 300      =5  sbit  P42 = P4^2;
 301      =5  sbit  P41 = P4^1;
 302      =5  sbit  P40 = P4^0;
 303      =5  
 304      =5  
 311      =5  sbit  P55 = P5^5;
 312      =5  sbit  P54 = P5^4;
 313      =5  sbit  P53 = P5^3;
 314      =5  sbit  P52 = P5^2;
 315      =5  sbit  P51 = P5^1;
 316      =5  sbit  P50 = P5^0;
 317      =5  
 318      =5                              
             -        
 323      =5  #define  SC95F8616B_NIO_Init()   {P4CON|=0xC0,P5CON|=0x30;}                                               
             -  
 324      =5  #define  SC95F8615B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xF0;}           
             -  
 325      =5  #define  SC95F8613B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xFF;}           
             -  
 326      =5  #define  SC95F8612B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P2CON|=0XF0,P3CON|=0xF0,P4CON|=0xF0,P5CON|=0xFF;
             -} 
 327      =5  #endif
  43      =4  #endif
  44      =4  #ifdef SC95F7x1xB
  47      =4  #ifdef SC95R751
  50      =4  #ifdef SC95F7610B
  53      =4  #ifdef SC95F7619B
  56      =4  #ifdef SC95FS52x
  59      =4  #ifdef SC95R602
  62      =4  #ifdef SC95R605
  65      =4  #ifdef SC95F8x7x
  68      =4  #ifdef SC95F7x7x
  71      =4  #ifdef SC95R503
  74      =4  
  75      =4  #define enableInterrupts()    EA=1       
  76      =4  #define disableInterrupts()   EA=0       
  77      =4  
  78      =4  #define     __I     volatile const   
  79      =4  #define     __O     volatile         
  80      =4  #define     __IO    volatile         
  81      =4  
  82      =4  
  83      =4  typedef   signed char     int8_t;
  84      =4  typedef   signed short    int16_t;
  85      =4  typedef   signed long     int32_t;
  86      =4  
  87      =4  
  88      =4  typedef unsigned char     uint8_t;
  89      =4  typedef unsigned short    uint16_t;
  90      =4  typedef unsigned long     uint32_t;
  91      =4  
  92      =4  typedef int32_t  s32;
  93      =4  typedef int16_t  s16;
  94      =4  typedef int8_t   s8;
  95      =4  
  96      =4  typedef uint32_t  u32;
  97      =4  typedef uint16_t  u16;
  98      =4  typedef uint8_t   u8;
  99      =4  
 100      =4  
 101      =4  typedef enum {FALSE = 0, TRUE = !FALSE} bool;
 102      =4  
 103      =4  typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus, BitStatus;
 104      =4  
 105      =4  typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
 106      =4  
 107      =4  typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
 108      =4  
 109      =4  typedef enum 
 110      =4  {
 111      =4    Status_ERROR          = 0x00U,
 112      =4    Status_OK                     = 0x01U,
 113      =4    Status_BUSY           = 0x02U,
 114      =4    Status_TIMEOUT        = 0x03U
 115      =4  } StatusTypeDef;
 116      =4  
 117      =4  typedef enum {LOW = 0, HIGH = !LOW} PriorityStatus;
 118      =4  
 119      =4  #define SET_BIT(SFR,BIT)                                ((SFR) |= (BIT))
 120      =4  
 121      =4  #define CLEAR_BIT(SFR,BIT)                      ((SFR) &= ~(BIT))
 122      =4  
 123      =4  #define READ_BIT(SFR, BIT)      ((SFR) & (BIT))
 124      =4  
 125      =4  #define CLEAR_REG(SFR)          ((SFR) = (0x0))
 126      =4  
 127      =4  #define WRITE_REG(SFR, VAL)     ((SFR) = (VAL))
 128      =4  
 129      =4  #endif
  15      =3  
  16      =3  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  17      =3                  || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || define
             -d (SC95R751)\
  18      =3                  || defined (SC95F7610B) || defined (SC95R602)  || defined (SC95R605)
  19      =3  typedef enum
  20      =3  {
  21      =3    GPIO0 = (uint8_t)0x00, 
  22      =3    GPIO1 = (uint8_t)0x01, 
  23      =3    GPIO2 = (uint8_t)0x02, 
  24      =3    GPIO3 = (uint8_t)0x03, 
  25      =3    GPIO4 = (uint8_t)0x04, 
  26      =3    GPIO5 = (uint8_t)0x05  
  27      =3  } GPIO_TypeDef;
  28      =3  #elif defined (SC95F7619B)
  46      =3  
  47      =3  typedef enum
  48      =3  {
  49      =3    GPIO_MODE_IN_HI = (uint8_t)0x00, 
  50      =3    GPIO_MODE_IN_PU = (uint8_t)0x01, 
  51      =3    GPIO_MODE_OUT_PP = (uint8_t)0x02 
  52      =3  } GPIO_Mode_TypeDef;
  53      =3  
  54      =3  typedef enum
  55      =3  {
  56      =3    GPIO_PIN_0 = ((uint8_t)0x01),    
  57      =3    GPIO_PIN_1 = ((uint8_t)0x02),    
  58      =3    GPIO_PIN_2 = ((uint8_t)0x04),    
  59      =3    GPIO_PIN_3 = ((uint8_t)0x08),    
  60      =3    GPIO_PIN_4 = ((uint8_t)0x10),    
  61      =3    GPIO_PIN_5 = ((uint8_t)0x20),    
  62      =3    GPIO_PIN_6 = ((uint8_t)0x40),    
  63      =3    GPIO_PIN_7 = ((uint8_t)0x80),    
  64      =3    GPIO_PIN_LNIB = ((uint8_t)0x0F), 
  65      =3    GPIO_PIN_HNIB = ((uint8_t)0xF0), 
  66      =3    GPIO_PIN_ALL = ((uint8_t)0xFF)   
  67      =3  } GPIO_Pin_TypeDef;
  68      =3  
  69      =3  typedef enum
  70      =3  {
  71      =3    IOH_Grade_0 = ((uint8_t)0x00), 
  72      =3    IOH_Grade_1 = ((uint8_t)0x01), 
  73      =3    IOH_Grade_2 = ((uint8_t)0x02), 
  74      =3    IOH_Grade_3 = ((uint8_t)0x03), 
  75      =3  } GPIO_IOH_Grade_TypeDef;
  76      =3  
  77      =3  void GPIO_IOH_Config(GPIO_TypeDef GPIOx, GPIO_Pin_TypeDef PortPins, GPIO_IOH_Grade_TypeDef GPIO_IOH_Grade)
             -;
  78      =3  
  79      =3  void GPIO_DeInit(void);
  80      =3  void GPIO_Init(GPIO_TypeDef GPIOx, uint8_t PortPins, GPIO_Mode_TypeDef GPIO_Mode);
  81      =3  void GPIO_Write(GPIO_TypeDef GPIOx, uint8_t PortVal);
  82      =3  void GPIO_WriteHigh(GPIO_TypeDef GPIOx, uint8_t PortPins);
  83      =3  void GPIO_WriteLow(GPIO_TypeDef GPIOx, uint8_t PortPins);
  84      =3  void GPIO_TogglePin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  85      =3  uint8_t GPIO_ReadPort(GPIO_TypeDef GPIOx);
  86      =3  uint8_t GPIO_ReadPin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  87      =3  
  88      =3  #endif
  89      =3  
  90      =3  
  16      =2  #include "sc95f_timer0.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_TIMER0_H_
  12      =3  #define _sc95f_TIMER0_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3    TIM0_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =3    TIM0_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =3  } TIM0_PresSel_TypeDef;
  21      =3  
  22      =3  typedef enum
  23      =3  {
  24      =3    TIM0_MODE_TIMER = ((uint8_t)0x01),  
  25      =3    TIM0_MODE_COUNTER = ((uint8_t)0x02) 
  26      =3  } TIM0_CountMode_TypeDef;
  27      =3  
  28      =3  typedef enum
  29      =3  {
  30      =3    TIM0_WORK_MODE0 = ((uint8_t)0x00), 
  31      =3    TIM0_WORK_MODE1 = ((uint8_t)0x01), 
  32      =3    TIM0_WORK_MODE2 = ((uint8_t)0x02), 
  33      =3    TIM0_WORK_MODE3 = ((uint8_t)0x03)  
  34      =3  } TIM0_WorkMode_TypeDef;
  35      =3  
  36      =3  
  37      =3  
  44      =3  #define TIM0_GetFlagStatus() (TF0)
  45      =3  
  46      =3  
  52      =3  #define TIM0_ClearFlag() (TF0 = 0)
  53      =3  
  54      =3  void TIM0_DeInit(void);
  55      =3  void TIM0_TimeBaseInit(TIM0_PresSel_TypeDef TIM0_PrescalerSelection,
  56      =3                         TIM0_CountMode_TypeDef TIM0_CountMode);
  57      =3  void TIM0_WorkMode0Config(uint16_t TIM0_SetCounter);
  58      =3  void TIM0_WorkMode1Config(uint16_t TIM0_SetCounter);
  59      =3  void TIM0_WorkMode2Config(uint8_t TIM0_SetCounter);
  60      =3  void TIM0_WorkMode3Config(uint8_t TIM0_SetCounter, uint8_t TIM1_SetCounter);
  61      =3  void TIM0_Mode0SetReloadCounter(uint16_t TIM0_SetCounter);
  62      =3  void TIM0_Mode1SetReloadCounter(uint16_t TIM0_SetCounter);
  63      =3  void TIM0_SetTL0Counter(uint8_t TIM0_SetCounter);
  64      =3  void TIM0_SetTH0Counter(uint8_t TIM0_SetCounter);
  65      =3  void TIM0_Cmd(FunctionalState NewState);
  66      =3  void TIM0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  67      =3  void TIM0_WorkModeConfig(TIM0_WorkMode_TypeDef TIM0_WorkMode, uint16_t TIM0_SetCounter1,
  68      =3                           uint16_t TIM0_SetCounter2);
  69      =3  
  70      =3  #endif
  71      =3  
  72      =3  
  17      =2  #include "sc95f_timer1.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_TIMER1_H_
  12      =3  #define _sc95f_TIMER1_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3    TIM1_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =3    TIM1_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =3  } TIM1_PresSel_TypeDef;
  21      =3  
  22      =3  typedef enum
  23      =3  {
  24      =3    TIM1_MODE_TIMER = ((uint8_t)0x01),  
  25      =3    TIM1_MODE_COUNTER = ((uint8_t)0x02) 
  26      =3  } TIM1_CountMode_TypeDef;
  27      =3  
  28      =3  typedef enum
  29      =3  {
  30      =3    TIM1_WORK_MODE0 = ((uint8_t)0x00), 
  31      =3    TIM1_WORK_MODE1 = ((uint8_t)0x01), 
  32      =3    TIM1_WORK_MODE2 = ((uint8_t)0x02), 
  33      =3  } TIM1_WorkMode_TypeDef;
  34      =3  
  35      =3  
  36      =3  
  43      =3  #define TIM1_GetFlagStatus() (TF1)
  44      =3  
  45      =3  
  51      =3  #define TIM1_ClearFlag() (TF1 = 0)
  52      =3  
  53      =3  
  54      =3  void TIM1_DeInit(void);
  55      =3  void TIM1_TimeBaseInit(TIM1_PresSel_TypeDef TIM1_PrescalerSelection,
  56      =3                         TIM1_CountMode_TypeDef TIM1_CountMode);
  57      =3  void TIM1_WorkMode0Config(uint16_t TIM1_SetCounter);
  58      =3  void TIM1_WorkMode1Config(uint16_t TIM1_SetCounter);
  59      =3  void TIM1_WorkMode2Config(uint8_t TIM1_SetCounter);
  60      =3  void TIM1_Mode0SetReloadCounter(uint16_t TIM1_SetCounter);
  61      =3  void TIM1_Mode1SetReloadCounter(uint16_t TIM1_SetCounter);
  62      =3  void TIM1_Cmd(FunctionalState NewState);
  63      =3  void TIM1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  64      =3  void TIM1_WorkModeConfig(TIM1_WorkMode_TypeDef TIM1_WorkMode, uint16_t TIM1_SetCounter);
  65      =3  
  66      =3  #endif
  67      =3  
  68      =3  
  18      =2  #include "sc95f_timer2.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_TIMER2_H_
  12      =3  #define _sc95f_TIMER2_H_
  13      =3  
  14      =3  #include "sc95f.H"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3    TIM2_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =3    TIM2_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =3  } TIM2_PresSel_TypeDef;
  21      =3  
  22      =3  typedef enum
  23      =3  {
  24      =3    TIM2_MODE_TIMER = ((uint8_t)0x01),  
  25      =3    TIM2_MODE_COUNTER = ((uint8_t)0x02) 
  26      =3  } TIM2_CountMode_TypeDef;
  27      =3  
  28      =3  typedef enum
  29      =3  {
  30      =3    TIM2_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  31      =3    TIM2_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  32      =3  } TIM2_CountDirection_TypeDef;
  33      =3  
  34      =3  typedef enum
  35      =3  {
  36      =3    TIM2_FLAG_TF2 = (uint8_t)0x80, 
  37      =3    TIM2_FLAG_EXF2 = (uint8_t)0x40 
  38      =3  } TIM2_Flag_TypeDef;
  39      =3  
  40      =3  typedef enum
  41      =3  {
  42      =3    TIM2_WORK_MODE0 = ((uint8_t)0x00), 
  43      =3    TIM2_WORK_MODE1 = ((uint8_t)0x01), 
  44      =3    TIM2_WORK_MODE3 = ((uint8_t)0x03), 
  45      =3  } TIM2_WorkMode_TypeDef;
  46      =3  
  47      =3  
  48      =3  
  49      =3  void TIM2_DeInit();
  50      =3  void TIM2_PrescalerSelection(TIM2_PresSel_TypeDef TIM2_PrescalerSelection);
  51      =3  void TIM2_TimeBaseInit(TIM2_PresSel_TypeDef TIM2_PrescalerSelection,
  52      =3                         TIM2_CountMode_TypeDef TIM2_CountMode,
  53      =3                         TIM2_CountDirection_TypeDef TIM2_CountDirection);
  54      =3  void TIM2_WorkMode0Config(uint16_t TIM2_SetCounter);
  55      =3  void TIM2_WorkMode1Config(uint16_t TIM2_SetCounter);
  56      =3  void TIM2_WorkMode3Config(uint16_t TIM2_SetCounter);
  57      =3  void TIM2_WorkModeConfig(TIM2_WorkMode_TypeDef TIM2_WorkMode, uint16_t TIM2_SetCounter);
  58      =3  void TIM2_SetEXEN2(FunctionalState NewState);
  59      =3  void TIM2_Cmd(FunctionalState NewState);
  60      =3  uint16_t TIM2_GetCapture(void);
  61      =3  void TIM2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  62      =3  FlagStatus TIM2_GetFlagStatus(TIM2_Flag_TypeDef TIM2_Flag);
  63      =3  void TIM2_ClearFlag(TIM2_Flag_TypeDef TIM2_Flag);
  64      =3  
  65      =3  #endif
  66      =3  
  67      =3  
  19      =2  #include "sc95f_timer3.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_TIMER3_H_
  12      =3  #define _sc95f_TIMER3_H_
  13      =3  
  14      =3  #include "sc95f.H"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3    TIM3_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =3    TIM3_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =3  } TIM3_PresSel_TypeDef;
  21      =3  
  22      =3  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =3  
  29      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =3                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  31      =3                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =3  typedef enum
  33      =3  {
  34      =3    TIM3_MODE_TIMER = ((uint8_t)0x01),  
  35      =3    TIM3_MODE_COUNTER = ((uint8_t)0x02) 
  36      =3  } TIM3_CountMode_TypeDef;
  37      =3  
  38      =3  typedef enum
  39      =3  {
  40      =3    TIM3_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =3    TIM3_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =3  } TIM3_CountDirection_TypeDef;
  43      =3  
  44      =3  typedef enum
  45      =3  {
  46      =3    TIM3_FLAG_TF3 = (uint8_t)0x80, 
  47      =3    TIM3_FLAG_EXF3 = (uint8_t)0x40 
  48      =3  } TIM3_Flag_TypeDef;
  49      =3  
  50      =3  typedef enum
  51      =3  {
  52      =3    TIM3_WORK_MODE0 = ((uint8_t)0x00), 
  53      =3    TIM3_WORK_MODE1 = ((uint8_t)0x01), 
  54      =3    TIM3_WORK_MODE3 = ((uint8_t)0x03), 
  55      =3  } TIM3_WorkMode_TypeDef;
  56      =3  #endif
  57      =3  
  58      =3  void TIM3_DeInit();
  59      =3  void TIM3_PrescalerSelection(TIM3_PresSel_TypeDef TIM3_PrescalerSelection);
  60      =3  void TIM3_WorkMode1Config(uint16_t TIM3_SetCounter);
  61      =3  void TIM3_Cmd(FunctionalState NewState);
  62      =3  void TIM3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =3  FlagStatus TIM3_GetFlagStatus(TIM3_Flag_TypeDef TIM3_Flag);
  64      =3  void TIM3_ClearFlag(TIM3_Flag_TypeDef TIM3_Flag);
  65      =3  
  66      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =3                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =3                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =3  void TIM3_TimeBaseInit(TIM3_CountMode_TypeDef TIM3_CountMode,
  70      =3                         TIM3_CountDirection_TypeDef TIM3_CountDirection);
  71      =3  void TIM3_WorkMode0Config(uint16_t TIM3_SetCounter);
  72      =3  void TIM3_WorkMode3Config(uint16_t TIM3_SetCounter);
  73      =3  void TIM3_WorkModeConfig(TIM3_WorkMode_TypeDef TIM3_WorkMode, uint16_t TIM3_SetCounter);
  74      =3  void TIM3_SetEXEN3(FunctionalState NewState);
  75      =3  #endif
  76      =3  
  77      =3  #endif
  78      =3  
  20      =2  #include "sc95f_timer4.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_TIMER4_H_
  12      =3  #define _sc95f_TIMER4_H_
  13      =3  
  14      =3  #include "sc95f.H"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3    TIM4_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =3    TIM4_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =3  } TIM4_PresSel_TypeDef;
  21      =3  
  22      =3  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =3  
  29      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =3                  || defined (SC95F8x1xB) || defined (SC95F7x1xB)  || defined (SC95R751) || defined (SC95F7610B) || define
             -d (SC95F7619B) || defined(SC95FS52x)\
  31      =3                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =3  typedef enum
  33      =3  {
  34      =3    TIM4_MODE_TIMER = ((uint8_t)0x01),  
  35      =3    TIM4_MODE_COUNTER = ((uint8_t)0x02) 
  36      =3  } TIM4_CountMode_TypeDef;
  37      =3  
  38      =3  typedef enum
  39      =3  {
  40      =3    TIM4_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =3    TIM4_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =3  } TIM4_CountDirection_TypeDef;
  43      =3  
  44      =3  typedef enum
  45      =3  {
  46      =3    TIM4_FLAG_TF4 = (uint8_t)0x80, 
  47      =3    TIM4_FLAG_EXF4 = (uint8_t)0x40 
  48      =3  } TIM4_Flag_TypeDef;
  49      =3  
  50      =3  typedef enum
  51      =3  {
  52      =3    TIM4_WORK_MODE0 = ((uint8_t)0x00), 
  53      =3    TIM4_WORK_MODE1 = ((uint8_t)0x01), 
  54      =3    TIM4_WORK_MODE3 = ((uint8_t)0x03), 
  55      =3  } TIM4_WorkMode_TypeDef;
  56      =3  #endif
  57      =3  
  58      =3  void TIM4_DeInit();
  59      =3  void TIM4_PrescalerSelection(TIM4_PresSel_TypeDef TIM4_PrescalerSelection);
  60      =3  void TIM4_WorkMode1Config(uint16_t TIM4_SetCounter);
  61      =3  void TIM4_Cmd(FunctionalState NewState);
  62      =3  void TIM4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =3  FlagStatus TIM4_GetFlagStatus(TIM4_Flag_TypeDef TIM4_Flag);
  64      =3  void TIM4_ClearFlag(TIM4_Flag_TypeDef TIM4_Flag);
  65      =3  
  66      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =3                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =3                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =3  void TIM4_TimeBaseInit(TIM4_CountMode_TypeDef TIM4_CountMode,
  70      =3                         TIM4_CountDirection_TypeDef TIM4_CountDirection);
  71      =3  void TIM4_WorkMode0Config(uint16_t TIM4_SetCounter);
  72      =3  void TIM4_WorkMode3Config(uint16_t TIM4_SetCounter);
  73      =3  void TIM4_WorkModeConfig(TIM4_WorkMode_TypeDef TIM4_WorkMode, uint16_t TIM4_SetCounter);
  74      =3  void TIM4_SetEXEN4(FunctionalState NewState);
  75      =3  #endif
  76      =3  
  77      =3  #endif
  21      =2  #include "sc95f_adc.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_ADC_H_
  12      =3  #define _sc95f_ADC_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  #include "sc95f_option.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_OPTION_H_
  12      =4  #define _sc95f_OPTION_H_
  13      =4  
  14      =4  #include "sc95f.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_H
  15      =4  
  16      =4  
  17      =4  typedef enum
  18      =4  {
  19      =4    SYSCLK_PRESSEL_FOSC_D1 = (uint8_t)0x00, 
  20      =4    SYSCLK_PRESSEL_FOSC_D2 = (uint8_t)0x10, 
  21      =4    SYSCLK_PRESSEL_FOSC_D4 = (uint8_t)0x20, 
  22      =4    SYSCLK_PRESSEL_FOSC_D8 = (uint8_t)0x30  
  23      =4  } SYSCLK_PresSel_TypeDef;
  24      =4  
  25      =4  
  26      =4  typedef enum
  27      =4  {
  28      =4    LVR_INVALID = (uint8_t)0x04, 
  29      =4    LVR_1_9V = (uint8_t)0x00,    
  30      =4    LVR_2_9V = (uint8_t)0x01,    
  31      =4    LVR_3_7V = (uint8_t)0x02,    
  32      =4    LVR_4_3V = (uint8_t)0x03     
  33      =4  } LVR_Config_TypeDef;
  34      =4  
  35      =4  
  36      =4  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  45      =4  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  46      =4                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  47      =4                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  48      =4  typedef enum
  49      =4  {
  50      =4    IAP_OPERATERANGE__LAST_0K_CODEREGION = (uint8_t)0x00, 
  51      =4    IAP_OPERATERANGE__LAST_1K_CODEREGION = (uint8_t)0x04, 
  52      =4    IAP_OPERATERANGE__LAST_2K_CODEREGION = (uint8_t)0x08, 
  53      =4    IAP_OPERATERANGE__ALL_CODEREGION = (uint8_t)0x0c      
  54      =4  } IAP_OperateRange_TypeDef;
  55      =4  #endif
  56      =4  
  57      =4  #if defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95R751)\
  58      =4                  || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (SC95R605) || defined(
             -SC95F8x7x) || defined(SC95F7x7x)\
  59      =4      || defined(SC95R503)
  60      =4  
  61      =4  typedef enum
  62      =4  {
  63      =4    ADC_VREF_VDD = 0x00,    
  64      =4    ADC_VREF_2_048V = 0x40,       
  65      =4    ADC_VREF_1_024V = 0x80, 
  66      =4    ADC_VREF_2_4V = 0xC0          
  67      =4  } ADC_Vref_TypeDef;
  68      =4  #else
  77      =4  
  78      =4  void OPTION_WDT_Cmd(FunctionalState NewState);
  79      =4  void OPTION_XTIPLL_Cmd(FunctionalState NewState);
  80      =4  void OPTION_SYSCLK_Init(SYSCLK_PresSel_TypeDef SYSCLK_PresSel);
  81      =4  void OPTION_LVR_Init(LVR_Config_TypeDef LVR_Config);
  82      =4  void OPTION_ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
  83      =4  void OPTION_IAP_SetOperateRange(IAP_OperateRange_TypeDef IAP_OperateRange);
  84      =4  void OPTION_JTG_Cmd(FunctionalState NewState);
  85      =4  
  86      =4  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) ||  defined(SC95F8x2x) || defined(SC95F7
             -x2x) || defined(SC95FS52x)\
  87      =4      || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
  90      =4  
  91      =4  #endif
  17      =3  
  18      =3  typedef enum
  19      =3  {
  20      =3    ADC_PRESSEL_3CLOCK = (uint8_t)0x10,  
  21      =3    ADC_PRESSEL_6CLOCK = (uint8_t)0x14,  
  22      =3    ADC_PRESSEL_16CLOCK = (uint8_t)0x18, 
  23      =3    ADC_PRESSEL_32CLOCK = (uint8_t)0x1c  
  24      =3  } ADC_PresSel_TypeDef;
  25      =3  
  26      =3  
  27      =3  typedef enum
  28      =3  {
  29      =3    ADC_Cycle_Null = 0x00 
  30      =3  } ADC_Cycle_TypeDef;
  31      =3  
  32      =3  
  33      =3  typedef enum
  34      =3  {
  35      =3    ADC_SamplesNum_FourTimes = 0x04,                      
  36      =3    ADC_SamplesNum_SixTimes = 0x06,                               
  37      =3    ADC_SamplesNum_EightTimes = 0x08,                     
  38      =3    ADC_SamplesNum_TenTimes = 0x0A,                               
  39      =3  } ADC_SamplesNum_TypeDef;
  40      =3  
  41      =3  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x) || defined (SC95F8x6x) || defined (SC95F7x6x)\
  42      =3                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R602)  || defined (SC95R605)
  43      =3  
  44      =3  typedef enum
  45      =3  {
  46      =3    ADC_CHANNEL_0 = (uint8_t)0x00,     
  47      =3    ADC_CHANNEL_1 = (uint8_t)0x01,     
  48      =3    ADC_CHANNEL_2 = (uint8_t)0x02,     
  49      =3    ADC_CHANNEL_3 = (uint8_t)0x03,     
  50      =3    ADC_CHANNEL_4 = (uint8_t)0x04,     
  51      =3    ADC_CHANNEL_5 = (uint8_t)0x05,     
  52      =3    ADC_CHANNEL_6 = (uint8_t)0x06,     
  53      =3    ADC_CHANNEL_7 = (uint8_t)0x07,     
  54      =3    ADC_CHANNEL_8 = (uint8_t)0x08,     
  55      =3    ADC_CHANNEL_9 = (uint8_t)0x09,     
  56      =3    ADC_CHANNEL_10 = (uint8_t)0x0A,    
  57      =3    ADC_CHANNEL_11 = (uint8_t)0x0B,    
  58      =3    ADC_CHANNEL_12 = (uint8_t)0x0C,    
  59      =3    ADC_CHANNEL_13 = (uint8_t)0x0D,    
  60      =3    ADC_CHANNEL_14 = (uint8_t)0x0E,    
  61      =3    ADC_CHANNEL_15 = (uint8_t)0x0F,    
  62      =3    ADC_CHANNEL_VDD_D4 = (uint8_t)0x1f 
  63      =3  } ADC_Channel_TypeDef;
  64      =3  
  65      =3  
  66      =3  typedef enum
  67      =3  {
  68      =3    ADC_EAIN_0 = (uint16_t)0x0001,  
  69      =3    ADC_EAIN_1 = (uint16_t)0x0002,  
  70      =3    ADC_EAIN_2 = (uint16_t)0x0004,  
  71      =3    ADC_EAIN_3 = (uint16_t)0x0008,  
  72      =3    ADC_EAIN_4 = (uint16_t)0x0010,  
  73      =3    ADC_EAIN_5 = (uint16_t)0x0020,  
  74      =3    ADC_EAIN_6 = (uint16_t)0x0040,  
  75      =3    ADC_EAIN_7 = (uint16_t)0x0080,  
  76      =3    ADC_EAIN_8 = (uint16_t)0x0100,  
  77      =3    ADC_EAIN_9 = (uint16_t)0x0200,  
  78      =3    ADC_EAIN_10 = (uint16_t)0x0400, 
  79      =3    ADC_EAIN_11 = (uint16_t)0x0800, 
  80      =3    ADC_EAIN_12 = (uint16_t)0x1000, 
  81      =3    ADC_EAIN_13 = (uint16_t)0x2000, 
  82      =3    ADC_EAIN_14 = (uint16_t)0x4000, 
  83      =3    ADC_EAIN_15 = (uint16_t)0x8000  
  84      =3  } ADC_EAIN_TypeDef;
  85      =3  #endif
  86      =3  
  87      =3  #if defined(SC95F8x7x) || defined(SC95F7x7x) || defined(SC95R503) 
 123      =3  
 124      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 156      =3  
 157      =3  #if defined(SC95R751)
 191      =3  
 192      =3  #if defined(SC95F7610B)
 228      =3  
 229      =3  
 230      =3  #if defined(SC95F7619B)
 265      =3  
 266      =3  
 272      =3  #define ADC_StartConversion() SET_BIT(ADCCON,0X40)
 273      =3  
 274      =3  
 282      =3  #define ADC_ITConfig(NewState,Priority)                                                                         \
 283      =3                                          do{                                                                                                                                     \
 284      =3                                                          EADC = (bit)NewState;                                                                   \
 285      =3                                                          IPADC = (bit)Priority;                                                                  \
 286      =3                                          }while(0)
 287      =3  
 288      =3  
 295      =3  #define ADC_GetFlagStatus() ((READ_BIT(ADCCON,0x20)) ? (SET):(RESET))
 296      =3  
 297      =3  
 303      =3  #define ADC_ClearFlag() CLEAR_BIT(ADCCON,0x20)
 304      =3  
 305      =3  void ADC_DeInit(void);
 306      =3  void ADC_Init(ADC_PresSel_TypeDef ADC_PrescalerSelection, ADC_Cycle_TypeDef ADC_Cycle);
 307      =3  void ADC_ChannelConfig(ADC_Channel_TypeDef ADC_Channel, FunctionalState NewState);
 308      =3  void ADC_EAINConfig(uint16_t ADC_EAIN_Select, FunctionalState NewState);
 309      =3  void ADC_Cmd(FunctionalState NewState);
 310      =3  uint16_t ADC_GetConversionValue(void);
 311      =3  void ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
 312      =3  uint16_t ADC_GetConversionAverageValue(ADC_SamplesNum_TypeDef ADC_SamplesNum);
 313      =3  
 314      =3  #endif
 315      =3  
 316      =3  
  22      =2  #include "sc95f_btm.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  #ifndef _sc95f_BTM_H_
  11      =3  #define _sc95f_BTM_H_
  12      =3  
  13      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  14      =3  
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3    BTM_TIMEBASE_15_625MS = (uint8_t)0x00, 
  19      =3    BTM_TIMEBASE_31_25MS = (uint8_t)0x01,  
  20      =3    BTM_TIMEBASE_62_5MS = (uint8_t)0x02,   
  21      =3    BTM_TIMEBASE_125MS = (uint8_t)0x03,    
  22      =3    BTM_TIMEBASE_250MS = (uint8_t)0x04,    
  23      =3    BTM_TIMEBASE_500MS = (uint8_t)0x05,    
  24      =3    BTM_TIMEBASE_1S = (uint8_t)0x06,       
  25      =3    BTM_TIMEBASE_2S = (uint8_t)0x07,       
  26      =3    BTM_TIMEBASE_4S = (uint8_t)0x08,       
  27      =3    BTM_TIMEBASE_8S = (uint8_t)0x09,       
  28      =3    BTM_TIMEBASE_16S = (uint8_t)0x0a,      
  29      =3    BTM_TIMEBASE_32S = (uint8_t)0x0b       
  30      =3  } BTM_Timebase_TypeDef;
  31      =3  
  32      =3  
  33      =3  
  39      =3  #define BTM_DeInit() CLEAR_REG(BTMCON)
  40      =3  
  41      =3  
  48      =3  #define BTM_GetFlagStatus() ((READ_BIT(BTMCON,0x40)) ? (SET):(RESET))
  49      =3  
  50      =3  
  56      =3  #define BTM_ClearFlag() CLEAR_BIT(BTMCON,0x40)
  57      =3  
  58      =3  void BTM_Init(BTM_Timebase_TypeDef BTM_Timebase);
  59      =3  void BTM_Cmd(FunctionalState NewState);
  60      =3  void BTM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  61      =3  
  62      =3  #endif
  63      =3  
  64      =3  
  23      =2  #include "sc95f_pwm.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_PWM_H_
  12      =3  #define _sc95f_PWM_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  #if defined(SC95F8x1x) || defined(SC95F7x1x)
  77      =3  
  78      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 141      =3  
 142      =3  #if defined(SC95FWxx)
 249      =3  
 250      =3  #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC
             -95F8x1xB) || defined (SC95F7x1xB)\
 251      =3           || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 252      =3  
 253      =3  #if defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC95R503)
 265      =3  
 266      =3  typedef enum
 267      =3  {
 268      =3    PWM0_PRESSEL_FHRC_D1 = (uint8_t)0x00, 
 269      =3    PWM0_PRESSEL_FHRC_D2 = (uint8_t)0x10, 
 270      =3    PWM0_PRESSEL_FHRC_D4 = (uint8_t)0x20, 
 271      =3    PWM0_PRESSEL_FHRC_D8 = (uint8_t)0x30, 
 272      =3    PWM2_PRESSEL_FHRC_D1 = (uint8_t)0x02, 
 273      =3    PWM3_PRESSEL_FHRC_D1 = (uint8_t)0x03, 
 274      =3    PWM4_PRESSEL_FHRC_D1 = (uint8_t)0x04, 
 275      =3  } PWM_PresSel_TypeDef;
 276      =3  #endif
 277      =3  
 278      =3  
 279      =3  typedef enum
 280      =3  {
 281      =3    PWM00 = (uint8_t)0x00, 
 282      =3    PWM01 = (uint8_t)0x01, 
 283      =3    PWM02 = (uint8_t)0x02, 
 284      =3    PWM03 = (uint8_t)0x03, 
 285      =3    PWM04 = (uint8_t)0x04, 
 286      =3    PWM05 = (uint8_t)0x05, 
 287      =3    PWM06 = (uint8_t)0x06, 
 288      =3    PWM07 = (uint8_t)0x07, 
 289      =3    PWM20 = (uint8_t)0x20, 
 290      =3    PWM21 = (uint8_t)0x21, 
 291      =3    PWM30 = (uint8_t)0x32, 
 292      =3    PWM31 = (uint8_t)0x33, 
 293      =3    PWM40 = (uint8_t)0x44, 
 294      =3    PWM41 = (uint8_t)0x45, 
 295      =3  } PWM_OutputPin_TypeDef;
 296      =3  
 297      =3  
 298      =3  typedef enum
 299      =3  {
 300      =3    PWM00PWM01 = (uint8_t)0x00, 
 301      =3    PWM02PWM03 = (uint8_t)0x02, 
 302      =3    PWM04PWM05 = (uint8_t)0x04, 
 303      =3    PWM06PWM07 = (uint8_t)0x06  
 304      =3  } PWM_ComplementaryOutputPin_TypeDef;
 305      =3  
 306      =3  
 307      =3  typedef enum
 308      =3  {
 309      =3    PWM0_Edge_Aligned_Mode = (uint8_t)0x00,     
 310      =3    PWM0_Center_Alignment_Mode = (uint8_t)0x01, 
 311      =3  } PWM_Aligned_Mode_TypeDef;
 312      =3  
 313      =3  
 314      =3  typedef enum
 315      =3  {
 316      =3    PWM0_Latch_Mode = ((uint8_t)0x00),    
 317      =3    PWM0_Immediate_Mode = ((uint8_t)0x20) 
 318      =3  } PWM_FaultDetectionMode_TypeDef;
 319      =3  
 320      =3  
 321      =3  typedef enum
 322      =3  {
 323      =3    PWM0_FaultDetectionVoltage_Low = ((uint8_t)0x00), 
 324      =3    PWM0_FaultDetectionVoltage_high = ((uint8_t)0x10) 
 325      =3  } PWM_FaultDetectionVoltageSelect_TypeDef;
 326      =3  
 327      =3  
 328      =3  typedef enum
 329      =3  {
 330      =3    PWM0_WaveFilteringTime_0us = ((uint8_t)0x00), 
 331      =3    PWM0_WaveFilteringTime_1us = ((uint8_t)0x01), 
 332      =3    PWM0_WaveFilteringTime_4us = ((uint8_t)0x02), 
 333      =3    PWM0_WaveFilteringTime_16us = ((uint8_t)0x03) 
 334      =3  } PWM_FaultDetectionWaveFilteringTime_TypeDef;
 335      =3  
 336      =3  
 337      =3  typedef enum
 338      =3  {
 339      =3    PWM0_Type = (uint8_t)0x00, 
 340      =3    PWM2_Type = (uint8_t)0x02, 
 341      =3    PWM3_Type = (uint8_t)0x03, 
 342      =3    PWM4_Type = (uint8_t)0x04, 
 343      =3  } PWM_Type_TypeDef;
 344      =3  #endif
 345      =3  
 346      =3  #if defined (SC95R751)
 414      =3  
 415      =3  #if defined(SC95F7610B)
 466      =3  
 467      =3  #if defined(SC95F7619B)
 517      =3  
 518      =3  
 519      =3  typedef enum
 520      =3  {
 521      =3    PWM_OUTPUTSTATE_DISABLE = ((uint8_t)0x00), 
 522      =3    PWM_OUTPUTSTATE_ENABLE = ((uint8_t)0x01)   
 523      =3  } PWM_OutputState_TypeDef;
 524      =3  
 525      =3  
 526      =3  typedef enum
 527      =3  {
 528      =3    PWM_POLARITY_NON_INVERT = ((uint8_t)0x00), 
 529      =3    PWM_POLARITY_INVERT = ((uint8_t)0x01)      
 530      =3  } PWM_Polarity_TypeDef;
 531      =3  
 532      =3  
 533      =3  typedef enum
 534      =3  {
 535      =3    PWM_DutyChange_Up = (uint8_t)0x01,            
 536      =3          PWM_DutyChange_Dowm = (uint8_t)0x00,    
 537      =3  } PWM_DutyChange_TypeDef;
 538      =3  
 539      =3  #if defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F
             -7x6x)\
 540      =3                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B)\
 541      =3                  || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 542      =3  
 543      =3  void PWM_CmdEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 544      =3  FlagStatus PWM_GetFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 545      =3  void PWM_ClearFlagEX(PWM_Type_TypeDef PWM_Type);
 546      =3  void PWM_IndependentModeConfigEX(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle,
 547      =3                                   PWM_OutputState_TypeDef PWM_OutputState);
 548      =3  void PWM_ComplementaryModeConfigEX(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 549      =3                                     uint16_t PWM_DutyCycle,
 550      =3                                     PWM_OutputState_TypeDef PWM_OutputState);
 551      =3  
 552      =3  void PWM_DeadTimeConfigEX(PWM_Type_TypeDef PWM_Type, uint8_t PWM_RisingDeadTime, uint8_t PWM_FallingDeadTi
             -me);
 553      =3  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 554      =3  FlagStatus PWM_GetFaultDetectionFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 555      =3  void PWM_ClearFaultDetectionFlagEX(PWM_Type_TypeDef PWM_Type);
 556      =3  void PWM_FaultDetectionConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 557      =3  void PWM_FaultDetectionModeConfigEX(PWM_Type_TypeDef PWM_Type,
 558      =3                                      PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 559      =3                                      PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 560      =3                                      PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilterin
             -gTime);
 561      =3  #endif
 562      =3  void PWM_ITConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState, PriorityStatus Priority);
 563      =3  #endif
 564      =3  
 565      =3  void PWM_DeInit(void);
 566      =3  void PWM_Init(PWM_PresSel_TypeDef PWM_PresSel, uint16_t PWM_Period);
 567      =3  void PWM_OutputStateConfig(uint8_t PWM_OutputPin, PWM_OutputState_TypeDef PWM_OutputState);
 568      =3  void PWM_PolarityConfig(uint8_t PWM_OutputPin, PWM_Polarity_TypeDef PWM_Polarity);
 569      =3  void PWM_IndependentModeConfig(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle);
 570      =3  void PWM_ComplementaryModeConfig(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 571      =3                                   uint16_t PWM_DutyCycle);
 572      =3  void PWM_DeadTimeConfig(uint8_t PWM_RisingDeadTime, uint8_t PWM_fallingDeadTime);
 573      =3  void PWM_Cmd(FunctionalState NewState);
 574      =3  void PWM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 575      =3  
 576      =3  void PWM_Aligned_Mode_Select(PWM_Aligned_Mode_TypeDef PWM_Aligned_Mode);
 577      =3  FlagStatus PWM_GetFlagStatus(void);
 578      =3  void PWM_ClearFlag(void);
 579      =3  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 580      =3  void PWM_ClearFaultDetectionFlag(void);
 581      =3  void PWM_FaultDetectionConfig(FunctionalState NewState);
 582      =3  void PWM_FaultDetectionModeConfig(PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 583      =3                                    PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 584      =3                                    PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilteringT
             -ime);
 585      =3  ErrorStatus PWM_IndependentMode_DutyChange(PWM_OutputPin_TypeDef PWM_OutputPin, PWM_DutyChange_TypeDef Cha
             -nge_Direction, uint16_t DutyIncremental);
 586      =3  ErrorStatus PWM_ComplementaryMode_DutyChange(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin
             -,PWM_DutyChange_TypeDef Change_Direction, uint16_t DutyIncremental);
 587      =3  
 588      =3  FlagStatus PWM_GetFaultDetectionFlagStatus(void);
 589      =3  #endif
 590      =3  #endif
 591      =3  
 592      =3  
  24      =2  #include "sc95f_int.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_INT_H_
  12      =3  #define _sc95f_INT_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  
  17      =3  typedef enum
  18      =3  {
  19      =3    INT_TRIGGER_RISE_ONLY = (uint8_t)0x01, 
  20      =3    INT_TRIGGER_FALL_ONLY = (uint8_t)0x02, 
  21      =3    INT_TRIGGER_RISE_FALL = (uint8_t)0x03, 
  22      =3    INT_TRIGGER_DISABLE = (uint8_t)0x04    
  23      =3  } INT_TriggerMode_Typedef;
  24      =3  
  25      =3  
  26      =3  typedef enum
  27      =3  {
  28      =3    INT0 = (uint8_t)0x00, 
  29      =3    INT1 = (uint8_t)0x01, 
  30      =3    INT2 = (uint8_t)0x02  
  31      =3  } INTx_Typedef;
  32      =3  
  33      =3  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  34      =3                  || defined (SC95F8x6x) || defined (SC95F7x6x) || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95F7619B)\
  35      =3                  || defined (SC95R602)  || defined (SC95R605)
  36      =3  
  37      =3  typedef enum
  38      =3  {
  39      =3    INT04 = (uint8_t)0x10, 
  40      =3    INT05 = (uint8_t)0x20, 
  41      =3    INT06 = (uint8_t)0x40, 
  42      =3    INT07 = (uint8_t)0x80  
  43      =3  } INT0x_Typedef;
  44      =3  
  45      =3  
  46      =3  typedef enum
  47      =3  {
  48      =3    INT10 = (uint8_t)0x01, 
  49      =3    INT11 = (uint8_t)0x02, 
  50      =3    INT12 = (uint8_t)0x04, 
  51      =3    INT13 = (uint8_t)0x08, 
  52      =3    INT14 = (uint8_t)0x10, 
  53      =3    INT15 = (uint8_t)0x20, 
  54      =3    INT16 = (uint8_t)0x40, 
  55      =3    INT17 = (uint8_t)0x80  
  56      =3  } INT1x_Typedef;
  57      =3  
  58      =3  
  59      =3  typedef enum
  60      =3  {
  61      =3    INT20 = (uint8_t)0x01, 
  62      =3    INT21 = (uint8_t)0x02, 
  63      =3    INT22 = (uint8_t)0x04, 
  64      =3    INT23 = (uint8_t)0x08  
  65      =3  } INT2x_Typedef;
  66      =3  #endif
  67      =3  
  68      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x) || defined (SC95F8x7x) || defined (SC95
             -F7x7x) || defined(SC95R503)
  97      =3  
  98      =3  #if defined (SC95R751)
 118      =3  
 119      =3  #if defined (SC95F7610B)
 145      =3  
 146      =3  
 147      =3  void INT_DeInit(INTx_Typedef INTx);
 148      =3  void INT0_SetTriggerMode(uint8_t INT0x, INT_TriggerMode_Typedef TriggerMode);
 149      =3  void INT1_SetTriggerMode(uint8_t INT1x, INT_TriggerMode_Typedef TriggerMode);
 150      =3  #if !defined (SC95R751)
 151      =3  void INT2_SetTriggerMode(uint8_t INT2x, INT_TriggerMode_Typedef TriggerMode);
 152      =3  #endif
 153      =3  void INT0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 154      =3  void INT1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 155      =3  #if !defined (SC95R751)
 156      =3  void INT2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 157      =3  #endif
 158      =3  
 159      =3  #endif
 160      =3  
 161      =3  
  25      =2  #include "sc95f_uart0.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  #ifndef _sc95f_UART0_H_
  11      =3  #define _sc95f_UART0_H_
  12      =3  
  13      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  14      =3  
  15      =3  #if !defined (SC95R751)
  16      =3  
  17      =3  #define UART0_BaudRate_FsysDIV12 0X00 
  18      =3  #define UART0_BaudRate_FsysDIV4 0X01  
  19      =3  
  20      =3  typedef enum
  21      =3  {
  22      =3    UART0_CLOCK_TIMER1 = (uint8_t)0X00, 
  23      =3    UART0_CLOCK_TIMER2 = (uint8_t)0X30  
  24      =3  } UART0_Clock_Typedef;
  25      =3  
  26      =3  typedef enum
  27      =3  {
  28      =3    UART0_Mode_8B = 0X00,  
  29      =3    UART0_Mode_10B = 0X40, 
  30      =3    UART0_Mode_11B = 0XC0  
  31      =3  } UART0_Mode_Typedef;
  32      =3  
  33      =3  typedef enum
  34      =3  {
  35      =3    UART0_RX_ENABLE = 0x10, 
  36      =3    UART0_RX_DISABLE = 0x00 
  37      =3  } UART0_RX_Typedef;
  38      =3  
  39      =3  typedef enum
  40      =3  {
  41      =3    UART0_FLAG_RI = 0X01, 
  42      =3    UART0_FLAG_TI = 0X02  
  43      =3  } UART0_Flag_Typedef;
  44      =3  
  45      =3  typedef enum
  46      =3  {
  47      =3    UART0_STATE_READY = 0x00,   
  48      =3    UART0_STATE_BUSY = 0x01,    
  49      =3    UART0_STATE_ERROR = 0x02,   
  50      =3    UART0_STATE_TIMEOUT = 0x03  
  51      =3  } UART0_StatusTypeDef;
  52      =3  
  53      =3  typedef struct __UART0_HandleInfoDef
  54      =3  {
  55      =3    union
  56      =3    {
  57      =3      uint8_t* Size_u8;             
  58      =3      uint16_t* Size_u16;           
  59      =3    } pTxBuffPtr;                                                                         
  60      =3    uint8_t TxXferSize;             
  61      =3    uint8_t TxXferCount;            
  62      =3    union
  63      =3    {
  64      =3      uint8_t* Size_u8;              
  65      =3      uint16_t* Size_u16;           
  66      =3    } pRxBuffPtr;                                                                         
  67      =3    uint8_t RxXferSize;              
  68      =3    uint8_t RxXferCount;              
  69      =3    UART0_StatusTypeDef TxState;      
  70      =3    UART0_StatusTypeDef RxState;      
  71      =3  } UART0_HandleInfoDef;
  72      =3  
  73      =3  
  74      =3  
  82      =3  #define UART0_GetFlagStatus(UART0_Flag) ((UART0_Flag == UART0_FLAG_TI) ? (TI):(RI))
  83      =3  
  84      =3  
  91      =3  #define UART0_ClearFlag(UART0_Flag) CLEAR_BIT(SCON,UART0_Flag)
  92      =3  
  93      =3  void UART0_DeInit(void);
  94      =3  void UART0_Init(uint32_t Uart0Fsys, uint32_t BaudRate, UART0_Mode_Typedef Mode,
  95      =3                  UART0_Clock_Typedef ClockMode, UART0_RX_Typedef RxMode);
  96      =3  void UART0_SendData8(uint8_t Data);
  97      =3  uint8_t UART0_ReceiveData8(void);
  98      =3  void UART0_SendData9(uint16_t Data);
  99      =3  uint16_t UART0_ReceiveData9(void);
 100      =3  void UART0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 101      =3  
 102      =3  StatusTypeDef UART0_Transmit(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Time
             -out);
 103      =3  StatusTypeDef UART0_Transmit_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 104      =3  StatusTypeDef UART0_Transmit_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 105      =3  
 106      =3  StatusTypeDef UART0_Receive(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Timeo
             -ut);
 107      =3  StatusTypeDef UART0_Receive_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 108      =3  StatusTypeDef UART0_Receive_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 109      =3  
 110      =3  #endif
 111      =3  #endif
 112      =3  
  26      =2  #include "sc95f_usci0.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_USCI0_H_
  12      =3  #define _sc95f_USCI0_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  #define USCI0_UART_BaudRate_FsysDIV12 0X00 
  17      =3  #define USCI0_UART_BaudRate_FsysDIV4 0X01  
  18      =3  
  19      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  20      =3          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)
  21      =3  typedef enum
  22      =3  {
  23      =3    USCI0_Mode_SC = (uint8_t)0x00,  
  24      =3    USCI0_Mode_SPI = (uint8_t)0x01, 
  25      =3    USCI0_Mode_TWI = (uint8_t)0x02, 
  26      =3    USCI0_Mode_UART = (uint8_t)0x03 
  27      =3  } USCI0_CommunicationMode_TypeDef;
  28      =3  #else
  36      =3  
  37      =3  typedef enum
  38      =3  {
  39      =3    USCI0_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  40      =3    USCI0_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  41      =3  } USCI0_SPI_FirstBit_TypeDef;
  42      =3  
  43      =3  typedef enum
  44      =3  {
  45      =3    USCI0_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  46      =3    USCI0_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  47      =3    USCI0_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  48      =3    USCI0_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  49      =3    USCI0_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  50      =3    USCI0_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  51      =3    USCI0_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  52      =3    USCI0_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  53      =3  } USCI0_SPI_BaudRatePrescaler_TypeDef;
  54      =3  
  55      =3  typedef enum
  56      =3  {
  57      =3    USCI0_SPI_MODE_MASTER = (uint8_t)0x20, 
  58      =3    USCI0_SPI_MODE_SLAVE = (uint8_t)0x00   
  59      =3  } USCI0_SPI_Mode_TypeDef;
  60      =3  
  61      =3  typedef enum
  62      =3  {
  63      =3    USCI0_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  64      =3    USCI0_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  65      =3  } USCI0_SPI_ClockPolarity_TypeDef;
  66      =3  
  67      =3  typedef enum
  68      =3  {
  69      =3    USCI0_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  70      =3    USCI0_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  71      =3  } USCI0_SPI_ClockPhase_TypeDef;
  72      =3  
  73      =3  typedef enum
  74      =3  {
  75      =3    USCI0_SPI_TXE_DISINT = (uint8_t)0x00, 
  76      =3    USCI0_SPI_TXE_ENINT = (uint8_t)0x01   
  77      =3  } USCI0_SPI_TXE_INT_TypeDef;
  78      =3  
  79      =3  typedef enum
  80      =3  {
  81      =3    USCI0_SPI_DATA8 = (uint8_t)0x00, 
  82      =3    USCI0_SPI_DATA16 = (uint8_t)0x02 
  83      =3  } USCI0_TransmissionMode_TypeDef;
  84      =3  
  85      =3  typedef enum
  86      =3  {
  87      =3    USCI0_TWI_1024 = (uint8_t)0x00, 
  88      =3    USCI0_TWI_512 = (uint8_t)0x01,  
  89      =3    USCI0_TWI_256 = (uint8_t)0x02,  
  90      =3    USCI0_TWI_128 = (uint8_t)0x03,  
  91      =3    USCI0_TWI_64 = (uint8_t)0x04,   
  92      =3    USCI0_TWI_32 = (uint8_t)0x05,   
  93      =3    USCI0_TWI_16 = (uint8_t)0x06,   
  94      =3  } USCI0_TWI_MasterCommunicationRate_TypeDef;
  95      =3  
  96      =3  typedef enum
  97      =3  {
  98      =3    
  99      =3    USCI0_TWI_SlaveIdle = 0x00,           
 100      =3    USCI0_TWI_SlaveReceivedaAddress = 0x01,
 101      =3    USCI0_TWI_SlaveReceivedaData = 0x02,
 102      =3    USCI0_TWI_SlaveSendData = 0x03,
 103      =3    USCI0_TWI_SlaveReceivedaUACK = 0x04,
 104      =3    USCI0_TWI_SlaveDisableACK = 0x05,
 105      =3    USCI0_TWI_SlaveAddressError = 0x06,
 106      =3    
 107      =3    USCI0_TWI_MasterIdle = 0x00,          
 108      =3    USCI0_TWI_MasterSendAddress = 0x01,
 109      =3    USCI0_TWI_MasterSendData = 0x02,
 110      =3    USCI0_TWI_MasterReceivedaData = 0x03,
 111      =3    USCI0_TWI_MasterReceivedaUACK = 0x04,
 112      =3  } USCI0_TWIState_TypeDef;
 113      =3  
 114      =3  typedef enum
 115      =3  {
 116      =3    USCI0_UART_Mode_8B = 0X00,  
 117      =3    USCI0_UART_Mode_10B = 0X40, 
 118      =3    USCI0_UART_Mode_11B = 0X80  
 119      =3  } USCI0_UART_Mode_TypeDef;
 120      =3  
 121      =3  typedef enum
 122      =3  {
 123      =3    USCI0_UART_RX_ENABLE = 0X10, 
 124      =3    USCI0_UART_RX_DISABLE = 0X00 
 125      =3  } USCI0_UART_RX_TypeDef;
 126      =3  
 127      =3  typedef enum
 128      =3  {
 129      =3    USCI0_SPI_FLAG_SPIF = (uint8_t)0x80, 
 130      =3    USCI0_SPI_FLAG_WCOL = (uint8_t)0x40, 
 131      =3    USCI0_SPI_FLAG_TXE = (uint8_t)0x08,  
 132      =3    USCI0_TWI_FLAG_TWIF = (uint8_t)0x40, 
 133      =3    USCI0_TWI_FLAG_GCA = (uint8_t)0x10,  
 134      =3    USCI0_TWI_FLAG_MSTR = (uint8_t)0x20, 
 135      =3    USCI0_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 136      =3    USCI0_UART_FLAG_RI = (uint8_t)0x01, 
 137      =3    USCI0_UART_FLAG_TI = (uint8_t)0x02, 
 138      =3  } USCI0_Flag_TypeDef;
 139      =3  
 140      =3  typedef enum
 141      =3  {
 142      =3    USCI0_TWI_Write = 0x00, 
 143      =3    USCI0_TWI_Read = 0x01,  
 144      =3  } USCI0_TWI_RWType;
 145      =3  
 146      =3  typedef enum
 147      =3  {
 148      =3    USCI0_STATE_READY = 0x00,   
 149      =3    USCI0_STATE_BUSY = 0x01,    
 150      =3    USCI0_STATE_ERROR = 0x02,   
 151      =3    USCI0_STATE_TIMEOUT = 0x03,  
 152      =3    USCI0_STATE_WAIT = 0x04,   
 153      =3  } USCI0_StatusTypeDef;
 154      =3  
 155      =3  typedef struct __USCI0_HandleInfoDef
 156      =3  {
 157      =3    union
 158      =3    {
 159      =3      uint8_t* Size_u8;              
 160      =3      uint16_t* Size_u16;           
 161      =3    } pTxBuffPtr;
 162      =3    uint8_t TxXferSize;              
 163      =3    uint8_t TxXferCount;            
 164      =3    union
 165      =3    {
 166      =3      uint8_t* Size_u8;              
 167      =3      uint16_t* Size_u16;           
 168      =3    } pRxBuffPtr;
 169      =3    uint8_t RxXferSize;              
 170      =3    uint8_t RxXferCount;              
 171      =3    USCI0_StatusTypeDef TxState;      
 172      =3    USCI0_StatusTypeDef RxState;      
 173      =3  } USCI0_HandleInfoDef;
 174      =3  
 175      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 237      =3  
 238      =3  void USCI0_DeInit(void);
 239      =3  
 240      =3  
 241      =3  void USCI0_SPI_Init(USCI0_SPI_FirstBit_TypeDef FirstBit,
 242      =3                      USCI0_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI0_SPI_Mode_TypeDef Mode,
 243      =3                      USCI0_SPI_ClockPolarity_TypeDef ClockPolarity, USCI0_SPI_ClockPhase_TypeDef ClockPhase
             -,
 244      =3                      USCI0_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI0_TransmissionMode_TypeDef TransmissionMode
             -);
 245      =3  void USCI0_TransmissionMode(USCI0_TransmissionMode_TypeDef TransmissionMode);
 246      =3  void USCI0_SPI_Cmd(FunctionalState NewState);
 247      =3  void USCI0_SPI_SendData_8(uint8_t Data);
 248      =3  uint8_t USCI0_SPI_ReceiveData_8(void);
 249      =3  void USCI0_SPI_SendData_16(uint16_t Data);
 250      =3  uint16_t USCI0_SPI_ReceiveData_16(void);
 251      =3  
 252      =3  StatusTypeDef USCI0_SPI_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 253      =3  StatusTypeDef USCI0_SPI_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 254      =3  StatusTypeDef USCI0_SPI_TransmitReceive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 255      =3  
 256      =3  StatusTypeDef USCI0_SPI_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 257      =3  StatusTypeDef USCI0_SPI_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 258      =3  StatusTypeDef USCI0_SPI_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 259      =3  StatusTypeDef USCI0_SPI_TransmitReceive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 260      =3  
 261      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
 262      =3          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)\
 263      =3          || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
 264      =3  uint8_t USCI0_SPI_WriteFIFO(uint16_t* sbuf, uint8_t length);
 265      =3  void USCI0_SPIFIFO_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 266      =3  USCI0_StatusTypeDef USCI0_SPI_Receive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 267      =3  USCI0_StatusTypeDef USCI0_SPI_TransmitReceive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 268      =3  #endif
 269      =3  
 270      =3  
 271      =3  void USCI0_TWI_Slave_Init(uint8_t TWI_Address);
 272      =3  void USCI0_TWI_MasterCommunicationRate(USCI0_TWI_MasterCommunicationRate_TypeDef
 273      =3                                         TWI_MasterCommunicationRate);
 274      =3  void USCI0_TWI_Start(void);
 275      =3  void USCI0_TWI_MasterModeStop(void);
 276      =3  void USCI0_TWI_SendAddr(uint8_t Addr, USCI0_TWI_RWType RW);
 277      =3  void USCI0_TWI_SlaveClockExtension(FunctionalState NewState);
 278      =3  void USCI0_TWI_AcknowledgeConfig(FunctionalState NewState);
 279      =3  void USCI0_TWI_GeneralCallCmd(FunctionalState NewState);
 280      =3  FlagStatus USCI0_GetTWIStatus(USCI0_TWIState_TypeDef USCI0_TWIState);
 281      =3  void USCI0_TWI_Cmd(FunctionalState NewState);
 282      =3  void USCI0_TWI_SendData(uint8_t Data);
 283      =3  uint8_t USCI0_TWI_ReceiveData(void);
 284      =3  
 285      =3  StatusTypeDef USCI0_TWI_Master_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 286      =3  StatusTypeDef USCI0_TWI_Slave_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 287      =3  
 288      =3  StatusTypeDef USCI0_TWI_Master_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 289      =3  StatusTypeDef USCI0_TWI_Master_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 290      =3  
 291      =3  StatusTypeDef USCI0_TWI_Slave_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 292      =3  StatusTypeDef USCI0_TWI_Slave_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 293      =3  
 294      =3  StatusTypeDef USCI0_TWI_Master_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 295      =3  StatusTypeDef USCI0_TWI_Slave_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 296      =3  
 297      =3  StatusTypeDef USCI0_TWI_Master_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 298      =3  StatusTypeDef USCI0_TWI_Master_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 299      =3  
 300      =3  StatusTypeDef USCI0_TWI_Slave_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 301      =3  StatusTypeDef USCI0_TWI_Slave_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 302      =3  
 303      =3  
 304      =3  void USCI0_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI0_UART_Mode_TypeDef Mode,
 305      =3                       USCI0_UART_RX_TypeDef RxMode);
 306      =3  void USCI0_UART_SendData8(uint8_t Data);
 307      =3  uint8_t USCI0_UART_ReceiveData8(void);
 308      =3  void USCI0_UART_SendData9(uint16_t Data);
 309      =3  uint16_t USCI0_UART_ReceiveData9(void);
 310      =3  
 311      =3  StatusTypeDef USCI0_UART_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 312      =3  StatusTypeDef USCI0_UART_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 313      =3  StatusTypeDef USCI0_UART_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 314      =3  StatusTypeDef USCI0_UART_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 315      =3  StatusTypeDef USCI0_UART_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 316      =3  StatusTypeDef USCI0_UART_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 317      =3  
 318      =3  
 319      =3  void USCI0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 320      =3  FlagStatus USCI0_GetFlagStatus(USCI0_Flag_TypeDef USCI0_FLAG);
 321      =3  void USCI0_ClearFlag(USCI0_Flag_TypeDef USCI0_FLAG);
 322      =3  
 323      =3  
 324      =3  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 339      =3  
 340      =3  #endif
 341      =3  
 342      =3  
  27      =2  #include "sc95f_usci1.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_USCI1_H_
  12      =3  #define _sc95f_USCI1_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  
  17      =3  #define USCI1_UART_BaudRate_FsysDIV12 0X00 
  18      =3  #define USCI1_UART_BaudRate_FsysDIV4 0X01  
  19      =3  
  20      =3  typedef enum
  21      =3  {
  22      =3    USCI1_Mode_SPI = (uint8_t)0x01, 
  23      =3    USCI1_Mode_TWI = (uint8_t)0x02, 
  24      =3    USCI1_Mode_UART = (uint8_t)0x03 
  25      =3  } USCI1_CommunicationMode_TypeDef;
  26      =3  
  27      =3  typedef enum
  28      =3  {
  29      =3    USCI1_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  30      =3    USCI1_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  31      =3  } USCI1_SPI_FirstBit_TypeDef;
  32      =3  
  33      =3  typedef enum
  34      =3  {
  35      =3    USCI1_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  36      =3    USCI1_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  37      =3    USCI1_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  38      =3    USCI1_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  39      =3    USCI1_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  40      =3    USCI1_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  41      =3    USCI1_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  42      =3    USCI1_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  43      =3  } USCI1_SPI_BaudRatePrescaler_TypeDef;
  44      =3  
  45      =3  typedef enum
  46      =3  {
  47      =3    USCI1_SPI_MODE_MASTER = (uint8_t)0x20, 
  48      =3    USCI1_SPI_MODE_SLAVE = (uint8_t)0x00   
  49      =3  } USCI1_SPI_Mode_TypeDef;
  50      =3  
  51      =3  typedef enum
  52      =3  {
  53      =3    USCI1_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  54      =3    USCI1_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  55      =3  } USCI1_SPI_ClockPolarity_TypeDef;
  56      =3  
  57      =3  typedef enum
  58      =3  {
  59      =3    USCI1_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  60      =3    USCI1_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  61      =3  } USCI1_SPI_ClockPhase_TypeDef;
  62      =3  
  63      =3  typedef enum
  64      =3  {
  65      =3    USCI1_SPI_TXE_DISINT = (uint8_t)0x00, 
  66      =3    USCI1_SPI_TXE_ENINT = (uint8_t)0x01   
  67      =3  } USCI1_SPI_TXE_INT_TypeDef;
  68      =3  
  69      =3  typedef enum
  70      =3  {
  71      =3    USCI1_SPI_DATA8 = (uint8_t)0x00, 
  72      =3    USCI1_SPI_DATA16 = (uint8_t)0x02 
  73      =3  } USCI1_TransmissionMode_TypeDef;
  74      =3  
  75      =3  typedef enum
  76      =3  {
  77      =3    USCI1_TWI_1024 = (uint8_t)0x00, 
  78      =3    USCI1_TWI_512 = (uint8_t)0x01,  
  79      =3    USCI1_TWI_256 = (uint8_t)0x02,  
  80      =3    USCI1_TWI_128 = (uint8_t)0x03,  
  81      =3    USCI1_TWI_64 = (uint8_t)0x04,   
  82      =3    USCI1_TWI_32 = (uint8_t)0x05,   
  83      =3    USCI1_TWI_16 = (uint8_t)0x06,   
  84      =3  } USCI1_TWI_MasterCommunicationRate_TypeDef;
  85      =3  
  86      =3  typedef enum
  87      =3  {
  88      =3    
  89      =3    USCI1_TWI_SlaveIdle = 0x00,           
  90      =3    USCI1_TWI_SlaveReceivedaAddress = 0x01,
  91      =3    USCI1_TWI_SlaveReceivedaData = 0x02,
  92      =3    USCI1_TWI_SlaveSendData = 0x03,
  93      =3    USCI1_TWI_SlaveReceivedaUACK = 0x04,
  94      =3    USCI1_TWI_SlaveDisableACK = 0x05,
  95      =3    USCI1_TWI_SlaveAddressError = 0x06,
  96      =3    
  97      =3    USCI1_TWI_MasterIdle = 0x00,          
  98      =3    USCI1_TWI_MasterSendAddress = 0x01,
  99      =3    USCI1_TWI_MasterSendData = 0x02,
 100      =3    USCI1_TWI_MasterReceivedaData = 0x03,
 101      =3    USCI1_TWI_MasterReceivedaUACK = 0x04,
 102      =3  } USCI1_TWIState_TypeDef;
 103      =3  
 104      =3  typedef enum
 105      =3  {
 106      =3    USCI1_UART_Mode_8B = 0X00,  
 107      =3    USCI1_UART_Mode_10B = 0X40, 
 108      =3    USCI1_UART_Mode_11B = 0X80  
 109      =3  } USCI1_UART_Mode_TypeDef;
 110      =3  
 111      =3  typedef enum
 112      =3  {
 113      =3    USCI1_UART_RX_ENABLE = 0X10, 
 114      =3    USCI1_UART_RX_DISABLE = 0X00 
 115      =3  } USCI1_UART_RX_TypeDef;
 116      =3  
 117      =3  typedef enum
 118      =3  {
 119      =3    USCI1_SPI_FLAG_SPIF = (uint8_t)0x80, 
 120      =3    USCI1_SPI_FLAG_WCOL = (uint8_t)0x40, 
 121      =3    USCI1_SPI_FLAG_TXE = (uint8_t)0x08,  
 122      =3    USCI1_TWI_FLAG_TWIF = (uint8_t)0x40, 
 123      =3    USCI1_TWI_FLAG_GCA = (uint8_t)0x10,  
 124      =3    USCI1_TWI_FLAG_MSTR = (uint8_t)0x20, 
 125      =3    USCI1_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 126      =3    USCI1_UART_FLAG_RI = (uint8_t)0x01, 
 127      =3    USCI1_UART_FLAG_TI = (uint8_t)0x02, 
 128      =3  } USCI1_Flag_TypeDef;
 129      =3  
 130      =3  typedef enum
 131      =3  {
 132      =3    USCI1_TWI_Write = 0x00, 
 133      =3    USCI1_TWI_Read = 0x01,  
 134      =3  } USCI1_TWI_RWType;
 135      =3  
 136      =3  typedef enum
 137      =3  {
 138      =3    USCI1_STATE_READY = 0x00,   
 139      =3    USCI1_STATE_BUSY = 0x01,    
 140      =3    USCI1_STATE_ERROR = 0x02,   
 141      =3    USCI1_STATE_TIMEOUT = 0x03,  
 142      =3          USCI1_STATE_WAIT = 0x04,   
 143      =3  } USCI1_StatusTypeDef;
 144      =3  
 145      =3  typedef struct __USCI1_HandleInfoDef
 146      =3  {
 147      =3    union 
 148      =3    {
 149      =3      uint8_t* Size_u8;              
 150      =3      uint16_t* Size_u16;           
 151      =3    }pTxBuffPtr;
 152      =3    uint8_t TxXferSize;              
 153      =3          uint8_t TxXferCount;            
 154      =3    union 
 155      =3    {
 156      =3      uint8_t* Size_u8;              
 157      =3      uint16_t* Size_u16;           
 158      =3    }pRxBuffPtr;
 159      =3    uint8_t RxXferSize;              
 160      =3          uint8_t RxXferCount;              
 161      =3    USCI1_StatusTypeDef TxState;      
 162      =3    USCI1_StatusTypeDef RxState;      
 163      =3  } USCI1_HandleInfoDef;
 164      =3  
 165      =3  
 166      =3  void USCI1_DeInit(void);
 167      =3  
 168      =3  
 169      =3  void USCI1_SPI_Init(USCI1_SPI_FirstBit_TypeDef FirstBit,
 170      =3                      USCI1_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI1_SPI_Mode_TypeDef Mode,
 171      =3                      USCI1_SPI_ClockPolarity_TypeDef ClockPolarity, USCI1_SPI_ClockPhase_TypeDef ClockPhase
             -,
 172      =3                      USCI1_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI1_TransmissionMode_TypeDef TransmissionMode
             -);
 173      =3  void USCI1_TransmissionMode(USCI1_TransmissionMode_TypeDef TransmissionMode);
 174      =3  void USCI1_SPI_Cmd(FunctionalState NewState);
 175      =3  void USCI1_SPI_SendData_8(uint8_t Data);
 176      =3  uint8_t USCI1_SPI_ReceiveData_8(void);
 177      =3  void USCI1_SPI_SendData_16(uint16_t Data);
 178      =3  uint16_t USCI1_SPI_ReceiveData_16(void);
 179      =3  
 180      =3  StatusTypeDef USCI1_SPI_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t 
             -Timeout);
 181      =3  StatusTypeDef USCI1_SPI_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 182      =3  StatusTypeDef USCI1_SPI_TransmitReceive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 183      =3  
 184      =3  StatusTypeDef USCI1_SPI_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 185      =3  StatusTypeDef USCI1_SPI_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 186      =3  StatusTypeDef USCI1_SPI_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 187      =3  StatusTypeDef USCI1_SPI_TransmitReceive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 188      =3  
 189      =3  
 190      =3  void USCI1_TWI_Slave_Init(uint8_t TWI_Address);
 191      =3  void USCI1_TWI_MasterCommunicationRate(USCI1_TWI_MasterCommunicationRate_TypeDef
 192      =3                                         TWI_MasterCommunicationRate);
 193      =3  void USCI1_TWI_Start(void);
 194      =3  void USCI1_TWI_MasterModeStop(void);
 195      =3  void USCI1_TWI_SendAddr(uint8_t Addr, USCI1_TWI_RWType RW);
 196      =3  void USCI1_TWI_SlaveClockExtension(FunctionalState NewState);
 197      =3  void USCI1_TWI_AcknowledgeConfig(FunctionalState NewState);
 198      =3  void USCI1_TWI_GeneralCallCmd(FunctionalState NewState);
 199      =3  FlagStatus USCI1_GetTWIStatus(USCI1_TWIState_TypeDef USCI1_TWIState);
 200      =3  void USCI1_TWI_Cmd(FunctionalState NewState);
 201      =3  void USCI1_TWI_SendData(uint8_t Data);
 202      =3  uint8_t USCI1_TWI_ReceiveData(void);
 203      =3  
 204      =3  StatusTypeDef USCI1_TWI_Master_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 205      =3  StatusTypeDef USCI1_TWI_Slave_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 206      =3  
 207      =3  StatusTypeDef USCI1_TWI_Master_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 208      =3  StatusTypeDef USCI1_TWI_Master_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 209      =3  
 210      =3  StatusTypeDef USCI1_TWI_Slave_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 211      =3  StatusTypeDef USCI1_TWI_Slave_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 212      =3  
 213      =3  StatusTypeDef USCI1_TWI_Master_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 214      =3  StatusTypeDef USCI1_TWI_Slave_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 215      =3  
 216      =3  StatusTypeDef USCI1_TWI_Master_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 217      =3  StatusTypeDef USCI1_TWI_Master_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 218      =3  
 219      =3  StatusTypeDef USCI1_TWI_Slave_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size);
 220      =3  StatusTypeDef USCI1_TWI_Slave_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 221      =3  
 222      =3  
 223      =3  void USCI1_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI1_UART_Mode_TypeDef Mode,
 224      =3                       USCI1_UART_RX_TypeDef RxMode);
 225      =3  void USCI1_UART_SendData8(uint8_t Data);
 226      =3  uint8_t USCI1_UART_ReceiveData8(void);
 227      =3  void USCI1_UART_SendData9(uint16_t Data);
 228      =3  uint16_t USCI1_UART_ReceiveData9(void);
 229      =3  
 230      =3  StatusTypeDef USCI1_UART_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_
             -t Timeout);
 231      =3  StatusTypeDef USCI1_UART_Transmit_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 232      =3  StatusTypeDef USCI1_UART_Transmit_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 233      =3  StatusTypeDef USCI1_UART_Receive(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 234      =3  StatusTypeDef USCI1_UART_Receive_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 235      =3  StatusTypeDef USCI1_UART_Receive_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 236      =3  
 237      =3  
 238      =3  void USCI1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 239      =3  FlagStatus USCI1_GetFlagStatus(USCI1_Flag_TypeDef USCI1_FLAG);
 240      =3  void USCI1_ClearFlag(USCI1_Flag_TypeDef USCI1_FLAG);
 241      =3  
 242      =3  #endif
 243      =3  
 244      =3  
  28      =2  #include "sc95f_usci2.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_USCI2_H_
  12      =3  #define _sc95f_USCI2_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  #define USCI2_UART_BaudRate_FsysDIV12 0X00 
  17      =3  #define USCI2_UART_BaudRate_FsysDIV4 0X01  
  18      =3  
  19      =3  typedef enum
  20      =3  {
  21      =3    USCI2_Mode_SPI = (uint8_t)0x01, 
  22      =3    USCI2_Mode_TWI = (uint8_t)0x02, 
  23      =3    USCI2_Mode_UART = (uint8_t)0x03 
  24      =3  } USCI2_CommunicationMode_TypeDef;
  25      =3  
  26      =3  typedef enum
  27      =3  {
  28      =3    USCI2_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =3    USCI2_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =3  } USCI2_SPI_FirstBit_TypeDef;
  31      =3  
  32      =3  typedef enum
  33      =3  {
  34      =3    USCI2_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =3    USCI2_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =3    USCI2_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =3    USCI2_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =3    USCI2_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =3    USCI2_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =3    USCI2_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =3    USCI2_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =3  } USCI2_SPI_BaudRatePrescaler_TypeDef;
  43      =3  
  44      =3  typedef enum
  45      =3  {
  46      =3    USCI2_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =3    USCI2_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =3  } USCI2_SPI_Mode_TypeDef;
  49      =3  
  50      =3  typedef enum
  51      =3  {
  52      =3    USCI2_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =3    USCI2_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =3  } USCI2_SPI_ClockPolarity_TypeDef;
  55      =3  
  56      =3  typedef enum
  57      =3  {
  58      =3    USCI2_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =3    USCI2_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =3  } USCI2_SPI_ClockPhase_TypeDef;
  61      =3  
  62      =3  typedef enum
  63      =3  {
  64      =3    USCI2_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =3    USCI2_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =3  } USCI2_SPI_TXE_INT_TypeDef;
  67      =3  
  68      =3  typedef enum
  69      =3  {
  70      =3    USCI2_SPI_DATA8 = (uint8_t)0x00, 
  71      =3    USCI2_SPI_DATA16 = (uint8_t)0x01 
  72      =3  } USCI2_TransmissionMode_TypeDef;
  73      =3  
  74      =3  typedef enum
  75      =3  {
  76      =3    USCI2_TWI_1024 = (uint8_t)0x00, 
  77      =3    USCI2_TWI_512 = (uint8_t)0x01,  
  78      =3    USCI2_TWI_256 = (uint8_t)0x02,  
  79      =3    USCI2_TWI_128 = (uint8_t)0x03,  
  80      =3    USCI2_TWI_64 = (uint8_t)0x04,   
  81      =3    USCI2_TWI_32 = (uint8_t)0x05,   
  82      =3    USCI2_TWI_16 = (uint8_t)0x06,   
  83      =3  } USCI2_TWI_MasterCommunicationRate_TypeDef;
  84      =3  
  85      =3  typedef enum
  86      =3  {
  87      =3    USCI2_TWI_SlaveIdle = 0x00,
  88      =3    USCI2_TWI_SlaveReceivedaAddress = 0x01,
  89      =3    USCI2_TWI_SlaveReceivedaData = 0x02,
  90      =3    USCI2_TWI_SlaveSendData = 0x03,
  91      =3    USCI2_TWI_SlaveReceivedaUACK = 0x04,
  92      =3    USCI2_TWI_SlaveDisableACK = 0x05,
  93      =3    USCI2_TWI_SlaveAddressError = 0x06,
  94      =3    USCI2_TWI_MasterIdle = 0x00,
  95      =3    USCI2_TWI_MasterSendAddress = 0x01,
  96      =3    USCI2_TWI_MasterSendData = 0x02,
  97      =3    USCI2_TWI_MasterReceivedaData = 0x03,
  98      =3    USCI2_TWI_MasterReceivedaUACK = 0x04,
  99      =3  } USCI2_TWIState_TypeDef;
 100      =3  
 101      =3  typedef enum
 102      =3  {
 103      =3    USCI2_UART_Mode_8B = 0X00,  
 104      =3    USCI2_UART_Mode_10B = 0X40, 
 105      =3    USCI2_UART_Mode_11B = 0X80  
 106      =3  } USCI2_UART_Mode_TypeDef;
 107      =3  
 108      =3  typedef enum
 109      =3  {
 110      =3    USCI2_UART_RX_ENABLE = 0X10, 
 111      =3    USCI2_UART_RX_DISABLE = 0X00 
 112      =3  } USCI2_UART_RX_TypeDef;
 113      =3  
 114      =3  typedef enum
 115      =3  {
 116      =3    USCI2_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =3    USCI2_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =3    USCI2_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =3    USCI2_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =3    USCI2_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =3    USCI2_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =3    USCI2_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =3    USCI2_UART_FLAG_RI = (uint8_t)0x01, 
 124      =3    USCI2_UART_FLAG_TI = (uint8_t)0x02, 
 125      =3  } USCI2_Flag_TypeDef;
 126      =3  
 127      =3  typedef enum
 128      =3  {
 129      =3    USCI2_TWI_Write = 0x00, 
 130      =3    USCI2_TWI_Read = 0x01,  
 131      =3  } USCI2_TWI_RWType;
 132      =3  
 133      =3  typedef enum
 134      =3  {
 135      =3    USCI2_STATE_READY = 0x00,   
 136      =3    USCI2_STATE_BUSY = 0x01,    
 137      =3    USCI2_STATE_ERROR = 0x02,   
 138      =3    USCI2_STATE_TIMEOUT = 0x03,  
 139      =3          USCI2_STATE_WAIT = 0x04,   
 140      =3  } USCI2_StatusTypeDef;
 141      =3  
 142      =3  typedef struct __USCI2_HandleInfoDef
 143      =3  {
 144      =3    union
 145      =3    {
 146      =3      uint8_t* Size_u8;              
 147      =3      uint16_t* Size_u16;           
 148      =3    } pTxBuffPtr;
 149      =3    uint8_t TxXferSize;              
 150      =3    uint8_t TxXferCount;            
 151      =3    union
 152      =3    {
 153      =3      uint8_t* Size_u8;              
 154      =3      uint16_t* Size_u16;           
 155      =3    } pRxBuffPtr;
 156      =3    uint8_t RxXferSize;              
 157      =3    uint8_t RxXferCount;              
 158      =3    USCI2_StatusTypeDef TxState;      
 159      =3    USCI2_StatusTypeDef RxState;      
 160      =3  } USCI2_HandleInfoDef;
 161      =3  
 162      =3  void USCI2_DeInit(void);
 163      =3  
 164      =3  void USCI2_SPI_Init(USCI2_SPI_FirstBit_TypeDef FirstBit,
 165      =3                      USCI2_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI2_SPI_Mode_TypeDef Mode,
 166      =3                      USCI2_SPI_ClockPolarity_TypeDef ClockPolarity, USCI2_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =3                      USCI2_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI2_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =3  void USCI2_TransmissionMode(USCI2_TransmissionMode_TypeDef TransmissionMode);
 169      =3  void USCI2_SPI_Cmd(FunctionalState NewState);
 170      =3  void USCI2_SPI_SendData_8(uint8_t Data);
 171      =3  uint8_t USCI2_SPI_ReceiveData_8(void);
 172      =3  void USCI2_SPI_SendData_16(uint16_t Data);
 173      =3  uint16_t USCI2_SPI_ReceiveData_16(void);
 174      =3  
 175      =3  StatusTypeDef USCI2_SPI_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =3  StatusTypeDef USCI2_SPI_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =3  StatusTypeDef USCI2_SPI_TransmitReceive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =3  
 179      =3  StatusTypeDef USCI2_SPI_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 180      =3  StatusTypeDef USCI2_SPI_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 181      =3  StatusTypeDef USCI2_SPI_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 182      =3  StatusTypeDef USCI2_SPI_TransmitReceive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =3  
 184      =3  
 185      =3  void USCI2_TWI_Slave_Init(uint8_t TWI_Address);
 186      =3  void USCI2_TWI_MasterCommunicationRate(USCI2_TWI_MasterCommunicationRate_TypeDef
 187      =3                                         TWI_MasterCommunicationRate);
 188      =3  void USCI2_TWI_Start(void);
 189      =3  void USCI2_TWI_MasterModeStop(void);
 190      =3  void USCI2_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =3  void USCI2_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =3  void USCI2_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =3  FlagStatus USCI2_GetTWIStatus(USCI2_TWIState_TypeDef USCI2_TWIState);
 194      =3  void USCI2_TWI_Cmd(FunctionalState NewState);
 195      =3  void USCI2_TWI_SendAddr(uint8_t Addr, USCI2_TWI_RWType RW);
 196      =3  void USCI2_TWI_SendData(uint8_t Data);
 197      =3  uint8_t USCI2_TWI_ReceiveData(void);
 198      =3  
 199      =3  StatusTypeDef USCI2_TWI_Master_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =3  StatusTypeDef USCI2_TWI_Slave_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =3  
 202      =3  StatusTypeDef USCI2_TWI_Master_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =3  StatusTypeDef USCI2_TWI_Master_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 204      =3  
 205      =3  StatusTypeDef USCI2_TWI_Slave_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =3  StatusTypeDef USCI2_TWI_Slave_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 207      =3  
 208      =3  StatusTypeDef USCI2_TWI_Master_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =3  StatusTypeDef USCI2_TWI_Slave_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =3  
 211      =3  StatusTypeDef USCI2_TWI_Master_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =3  StatusTypeDef USCI2_TWI_Master_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 213      =3  
 214      =3  StatusTypeDef USCI2_TWI_Slave_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 215      =3  StatusTypeDef USCI2_TWI_Slave_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 216      =3  
 217      =3  
 218      =3  void USCI2_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI2_UART_Mode_TypeDef Mode,
 219      =3                       USCI2_UART_RX_TypeDef RxMode);
 220      =3  void USCI2_UART_SendData8(uint8_t Data);
 221      =3  uint8_t USCI2_UART_ReceiveData8(void);
 222      =3  void USCI2_UART_SendData9(uint16_t Data);
 223      =3  uint16_t USCI2_UART_ReceiveData9(void);
 224      =3  
 225      =3  StatusTypeDef USCI2_UART_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =3  StatusTypeDef USCI2_UART_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 227      =3  StatusTypeDef USCI2_UART_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 228      =3  StatusTypeDef USCI2_UART_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =3  StatusTypeDef USCI2_UART_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 230      =3  StatusTypeDef USCI2_UART_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 231      =3  
 232      =3  
 233      =3  void USCI2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =3  FlagStatus USCI2_GetFlagStatus(USCI2_Flag_TypeDef USCI2_FLAG);
 235      =3  void USCI2_ClearFlag(USCI2_Flag_TypeDef USCI2_FLAG);
 236      =3  
 237      =3  #endif
 238      =3  
 239      =3  
  29      =2  #include "sc95f_usci3.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_USCI3_H_
  12      =3  #define _sc95f_USCI3_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  #define USCI3_UART_BaudRate_FsysDIV12 0X00 
  17      =3  #define USCI3_UART_BaudRate_FsysDIV4 0X01  
  18      =3  
  19      =3  typedef enum
  20      =3  {
  21      =3    USCI3_Mode_SPI = (uint8_t)0x01, 
  22      =3    USCI3_Mode_TWI = (uint8_t)0x02, 
  23      =3    USCI3_Mode_UART = (uint8_t)0x03 
  24      =3  } USCI3_CommunicationMode_TypeDef;
  25      =3  
  26      =3  typedef enum
  27      =3  {
  28      =3    USCI3_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =3    USCI3_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =3  } USCI3_SPI_FirstBit_TypeDef;
  31      =3  
  32      =3  typedef enum
  33      =3  {
  34      =3    USCI3_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =3    USCI3_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =3    USCI3_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =3    USCI3_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =3    USCI3_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =3    USCI3_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =3    USCI3_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =3    USCI3_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =3  } USCI3_SPI_BaudRatePrescaler_TypeDef;
  43      =3  
  44      =3  typedef enum
  45      =3  {
  46      =3    USCI3_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =3    USCI3_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =3  } USCI3_SPI_Mode_TypeDef;
  49      =3  
  50      =3  typedef enum
  51      =3  {
  52      =3    USCI3_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =3    USCI3_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =3  } USCI3_SPI_ClockPolarity_TypeDef;
  55      =3  
  56      =3  typedef enum
  57      =3  {
  58      =3    USCI3_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =3    USCI3_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =3  } USCI3_SPI_ClockPhase_TypeDef;
  61      =3  
  62      =3  typedef enum
  63      =3  {
  64      =3    USCI3_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =3    USCI3_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =3  } USCI3_SPI_TXE_INT_TypeDef;
  67      =3  
  68      =3  typedef enum
  69      =3  {
  70      =3    USCI3_SPI_DATA8 = (uint8_t)0x00, 
  71      =3    USCI3_SPI_DATA16 = (uint8_t)0x01 
  72      =3  } USCI3_TransmissionMode_TypeDef;
  73      =3  
  74      =3  typedef enum
  75      =3  {
  76      =3    USCI3_TWI_1024 = (uint8_t)0x00, 
  77      =3    USCI3_TWI_512 = (uint8_t)0x01,  
  78      =3    USCI3_TWI_256 = (uint8_t)0x02,  
  79      =3    USCI3_TWI_128 = (uint8_t)0x03,  
  80      =3    USCI3_TWI_64 = (uint8_t)0x04,   
  81      =3    USCI3_TWI_32 = (uint8_t)0x05,   
  82      =3    USCI3_TWI_16 = (uint8_t)0x06,   
  83      =3  } USCI3_TWI_MasterCommunicationRate_TypeDef;
  84      =3  
  85      =3  typedef enum
  86      =3  {
  87      =3    USCI3_TWI_SlaveIdle = 0x00,
  88      =3    USCI3_TWI_SlaveReceivedaAddress = 0x01,
  89      =3    USCI3_TWI_SlaveReceivedaData = 0x02,
  90      =3    USCI3_TWI_SlaveSendData = 0x03,
  91      =3    USCI3_TWI_SlaveReceivedaUACK = 0x04,
  92      =3    USCI3_TWI_SlaveDisableACK = 0x05,
  93      =3    USCI3_TWI_SlaveAddressError = 0x06,
  94      =3    USCI3_TWI_MasterIdle = 0x00,
  95      =3    USCI3_TWI_MasterSendAddress = 0x01,
  96      =3    USCI3_TWI_MasterSendData = 0x02,
  97      =3    USCI3_TWI_MasterReceivedaData = 0x03,
  98      =3    USCI3_TWI_MasterReceivedaUACK = 0x04,
  99      =3  } USCI3_TWIState_TypeDef;
 100      =3  
 101      =3  typedef enum
 102      =3  {
 103      =3    USCI3_UART_Mode_8B = 0X00,  
 104      =3    USCI3_UART_Mode_10B = 0X40, 
 105      =3    USCI3_UART_Mode_11B = 0X80  
 106      =3  } USCI3_UART_Mode_TypeDef;
 107      =3  
 108      =3  typedef enum
 109      =3  {
 110      =3    USCI3_UART_RX_ENABLE = 0X10, 
 111      =3    USCI3_UART_RX_DISABLE = 0X00 
 112      =3  } USCI3_UART_RX_TypeDef;
 113      =3  
 114      =3  typedef enum
 115      =3  {
 116      =3    USCI3_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =3    USCI3_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =3    USCI3_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =3    USCI3_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =3    USCI3_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =3    USCI3_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =3    USCI3_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =3    USCI3_UART_FLAG_RI = (uint8_t)0x01, 
 124      =3    USCI3_UART_FLAG_TI = (uint8_t)0x02, 
 125      =3  } USCI3_Flag_TypeDef;
 126      =3  
 127      =3  
 128      =3  typedef enum
 129      =3  {
 130      =3    USCI3_STATE_READY = 0x00,   
 131      =3    USCI3_STATE_BUSY = 0x01,    
 132      =3    USCI3_STATE_ERROR = 0x02,   
 133      =3    USCI3_STATE_TIMEOUT = 0x03,  
 134      =3    USCI3_STATE_WAIT = 0x04,   
 135      =3  } USCI3_StatusTypeDef;
 136      =3  
 137      =3  typedef struct __USCI3_HandleInfoDef
 138      =3  {
 139      =3    union
 140      =3    {
 141      =3      uint8_t* Size_u8;              
 142      =3      uint16_t* Size_u16;           
 143      =3    } pTxBuffPtr;
 144      =3    uint8_t TxXferSize;              
 145      =3    uint8_t TxXferCount;            
 146      =3    union
 147      =3    {
 148      =3      uint8_t* Size_u8;              
 149      =3      uint16_t* Size_u16;           
 150      =3    } pRxBuffPtr;
 151      =3    uint8_t RxXferSize;              
 152      =3    uint8_t RxXferCount;              
 153      =3    USCI3_StatusTypeDef TxState;      
 154      =3    USCI3_StatusTypeDef RxState;      
 155      =3  } USCI3_HandleInfoDef;
 156      =3  typedef enum
 157      =3  {
 158      =3    USCI3_TWI_Write = 0x00, 
 159      =3    USCI3_TWI_Read = 0x01,  
 160      =3  } USCI3_TWI_RWType;
 161      =3  
 162      =3  void USCI3_DeInit(void);
 163      =3  
 164      =3  void USCI3_SPI_Init(USCI3_SPI_FirstBit_TypeDef FirstBit,
 165      =3                      USCI3_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI3_SPI_Mode_TypeDef Mode,
 166      =3                      USCI3_SPI_ClockPolarity_TypeDef ClockPolarity, USCI3_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =3                      USCI3_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI3_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =3  void USCI3_TransmissionMode(USCI3_TransmissionMode_TypeDef TransmissionMode);
 169      =3  void USCI3_SPI_Cmd(FunctionalState NewState);
 170      =3  void USCI3_SPI_SendData_8(uint8_t Data);
 171      =3  uint8_t USCI3_SPI_ReceiveData_8(void);
 172      =3  void USCI3_SPI_SendData_16(uint16_t Data);
 173      =3  uint16_t USCI3_SPI_ReceiveData_16(void);
 174      =3  StatusTypeDef USCI3_SPI_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =3  StatusTypeDef USCI3_SPI_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =3  StatusTypeDef USCI3_SPI_TransmitReceive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =3  
 178      =3  StatusTypeDef USCI3_SPI_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 179      =3  StatusTypeDef USCI3_SPI_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 180      =3  StatusTypeDef USCI3_SPI_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 181      =3  StatusTypeDef USCI3_SPI_TransmitReceive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =3  
 183      =3  
 184      =3  void USCI3_TWI_Slave_Init(uint8_t TWI_Address);
 185      =3  void USCI3_TWI_MasterCommunicationRate(USCI3_TWI_MasterCommunicationRate_TypeDef
 186      =3                                         TWI_MasterCommunicationRate);
 187      =3  void USCI3_TWI_Start(void);
 188      =3  void USCI3_TWI_MasterModeStop(void);
 189      =3  void USCI3_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =3  void USCI3_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =3  void USCI3_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =3  FlagStatus USCI3_GetTWIStatus(USCI3_TWIState_TypeDef USCI3_TWIState);
 193      =3  void USCI3_TWI_Cmd(FunctionalState NewState);
 194      =3  void USCI3_TWI_SendData(uint8_t Data);
 195      =3  uint8_t USCI3_TWI_ReceiveData(void);
 196      =3  
 197      =3  StatusTypeDef USCI3_TWI_Master_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 198      =3  StatusTypeDef USCI3_TWI_Slave_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 199      =3  
 200      =3  StatusTypeDef USCI3_TWI_Master_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 201      =3  StatusTypeDef USCI3_TWI_Master_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 202      =3  
 203      =3  StatusTypeDef USCI3_TWI_Slave_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 204      =3  StatusTypeDef USCI3_TWI_Slave_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 205      =3  
 206      =3  StatusTypeDef USCI3_TWI_Master_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 207      =3  StatusTypeDef USCI3_TWI_Slave_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 208      =3  
 209      =3  StatusTypeDef USCI3_TWI_Master_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 210      =3  StatusTypeDef USCI3_TWI_Master_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 211      =3  
 212      =3  StatusTypeDef USCI3_TWI_Slave_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 213      =3  StatusTypeDef USCI3_TWI_Slave_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 214      =3  
 215      =3  
 216      =3  void USCI3_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI3_UART_Mode_TypeDef Mode,
 217      =3                       USCI3_UART_RX_TypeDef RxMode);
 218      =3  void USCI3_UART_SendData8(uint8_t Data);
 219      =3  uint8_t USCI3_UART_ReceiveData8(void);
 220      =3  void USCI3_UART_SendData9(uint16_t Data);
 221      =3  uint16_t USCI3_UART_ReceiveData9(void);
 222      =3  uint16_t USCI3_UART_ReceiveData9(void);
 223      =3  
 224      =3  StatusTypeDef USCI3_UART_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 225      =3  StatusTypeDef USCI3_UART_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 226      =3  StatusTypeDef USCI3_UART_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 227      =3  StatusTypeDef USCI3_UART_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 228      =3  StatusTypeDef USCI3_UART_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 229      =3  StatusTypeDef USCI3_UART_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 230      =3  
 231      =3  void USCI3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 232      =3  FlagStatus USCI3_GetFlagStatus(USCI3_Flag_TypeDef USCI3_FLAG);
 233      =3  void USCI3_ClearFlag(USCI3_Flag_TypeDef USCI3_FLAG);
 234      =3  void USCI3_TWI_SendAddr(uint8_t Addr, USCI3_TWI_RWType RW);
 235      =3  
 236      =3  #endif
 237      =3  
 238      =3  
  30      =2  #include "sc95f_usci4.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_USCI4_H_
  12      =3  #define _sc95f_USCI4_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  #define USCI4_UART_BaudRate_FsysDIV12 0X00 
  17      =3  #define USCI4_UART_BaudRate_FsysDIV4 0X01  
  18      =3  
  19      =3  typedef enum
  20      =3  {
  21      =3    USCI4_Mode_SPI = (uint8_t)0x01, 
  22      =3    USCI4_Mode_TWI = (uint8_t)0x02, 
  23      =3    USCI4_Mode_UART = (uint8_t)0x03 
  24      =3  } USCI4_CommunicationMode_TypeDef;
  25      =3  
  26      =3  typedef enum
  27      =3  {
  28      =3    USCI4_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =3    USCI4_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =3  } USCI4_SPI_FirstBit_TypeDef;
  31      =3  
  32      =3  typedef enum
  33      =3  {
  34      =3    USCI4_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =3    USCI4_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =3    USCI4_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =3    USCI4_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =3    USCI4_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =3    USCI4_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =3    USCI4_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =3    USCI4_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =3  } USCI4_SPI_BaudRatePrescaler_TypeDef;
  43      =3  
  44      =3  typedef enum
  45      =3  {
  46      =3    USCI4_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =3    USCI4_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =3  } USCI4_SPI_Mode_TypeDef;
  49      =3  
  50      =3  typedef enum
  51      =3  {
  52      =3    USCI4_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =3    USCI4_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =3  } USCI4_SPI_ClockPolarity_TypeDef;
  55      =3  
  56      =3  typedef enum
  57      =3  {
  58      =3    USCI4_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =3    USCI4_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =3  } USCI4_SPI_ClockPhase_TypeDef;
  61      =3  
  62      =3  typedef enum
  63      =3  {
  64      =3    USCI4_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =3    USCI4_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =3  } USCI4_SPI_TXE_INT_TypeDef;
  67      =3  
  68      =3  typedef enum
  69      =3  {
  70      =3    USCI4_SPI_DATA8 = (uint8_t)0x00, 
  71      =3    USCI4_SPI_DATA16 = (uint8_t)0x01 
  72      =3  } USCI4_TransmissionMode_TypeDef;
  73      =3  
  74      =3  typedef enum
  75      =3  {
  76      =3    USCI4_TWI_1024 = (uint8_t)0x00, 
  77      =3    USCI4_TWI_512 = (uint8_t)0x01,  
  78      =3    USCI4_TWI_256 = (uint8_t)0x02,  
  79      =3    USCI4_TWI_128 = (uint8_t)0x03,  
  80      =3    USCI4_TWI_64 = (uint8_t)0x04,   
  81      =3    USCI4_TWI_32 = (uint8_t)0x05,   
  82      =3    USCI4_TWI_16 = (uint8_t)0x06,   
  83      =3  } USCI4_TWI_MasterCommunicationRate_TypeDef;
  84      =3  
  85      =3  typedef enum
  86      =3  {
  87      =3    USCI4_TWI_SlaveIdle = 0x00,
  88      =3    USCI4_TWI_SlaveReceivedaAddress = 0x01,
  89      =3    USCI4_TWI_SlaveReceivedaData = 0x02,
  90      =3    USCI4_TWI_SlaveSendData = 0x03,
  91      =3    USCI4_TWI_SlaveReceivedaUACK = 0x04,
  92      =3    USCI4_TWI_SlaveDisableACK = 0x05,
  93      =3    USCI4_TWI_SlaveAddressError = 0x06,
  94      =3    USCI4_TWI_MasterIdle = 0x00,
  95      =3    USCI4_TWI_MasterSendAddress = 0x01,
  96      =3    USCI4_TWI_MasterSendData = 0x02,
  97      =3    USCI4_TWI_MasterReceivedaData = 0x03,
  98      =3    USCI4_TWI_MasterReceivedaUACK = 0x04,
  99      =3  } USCI4_TWIState_TypeDef;
 100      =3  
 101      =3  typedef enum
 102      =3  {
 103      =3    USCI4_UART_Mode_8B = 0X00,  
 104      =3    USCI4_UART_Mode_10B = 0X40, 
 105      =3    USCI4_UART_Mode_11B = 0X80  
 106      =3  } USCI4_UART_Mode_TypeDef;
 107      =3  
 108      =3  typedef enum
 109      =3  {
 110      =3    USCI4_UART_RX_ENABLE = 0X10, 
 111      =3    USCI4_UART_RX_DISABLE = 0X00 
 112      =3  } USCI4_UART_RX_TypeDef;
 113      =3  
 114      =3  typedef enum
 115      =3  {
 116      =3    USCI4_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =3    USCI4_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =3    USCI4_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =3    USCI4_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =3    USCI4_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =3    USCI4_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =3    USCI4_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =3    USCI4_UART_FLAG_RI = (uint8_t)0x01, 
 124      =3    USCI4_UART_FLAG_TI = (uint8_t)0x02, 
 125      =3  } USCI4_Flag_TypeDef;
 126      =3  
 127      =3  typedef enum
 128      =3  {
 129      =3    USCI4_STATE_READY = 0x00,   
 130      =3    USCI4_STATE_BUSY = 0x01,    
 131      =3    USCI4_STATE_ERROR = 0x02,   
 132      =3    USCI4_STATE_TIMEOUT = 0x03,  
 133      =3    USCI4_STATE_WAIT = 0x04,   
 134      =3  } USCI4_StatusTypeDef;
 135      =3  
 136      =3  typedef struct __USCI4_HandleInfoDef
 137      =3  {
 138      =3    union
 139      =3    {
 140      =3      uint8_t* Size_u8;              
 141      =3      uint16_t* Size_u16;           
 142      =3    } pTxBuffPtr;
 143      =3    uint8_t TxXferSize;              
 144      =3    uint8_t TxXferCount;            
 145      =3    union
 146      =3    {
 147      =3      uint8_t* Size_u8;              
 148      =3      uint16_t* Size_u16;           
 149      =3    } pRxBuffPtr;
 150      =3    uint8_t RxXferSize;              
 151      =3    uint8_t RxXferCount;              
 152      =3    USCI4_StatusTypeDef TxState;      
 153      =3    USCI4_StatusTypeDef RxState;      
 154      =3  } USCI4_HandleInfoDef;
 155      =3  
 156      =3  typedef enum
 157      =3  {
 158      =3    USCI4_TWI_Write = 0x00, 
 159      =3    USCI4_TWI_Read = 0x01,  
 160      =3  } USCI4_TWI_RWType;
 161      =3  
 162      =3  void USCI4_DeInit(void);
 163      =3  
 164      =3  void USCI4_SPI_Init(USCI4_SPI_FirstBit_TypeDef FirstBit,
 165      =3                      USCI4_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI4_SPI_Mode_TypeDef Mode,
 166      =3                      USCI4_SPI_ClockPolarity_TypeDef ClockPolarity, USCI4_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =3                      USCI4_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI4_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =3  void USCI4_TransmissionMode(USCI4_TransmissionMode_TypeDef TransmissionMode);
 169      =3  void USCI4_SPI_Cmd(FunctionalState NewState);
 170      =3  void USCI4_SPI_SendData_8(uint8_t Data);
 171      =3  uint8_t USCI4_SPI_ReceiveData_8(void);
 172      =3  void USCI4_SPI_SendData_16(uint16_t Data);
 173      =3  uint16_t USCI4_SPI_ReceiveData_16(void);
 174      =3  
 175      =3  StatusTypeDef USCI4_SPI_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =3  StatusTypeDef USCI4_SPI_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =3  StatusTypeDef USCI4_SPI_TransmitReceive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =3  
 179      =3  StatusTypeDef USCI4_SPI_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 180      =3  StatusTypeDef USCI4_SPI_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 181      =3  StatusTypeDef USCI4_SPI_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 182      =3  StatusTypeDef USCI4_SPI_TransmitReceive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =3  
 184      =3  
 185      =3  void USCI4_TWI_Slave_Init(uint8_t TWI_Address);
 186      =3  void USCI4_TWI_MasterCommunicationRate(USCI4_TWI_MasterCommunicationRate_TypeDef
 187      =3                                         TWI_MasterCommunicationRate);
 188      =3  void USCI4_TWI_Start(void);
 189      =3  void USCI4_TWI_MasterModeStop(void);
 190      =3  void USCI4_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =3  void USCI4_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =3  void USCI4_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =3  FlagStatus USCI4_GetTWIStatus(USCI4_TWIState_TypeDef USCI4_TWIState);
 194      =3  void USCI4_TWI_Cmd(FunctionalState NewState);
 195      =3  void USCI4_TWI_SendAddr(uint8_t Addr, USCI4_TWI_RWType RW);
 196      =3  void USCI4_TWI_SendData(uint8_t Data);
 197      =3  uint8_t USCI4_TWI_ReceiveData(void);
 198      =3  
 199      =3  StatusTypeDef USCI4_TWI_Master_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =3  StatusTypeDef USCI4_TWI_Slave_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =3  
 202      =3  StatusTypeDef USCI4_TWI_Master_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =3  StatusTypeDef USCI4_TWI_Master_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 204      =3  
 205      =3  StatusTypeDef USCI4_TWI_Slave_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =3  StatusTypeDef USCI4_TWI_Slave_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 207      =3  
 208      =3  StatusTypeDef USCI4_TWI_Master_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =3  StatusTypeDef USCI4_TWI_Slave_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =3  
 211      =3  StatusTypeDef USCI4_TWI_Master_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =3  StatusTypeDef USCI4_TWI_Master_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 213      =3  
 214      =3  StatusTypeDef USCI4_TWI_Slave_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 215      =3  StatusTypeDef USCI4_TWI_Slave_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 216      =3  
 217      =3  
 218      =3  void USCI4_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI4_UART_Mode_TypeDef Mode,
 219      =3                       USCI4_UART_RX_TypeDef RxMode);
 220      =3  void USCI4_UART_SendData8(uint8_t Data);
 221      =3  uint8_t USCI4_UART_ReceiveData8(void);
 222      =3  void USCI4_UART_SendData9(uint16_t Data);
 223      =3  uint16_t USCI4_UART_ReceiveData9(void);
 224      =3  uint16_t USCI4_UART_ReceiveData9(void);
 225      =3  
 226      =3  StatusTypeDef USCI4_UART_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 227      =3  StatusTypeDef USCI4_UART_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 228      =3  StatusTypeDef USCI4_UART_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 229      =3  StatusTypeDef USCI4_UART_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 230      =3  StatusTypeDef USCI4_UART_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 231      =3  StatusTypeDef USCI4_UART_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 232      =3  
 233      =3  
 234      =3  void USCI4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 235      =3  FlagStatus USCI4_GetFlagStatus(USCI4_Flag_TypeDef USCI4_FLAG);
 236      =3  void USCI4_ClearFlag(USCI4_Flag_TypeDef USCI4_FLAG);
 237      =3  
 238      =3  #endif
 239      =3  
 240      =3  
  31      =2  #include "sc95f_usci5.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_USCI5_H_
  12      =3  #define _sc95f_USCI5_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  #define USCI5_UART_BaudRate_FsysDIV12 0X00 
  17      =3  #define USCI5_UART_BaudRate_FsysDIV4 0X01  
  18      =3  
  19      =3  typedef enum
  20      =3  {
  21      =3    USCI5_Mode_SPI = (uint8_t)0x01, 
  22      =3    USCI5_Mode_TWI = (uint8_t)0x02, 
  23      =3    USCI5_Mode_UART = (uint8_t)0x03 
  24      =3  } USCI5_CommunicationMode_TypeDef;
  25      =3  
  26      =3  typedef enum
  27      =3  {
  28      =3    USCI5_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =3    USCI5_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =3  } USCI5_SPI_FirstBit_TypeDef;
  31      =3  
  32      =3  typedef enum
  33      =3  {
  34      =3    USCI5_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =3    USCI5_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =3    USCI5_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =3    USCI5_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =3    USCI5_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =3    USCI5_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =3    USCI5_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =3    USCI5_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =3  } USCI5_SPI_BaudRatePrescaler_TypeDef;
  43      =3  
  44      =3  typedef enum
  45      =3  {
  46      =3    USCI5_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =3    USCI5_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =3  } USCI5_SPI_Mode_TypeDef;
  49      =3  
  50      =3  typedef enum
  51      =3  {
  52      =3    USCI5_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =3    USCI5_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =3  } USCI5_SPI_ClockPolarity_TypeDef;
  55      =3  
  56      =3  typedef enum
  57      =3  {
  58      =3    USCI5_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =3    USCI5_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =3  } USCI5_SPI_ClockPhase_TypeDef;
  61      =3  
  62      =3  typedef enum
  63      =3  {
  64      =3    USCI5_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =3    USCI5_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =3  } USCI5_SPI_TXE_INT_TypeDef;
  67      =3  
  68      =3  typedef enum
  69      =3  {
  70      =3    USCI5_SPI_DATA8 = (uint8_t)0x00, 
  71      =3    USCI5_SPI_DATA16 = (uint8_t)0x01 
  72      =3  } USCI5_TransmissionMode_TypeDef;
  73      =3  
  74      =3  typedef enum
  75      =3  {
  76      =3    USCI5_TWI_1024 = (uint8_t)0x00, 
  77      =3    USCI5_TWI_512 = (uint8_t)0x01,  
  78      =3    USCI5_TWI_256 = (uint8_t)0x02,  
  79      =3    USCI5_TWI_128 = (uint8_t)0x03,  
  80      =3    USCI5_TWI_64 = (uint8_t)0x04,   
  81      =3    USCI5_TWI_32 = (uint8_t)0x05,   
  82      =3    USCI5_TWI_16 = (uint8_t)0x06,   
  83      =3  } USCI5_TWI_MasterCommunicationRate_TypeDef;
  84      =3  
  85      =3  typedef enum
  86      =3  {
  87      =3    USCI5_TWI_SlaveIdle = 0x00,
  88      =3    USCI5_TWI_SlaveReceivedaAddress = 0x01,
  89      =3    USCI5_TWI_SlaveReceivedaData = 0x02,
  90      =3    USCI5_TWI_SlaveSendData = 0x03,
  91      =3    USCI5_TWI_SlaveReceivedaUACK = 0x04,
  92      =3    USCI5_TWI_SlaveDisableACK = 0x05,
  93      =3    USCI5_TWI_SlaveAddressError = 0x06,
  94      =3    USCI5_TWI_MasterIdle = 0x00,
  95      =3    USCI5_TWI_MasterSendAddress = 0x01,
  96      =3    USCI5_TWI_MasterSendData = 0x02,
  97      =3    USCI5_TWI_MasterReceivedaData = 0x03,
  98      =3    USCI5_TWI_MasterReceivedaUACK = 0x04,
  99      =3  } USCI5_TWIState_TypeDef;
 100      =3  
 101      =3  typedef enum
 102      =3  {
 103      =3    USCI5_UART_Mode_8B = 0X00,  
 104      =3    USCI5_UART_Mode_10B = 0X40, 
 105      =3    USCI5_UART_Mode_11B = 0X80  
 106      =3  } USCI5_UART_Mode_TypeDef;
 107      =3  
 108      =3  typedef enum
 109      =3  {
 110      =3    USCI5_UART_RX_ENABLE = 0X10, 
 111      =3    USCI5_UART_RX_DISABLE = 0X00 
 112      =3  } USCI5_UART_RX_TypeDef;
 113      =3  
 114      =3  typedef enum
 115      =3  {
 116      =3    USCI5_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =3    USCI5_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =3    USCI5_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =3    USCI5_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =3    USCI5_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =3    USCI5_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =3    USCI5_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =3    USCI5_UART_FLAG_RI = (uint8_t)0x01, 
 124      =3    USCI5_UART_FLAG_TI = (uint8_t)0x02, 
 125      =3  } USCI5_Flag_TypeDef;
 126      =3  
 127      =3  typedef enum
 128      =3  {
 129      =3    USCI5_TWI_Write = 0x00, 
 130      =3    USCI5_TWI_Read = 0x01,  
 131      =3  } USCI5_TWI_RWType;
 132      =3  
 133      =3  typedef enum
 134      =3  {
 135      =3    USCI5_STATE_READY = 0x00,   
 136      =3    USCI5_STATE_BUSY = 0x01,    
 137      =3    USCI5_STATE_ERROR = 0x02,   
 138      =3    USCI5_STATE_TIMEOUT = 0x03,  
 139      =3    USCI5_STATE_WAIT = 0x04,   
 140      =3  } USCI5_StatusTypeDef;
 141      =3  
 142      =3  typedef struct __USCI5_HandleInfoDef
 143      =3  {
 144      =3    union
 145      =3    {
 146      =3      uint8_t* Size_u8;              
 147      =3      uint16_t* Size_u16;           
 148      =3    } pTxBuffPtr;
 149      =3    uint8_t TxXferSize;              
 150      =3    uint8_t TxXferCount;            
 151      =3    union
 152      =3    {
 153      =3      uint8_t* Size_u8;              
 154      =3      uint16_t* Size_u16;           
 155      =3    } pRxBuffPtr;
 156      =3    uint8_t RxXferSize;              
 157      =3    uint8_t RxXferCount;              
 158      =3    USCI5_StatusTypeDef TxState;      
 159      =3    USCI5_StatusTypeDef RxState;      
 160      =3  } USCI5_HandleInfoDef;
 161      =3  
 162      =3  void USCI5_DeInit(void);
 163      =3  
 164      =3  void USCI5_SPI_Init(USCI5_SPI_FirstBit_TypeDef FirstBit,
 165      =3                      USCI5_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI5_SPI_Mode_TypeDef Mode,
 166      =3                      USCI5_SPI_ClockPolarity_TypeDef ClockPolarity, USCI5_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =3                      USCI5_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI5_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =3  void USCI5_TransmissionMode(USCI5_TransmissionMode_TypeDef TransmissionMode);
 169      =3  void USCI5_SPI_Cmd(FunctionalState NewState);
 170      =3  void USCI5_SPI_SendData_8(uint8_t Data);
 171      =3  uint8_t USCI5_SPI_ReceiveData_8(void);
 172      =3  void USCI5_SPI_SendData_16(uint16_t Data);
 173      =3  uint16_t USCI5_SPI_ReceiveData_16(void);
 174      =3  StatusTypeDef USCI5_SPI_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =3  StatusTypeDef USCI5_SPI_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =3  StatusTypeDef USCI5_SPI_TransmitReceive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =3  
 178      =3  StatusTypeDef USCI5_SPI_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 179      =3  StatusTypeDef USCI5_SPI_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 180      =3  StatusTypeDef USCI5_SPI_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 181      =3  StatusTypeDef USCI5_SPI_TransmitReceive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =3  
 183      =3  
 184      =3  void USCI5_TWI_Slave_Init(uint8_t TWI_Address);
 185      =3  void USCI5_TWI_MasterCommunicationRate(USCI5_TWI_MasterCommunicationRate_TypeDef
 186      =3                                         TWI_MasterCommunicationRate);
 187      =3  void USCI5_TWI_Start(void);
 188      =3  void USCI5_TWI_MasterModeStop(void);
 189      =3  void USCI5_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =3  void USCI5_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =3  void USCI5_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =3  FlagStatus USCI5_GetTWIStatus(USCI5_TWIState_TypeDef USCI5_TWIState);
 193      =3  void USCI5_TWI_Cmd(FunctionalState NewState);
 194      =3  void USCI5_TWI_SendAddr(uint8_t Addr, USCI5_TWI_RWType RW);
 195      =3  void USCI5_TWI_SendData(uint8_t Data);
 196      =3  uint8_t USCI5_TWI_ReceiveData(void);
 197      =3  
 198      =3  StatusTypeDef USCI5_TWI_Master_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 199      =3  StatusTypeDef USCI5_TWI_Slave_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 200      =3  
 201      =3  StatusTypeDef USCI5_TWI_Master_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 202      =3  StatusTypeDef USCI5_TWI_Master_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 203      =3  
 204      =3  StatusTypeDef USCI5_TWI_Slave_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 205      =3  StatusTypeDef USCI5_TWI_Slave_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 206      =3  
 207      =3  StatusTypeDef USCI5_TWI_Master_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 208      =3  StatusTypeDef USCI5_TWI_Slave_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 209      =3  
 210      =3  StatusTypeDef USCI5_TWI_Master_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 211      =3  StatusTypeDef USCI5_TWI_Master_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 212      =3  
 213      =3  StatusTypeDef USCI5_TWI_Slave_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 214      =3  StatusTypeDef USCI5_TWI_Slave_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 215      =3  
 216      =3  
 217      =3  void USCI5_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI5_UART_Mode_TypeDef Mode,
 218      =3                       USCI5_UART_RX_TypeDef RxMode);
 219      =3  void USCI5_UART_SendData8(uint8_t Data);
 220      =3  uint8_t USCI5_UART_ReceiveData8(void);
 221      =3  void USCI5_UART_SendData9(uint16_t Data);
 222      =3  uint16_t USCI5_UART_ReceiveData9(void);
 223      =3  uint16_t USCI5_UART_ReceiveData9(void);
 224      =3  
 225      =3  StatusTypeDef USCI5_UART_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =3  StatusTypeDef USCI5_UART_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 227      =3  StatusTypeDef USCI5_UART_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 228      =3  StatusTypeDef USCI5_UART_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =3  StatusTypeDef USCI5_UART_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 230      =3  StatusTypeDef USCI5_UART_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 231      =3  
 232      =3  
 233      =3  void USCI5_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =3  FlagStatus USCI5_GetFlagStatus(USCI5_Flag_TypeDef USCI5_FLAG);
 235      =3  void USCI5_ClearFlag(USCI5_Flag_TypeDef USCI5_FLAG);
 236      =3  
 237      =3  #endif
 238      =3  
 239      =3  
  32      =2  #include "sc95f_crc.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_CRC_H_
  12      =3  #define _sc95f_CRC_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  uint32_t CRC_All(void); 
  17      =3  uint32_t CRC_Frame(uint8_t *buff,
  18      =3                     uint8_t Length); 
  19      =3  
  20      =3  #endif
  21      =3  
  22      =3  
  33      =2  #include "sc95f_iap.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_IAP_H_
  12      =3  #define _sc95f_IAP_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  #include "intrins.h"
   1      =4  
   8      =4  
   9      =4  #ifndef __INTRINS_H__
  10      =4  #define __INTRINS_H__
  11      =4  
  12      =4  #pragma SAVE
  13      =4  
  14      =4  #if defined (__CX2__)
  18      =4  
  19      =4  extern void          _nop_     (void);
  20      =4  extern bit           _testbit_ (bit);
  21      =4  extern unsigned char _cror_    (unsigned char, unsigned char);
  22      =4  extern unsigned int  _iror_    (unsigned int,  unsigned char);
  23      =4  extern unsigned long _lror_    (unsigned long, unsigned char);
  24      =4  extern unsigned char _crol_    (unsigned char, unsigned char);
  25      =4  extern unsigned int  _irol_    (unsigned int,  unsigned char);
  26      =4  extern unsigned long _lrol_    (unsigned long, unsigned char);
  27      =4  extern unsigned char _chkfloat_(float);
  28      =4  #if defined (__CX2__)
  32      =4  #if !defined (__CX2__)
  33      =4  extern void          _push_    (unsigned char _sfr);
  34      =4  extern void          _pop_     (unsigned char _sfr);
  35      =4  #endif
  36      =4  
  37      =4  #pragma RESTORE
  38      =4  
  39      =4  #endif
  40      =4  
  16      =3  
  17      =3  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (
             -SC95F8x1xB) || defined (SC95F7x1xB)\
  18      =3          || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (
             -SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)\
  19      =3          || defined (SC95R503)
  20      =3  
  21      =3  typedef enum
  22      =3  {
  23      =3    IAP_MEMTYPE_ROM = (uint8_t)0x00, 
  24      =3    IAP_MEMTYPE_UID = (uint8_t)0x01, 
  25      =3    IAP_MEMTYPE_EEPROM = (uint8_t)0x02,   
  26      =3    IAP_MEMTYPE_LDROM = (uint8_t)0x03,    
  27      =3  } IAP_MemType_TypeDef;
  28      =3  #else
  36      =3  
  37      =3  
  38      =3  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  45      =3  typedef enum
  46      =3  {
  47      =3    IAP_BTLDType_APPROM = (uint8_t)0x00, 
  48      =3    IAP_BTLDType_LDROM = (uint8_t)0x01,  
  49      =3  } IAP_BTLDType_TypeDef;
  50      =3  #endif
  51      =3  
  52      =3  void IAP_DeInit(void);
  53      =3  ErrorStatus IAP_ProgramByte(uint32_t Address, uint8_t Data, IAP_MemType_TypeDef IAP_MemType,
  54      =3                              uint8_t WriteTimeLimit);
  55      =3  uint8_t IAP_ProgramByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef 
             -IAP_MemType,
  56      =3                               uint8_t WriteTimeLimit);
  57      =3  uint8_t IAP_ReadByte(uint32_t Address, IAP_MemType_TypeDef IAP_MemType);
  58      =3  uint8_t IAP_ReadByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef IAP
             -_MemType);
  59      =3  void IAP_SectorErase(IAP_MemType_TypeDef IAP_MemType, uint32_t IAP_SectorEraseAddress,
  60      =3                       uint8_t WriteTimeLimit);
  61      =3  void IAP_BootLoaderControl(IAP_BTLDType_TypeDef IAP_BTLDType);
  62      =3  
  63      =3  #endif
  64      =3  
  65      =3  
  34      =2  #include "sc95f_option.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_OPTION_H_
  35      =2  #include "sc95f_wdt.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_WDT_H_
  12      =3  #define _sc95f_WDT_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3    WDT_OverflowTime_500MS = (uint8_t)0x00,   
  19      =3    WDT_OverflowTime_250MS = (uint8_t)0x01,   
  20      =3    WDT_OverflowTime_125MS = (uint8_t)0x02,   
  21      =3    WDT_OverflowTime_62_5MS = (uint8_t)0x03,  
  22      =3    WDT_OverflowTime_31_5MS = (uint8_t)0x04,  
  23      =3    WDT_OverflowTime_15_75MS = (uint8_t)0x05, 
  24      =3    WDT_OverflowTime_7_88MS = (uint8_t)0x06,  
  25      =3    WDT_OverflowTime_3_94MS = (uint8_t)0x07   
  26      =3  } WDT_OverflowTime_TypeDef;
  27      =3  
  28      =3  
  29      =3  
  35      =3  #define WDT_SetReload() SET_BIT(WDTCON,0x10)
  36      =3  
  37      =3  
  38      =3  void WDT_DeInit(void);
  39      =3  void WDT_Init(WDT_OverflowTime_TypeDef OverflowTime);
  40      =3  void WDT_Cmd(FunctionalState NewState);
  41      =3  
  42      =3  #endif
  43      =3  
  44      =3  
  36      =2  #include "sc95f_pwr.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_PWR_H_
  12      =3  #define _sc95f_PWR_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  #include <intrins.h>
   1      =4  
   8      =4  
   9      =4  #ifndef __INTRINS_H__
  40      =4  
  16      =3  
  17      =3  void PWR_DeInit(void);
  18      =3  void PWR_EnterSTOPMode(void);
  19      =3  void PWR_EnterIDLEMode(void);
  20      =3  void PWR_SoftwareReset(void);
  21      =3  
  22      =3  #endif
  23      =3  
  24      =3  
  37      =2  #include "sc95f_ddic.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  #ifndef _sc95f_DDIC_H_
  11      =3  #define _sc95f_DDIC_H_
  12      =3  
  13      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  14      =3  
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3    DDIC_PIN_X0 = ((uint8_t)0x01), 
  19      =3    DDIC_PIN_X1 = ((uint8_t)0x02), 
  20      =3    DDIC_PIN_X2 = ((uint8_t)0x04), 
  21      =3    DDIC_PIN_X3 = ((uint8_t)0x08), 
  22      =3    DDIC_PIN_X4 = ((uint8_t)0x10), 
  23      =3    DDIC_PIN_X5 = ((uint8_t)0x20), 
  24      =3    DDIC_PIN_X6 = ((uint8_t)0x40), 
  25      =3    DDIC_PIN_X7 = ((uint8_t)0x80), 
  26      =3  } DDIC_Pin_TypeDef;
  27      =3  
  28      =3  
  29      =3  typedef enum
  30      =3  {
  31      =3    DDIC_DUTYCYCLE_D8 = (uint8_t)0x00, 
  32      =3    DDIC_DUTYCYCLE_D6 = (uint8_t)0x10, 
  33      =3    DDIC_DUTYCYCLE_D5 = (uint8_t)0x20, 
  34      =3    DDIC_DUTYCYCLE_D4 = (uint8_t)0x30  
  35      =3  } DDIC_DutyCycle_TypeDef;
  36      =3  
  37      =3  
  38      =3  typedef enum
  39      =3  {
  40      =3    DDIC_ResSel_100K = (uint8_t)0X00, 
  41      =3    DDIC_ResSel_200K = (uint8_t)0X04, 
  42      =3    DDIC_ResSel_400K = (uint8_t)0X08, 
  43      =3    DDIC_ResSel_800K = (uint8_t)0X0C  
  44      =3  } DDIC_ResSel_Typedef;
  45      =3  
  46      =3  
  47      =3  typedef enum
  48      =3  {
  49      =3    DDIC_BIAS_D3 = 0X01, 
  50      =3    DDIC_BIAS_D4 = 0X00  
  51      =3  } DDIC_BiasVoltage_Typedef;
  52      =3  
  53      =3  
  54      =3  typedef enum
  55      =3  {
  56      =3    SEG0_27COM4_7 = (uint8_t)0x00, 
  57      =3    SEG4_27COM0_3 = (uint8_t)0x01  
  58      =3  } DDIC_OutputPin_TypeDef;
  59      =3  
  60      =3  
  61      =3  typedef enum
  62      =3  {
  63      =3    DMOD_LCD = (uint8_t)0x00, 
  64      =3    DMOD_LED = (uint8_t)0x01  
  65      =3  } DDIC_DMOD_TypeDef;
  66      =3  
  67      =3  #if defined (SC95R751)
 112      =3  typedef enum
 113      =3  {
 114      =3    DDIC_SEG0 = (uint8_t)0,   
 115      =3    DDIC_SEG1 = (uint8_t)1,   
 116      =3    DDIC_SEG2 = (uint8_t)2,   
 117      =3    DDIC_SEG3 = (uint8_t)3,   
 118      =3    DDIC_SEG4 = (uint8_t)4,   
 119      =3    DDIC_SEG5 = (uint8_t)5,   
 120      =3    DDIC_SEG6 = (uint8_t)6,   
 121      =3    DDIC_SEG7 = (uint8_t)7,   
 122      =3    DDIC_SEG8 = (uint8_t)8,   
 123      =3    DDIC_SEG9 = (uint8_t)9,   
 124      =3    DDIC_SEG10 = (uint8_t)10, 
 125      =3    DDIC_SEG11 = (uint8_t)11, 
 126      =3    DDIC_SEG12 = (uint8_t)12, 
 127      =3    DDIC_SEG13 = (uint8_t)13, 
 128      =3    DDIC_SEG14 = (uint8_t)14, 
 129      =3    DDIC_SEG15 = (uint8_t)15, 
 130      =3    DDIC_SEG16 = (uint8_t)16, 
 131      =3    DDIC_SEG17 = (uint8_t)17, 
 132      =3    DDIC_SEG18 = (uint8_t)18, 
 133      =3    DDIC_SEG19 = (uint8_t)19, 
 134      =3    DDIC_SEG20 = (uint8_t)20, 
 135      =3    DDIC_SEG21 = (uint8_t)21, 
 136      =3    DDIC_SEG22 = (uint8_t)22, 
 137      =3    DDIC_SEG23 = (uint8_t)23, 
 138      =3    DDIC_SEG24 = (uint8_t)24, 
 139      =3    DDIC_SEG25 = (uint8_t)25, 
 140      =3    DDIC_SEG26 = (uint8_t)26, 
 141      =3    DDIC_SEG27 = (uint8_t)27, 
 142      =3  } DDIC_Control_SEG_TypeDef;
 143      =3  #endif
 144      =3  
 145      =3  
 146      =3  typedef enum
 147      =3  {
 148      =3    DDIC_COM0 = (uint8_t)0x01, 
 149      =3    DDIC_COM1 = (uint8_t)0x02, 
 150      =3    DDIC_COM2 = (uint8_t)0x04, 
 151      =3    DDIC_COM3 = (uint8_t)0x08, 
 152      =3    DDIC_COM4 = (uint8_t)0x10, 
 153      =3    DDIC_COM5 = (uint8_t)0x20, 
 154      =3    DDIC_COM6 = (uint8_t)0x40, 
 155      =3    DDIC_COM7 = (uint8_t)0x80  
 156      =3  } DDIC_Control_COM_TypeDef;
 157      =3  
 158      =3  
 159      =3  typedef enum
 160      =3  {
 161      =3    DDIC_Control_ON = (uint8_t)0x01, 
 162      =3    DDIC_Control_OFF = (uint8_t)0x00 
 163      =3  } DDIC_Control_Status;
 164      =3  
 165      =3  void DDIC_DeInit(void);
 166      =3  void DDIC_Init(DDIC_DutyCycle_TypeDef DDIC_DutyCylce, uint8_t P0OutputPin, uint8_t P1OutputPin,
 167      =3                 uint8_t P2OutputPin, uint8_t P3OutputPin);
 168      =3  void DDIC_LEDConfig(void);
 169      =3  void DDIC_LCDConfig(uint8_t LCDVoltage, DDIC_ResSel_Typedef DDIC_ResSel,
 170      =3                      DDIC_BiasVoltage_Typedef DDIC_BiasVoltage);
 171      =3  void DDIC_Cmd(FunctionalState NewState);
 172      =3  void DDIC_OutputPinOfDutycycleD4(DDIC_OutputPin_TypeDef DDIC_OutputPin);
 173      =3  void DDIC_DMOD_Selcet(DDIC_DMOD_TypeDef DDIC_DMOD);
 174      =3  void DDIC_Control(DDIC_Control_SEG_TypeDef DDIC_Seg, uint8_t DDIC_Com,
 175      =3                    DDIC_Control_Status DDIC_Contr);
 176      =3  
 177      =3  #endif
 178      =3  
 179      =3  
  38      =2  #include "sc95f_acmp.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_ACMP_H_
  12      =3  #define _sc95f_ACMP_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  
  17      =3  typedef enum
  18      =3  {
  19      =3    ACMP_VREF_EXTERNAL = (uint8_t)0X00, 
  20      =3    ACMP_VREF_1D16VDD = (uint8_t)0X01,  
  21      =3    ACMP_VREF_2D16VDD = (uint8_t)0X02,  
  22      =3    ACMP_VREF_3D16VDD = (uint8_t)0X03,  
  23      =3    ACMP_VREF_4D16VDD = (uint8_t)0X04,  
  24      =3    ACMP_VREF_5D16VDD = (uint8_t)0X05,  
  25      =3    ACMP_VREF_6D16VDD = (uint8_t)0X06,  
  26      =3    ACMP_VREF_7D16VDD = (uint8_t)0X07,  
  27      =3    ACMP_VREF_8D16VDD = (uint8_t)0X08,  
  28      =3    ACMP_VREF_9D16VDD = (uint8_t)0X09,  
  29      =3    ACMP_VREF_10D16VDD = (uint8_t)0X0A, 
  30      =3    ACMP_VREF_11D16VDD = (uint8_t)0X0B, 
  31      =3    ACMP_VREF_12D16VDD = (uint8_t)0X0C, 
  32      =3    ACMP_VREF_13D16VDD = (uint8_t)0X0D, 
  33      =3    ACMP_VREF_14D16VDD = (uint8_t)0X0E, 
  34      =3    ACMP_VREF_15D16VDD = (uint8_t)0X0F  
  35      =3  } ACMP_Vref_Typedef;
  36      =3  
  37      =3  
  38      =3  typedef enum
  39      =3  {
  40      =3          #if !defined(SC95R751)
  41      =3    ACMP_CHANNEL_0 = (uint8_t)0x00, 
  42      =3          #endif
  43      =3    ACMP_CHANNEL_1 = (uint8_t)0x01, 
  44      =3    ACMP_CHANNEL_2 = (uint8_t)0x02, 
  45      =3    ACMP_CHANNEL_3 = (uint8_t)0x03, 
  46      =3          #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)|| defined (SC9
             -5F8x1xB) || defined (SC95F7x1xB)\
  47      =3                   || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined
             - (SC95R605)
  48      =3          ACMP_CHANNEL_P = (uint8_t)0x10, 
  49      =3          #endif
  50      =3  } ACMP_Channel_TypeDef;
  51      =3  
  52      =3  
  53      =3  typedef enum
  54      =3  {
  55      =3    ACMP_TRIGGER_NO = (uint8_t)0x00,        
  56      =3    ACMP_TRIGGER_RISE_ONLY = (uint8_t)0x04, 
  57      =3    ACMP_TRIGGER_FALL_ONLY = (uint8_t)0x08, 
  58      =3    ACMP_TRIGGER_RISE_FALL = (uint8_t)0x0C  
  59      =3  } ACMP_TriggerMode_Typedef;
  60      =3  
  61      =3  
  62      =3  typedef enum
  63      =3  {
  64      =3    ACMP_FLAG_CMPIF = (uint8_t)0x40, 
  65      =3    ACMP_FLAG_CMPSTA = (uint8_t)0x20 
  66      =3  } ACMP_Flag_TypeDef;
  67      =3  
  68      =3  void ACMP_DeInit(void);
  69      =3  void ACMP_Init(ACMP_Vref_Typedef ACMP_Vref, ACMP_Channel_TypeDef ACMP_Channel);
  70      =3  void ACMP_SetTriggerMode(ACMP_TriggerMode_Typedef ACMP_TriggerMode);
  71      =3  void ACMP_Cmd(FunctionalState NewState);
  72      =3  void ACMP_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  73      =3  FlagStatus ACMP_GetFlagStatus(ACMP_Flag_TypeDef ACMP_Flag);
  74      =3  void ACMP_ClearFlag(void);
  75      =3  
  76      =3  #endif
  77      =3  
  78      =3  
  39      =2  #include "sc95f_mdu.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  #ifndef _sc95f_MDU_H_
  12      =3  #define _sc95f_MDU_H_
  13      =3  
  14      =3  #include "sc95f.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_H
  15      =3  
  16      =3  typedef struct
  17      =3  {
  18      =3    uint8_t MDU_EXA3Reg; 
  19      =3    uint8_t MDU_EXA2Reg; 
  20      =3    uint8_t MDU_EXA1Reg; 
  21      =3    uint8_t MDU_EXA0Reg; 
  22      =3  } MDU_EXAxReg_Typedef;
  23      =3  
  24      =3  typedef union
  25      =3  {
  26      =3    MDU_EXAxReg_Typedef MDU_EXAxReg;
  27      =3    uint32_t MDU_Temp;
  28      =3  } MDU_Temp_Union;
  29      =3  
  30      =3  void MDU_DeInit(void);
  31      =3  void MDU_MultiplicationConfig(uint16_t Multiplicand, uint16_t Multiplier);
  32      =3  void MDU_DivisionConfig(uint32_t Dividend, uint16_t Divisor);
  33      =3  void MDU_StartOperation(void);
  34      =3  uint32_t MDU_GetProduct(void);
  35      =3  uint32_t MDU_GetQuotient(void);
  36      =3  uint16_t MDU_GetRemainder(void);
  37      =3  
  38      =3  #endif
  39      =3  
  40      =3  
  40      =2  
  41      =2  #endif
  16      =1  #else
  19      =1  
  20      =1  void SC_Init(void);
  21      =1  
  22      =1  void SC_OPTION_Init(void);
  23      =1  void SC_GPIO_Init(void);
  24      =1  void SC_UART0_Init(void);
  25      =1  void SC_TIM0_Init(void);
  26      =1  void SC_TIM1_Init(void);
  27      =1  void SC_TIM2_Init(void);
  28      =1  void SC_TIM3_Init(void);
  29      =1  void SC_TIM4_Init(void);
  30      =1  void SC_PWM_Init(void);
  31      =1  void SC_PWM0_Init(void);
  32      =1  void SC_PWM1_Init(void);
  33      =1  void SC_INT_Init(void);
  34      =1  void SC_ADC_Init(void);
  35      =1  void SC_IAP_Init(void);
  36      =1  void SC_USCI0_Init(void);
  37      =1  void SC_USCI1_Init(void);
  38      =1  void SC_USCI2_Init(void);
  39      =1  void SC_BTM_Init(void);
  40      =1  void SC_CRC_Init(void);
  41      =1  void SC_WDT_Init(void);
  42      =1  void SC_PWR_Init(void);
  43      =1  void SC_DDIC_Init(void);
  44      =1  void SC_MDU_Init(void);
  45      =1  void SC_ACMP_Init(void);
  46      =1  void SC_USCI3_Init(void);
  47      =1  void SC_USCI4_Init(void);
  48      =1  void SC_USCI5_Init(void);
  49      =1  void SC_PWM2_Init(void);
  50      =1  void SC_PWM3_Init(void);
  51      =1  void SC_PWM4_Init(void);
  52      =1  
  53      =1  void SC_PGA_Init(void);
  54      =1  void SC_SSI_Init(void);
  55      =1  void SC_SSI0_Init(void);
  56      =1  void SC_SSI1_Init(void);
  57      =1  void SC_CHKSUM_Init(void);
  58      =1  void SC_LPD_Init(void);
  59      =1  #endif
  60      =1  
  61      =1  
  62      =1  
  63      =1  
   9          #include "SC_it.h"
   1      =1  
   2      =1  
   3      =1  
   4      =1  
   5      =1  
   6      =1  
   7      =1  
   8      =1  
   9      =1  
  10      =1  #ifndef _SC_IT_H_
  11      =1  #define _SC_IT_H_
  12      =1  
  13      =1  #if defined (SC95F8x1x) || defined (SC95F7x1x) || defined (SC95F8x2x)  || defined (SC95F7x2x)  || defined 
             -(SC95F8x3x)  || defined (SC95F7x3x) \
  14      =1   || defined (SC95F8x6x)  || defined (SC95F7x6x)  || defined (SC95F8x1xB)  || defined (SC95F7x1xB)  || defi
             -ned (SC95FWxx) || defined (SC95R751) \
  15      =1   || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95FS52x) || defined (SC95R602) || defined (
             -SC95R605) \
  16      =1   || defined     (SC95F8x7x) || defined(SC95F7x7x) || defined(SC95F7x0x)
  17      =1  #include "sc95f_conf.h"
   1      =2  
   2      =2  
   3      =2  
   4      =2  
   5      =2  
   6      =2  
   7      =2  
   8      =2  
   9      =2  
  10      =2  
  11      =2  #ifndef _sc95f_CONF_H_
  18      =1  #else
  21      =1  
  22      =1  #endif
  23      =1  
  24      =1  
  25      =1  
  26      =1  
  10          #include "..\Drivers\SCDriver_list.h"
   1      =1  
   2      =1  
   3      =1  
   4      =1  
   5      =1  
   6      =1  
   7      =1  
   8      =1  
   9      =1  
  10      =1  #ifndef _SCDriver_List_H_
  11      =1  #define _SCDriver_List_H_
  12      =1  
  13      =1  #include ".\TKDriver\C\TKDriver.h"
   1      =2  
   2      =2  
   3      =2  
   4      =2  
   5      =2  
   6      =2  
   7      =2  
   8      =2  
   9      =2  
  10      =2  #ifndef _TKDriver_H
  11      =2  #define _TKDriver_H
  12      =2  
  13      =2  
  14      =2  
  15      =2  #define SCD_TK_Type 1
  16      =2  #define SCD_Wheel 0
  17      =2  #define SCD_Slider 0
  18      =2  #define SCD_Key 1
  19      =2  extern unsigned char xdata SOCAPI_TouchKeyStatus;
  20      =2  
  21      =2  extern unsigned long int TouchKeyScan();
  22      =2  extern void TouchKeyInit();
  23      =2  extern void TouchKeyRestart();
  24      =2  
  25      =2  
  26      =2  
  27      =2  extern  unsigned        char    xdata   SOCAPI_TouchKeyStatus;                  
  28      =2  extern  unsigned        char    xdata   ConfirmTouchCnt;                                                                                                                
  29      =2  extern  unsigned        int             xdata   RawData[];                                                      
  30      =2  extern  unsigned        int             xdata   BaseLine[];     
  31      =2  extern  unsigned        int             xdata   FilterData[];   
  32      =2  extern  unsigned        int     xdata   CurrentSensorKey;                                               
  33      =2  extern  unsigned        char    xdata   RestAreaCnt[];                                   
  34      =2  extern  unsigned        char    xdata   TouchCnt[];
  35      =2  extern  unsigned        char    xdata   NoTouchCnt[];                                                     
  36      =2  extern  unsigned        char    xdata   CurrentChannel[];
  37      =2  extern  unsigned    char    xdata   LowFingerDataCnt[];                          
  38      =2  extern                          int     xdata   DifferAccum[];
  39      =2  extern  unsigned        char    xdata   FloatAreaCnt[]; 
  40      =2  extern                          char    xdata   SetNoiseThreshold;
  41      =2  extern  unsigned        char    xdata   MultipleDealTpye;       
  42      =2  extern  unsigned        char    xdata   ICHG_RawData_Ratio;
  43      =2  
  44      =2                                  
  45      =2  
  46      =2  #endif 
  14      =1  #include ".\OTADriver\H\OTADriver_Statement.h"
   1      =2  #ifndef _OTADriver_Statement_H_
   2      =2  #define _OTADriver_Statement_H_
   3      =2  
   4      =2  #define BOOT 0X00               
   5      =2  #define APP      0x01                           
   6      =2  #define OTA_UARTHANDLE() Uart_Handle()
   7      =2  
   8      =2  typedef enum
   9      =2  {
  10      =2                  OTA_STANDBY  = 0x00,
  11      =2          OTA_READY    = 0x01,
  12      =2              OTA_BUSY     = 0x02,
  13      =2          OTA_IAPWRITED   = 0x03,
  14      =2          OTA_COMPLETE = 0x04,
  15      =2              OTA_FAULT    = 0x0F,
  16      =2  } OTASTATE;
  17      =2  
  18      =2  typedef struct APPMemoryInfoStruct
  19      =2  {
  20      =2          unsigned char UpdateSucceededFlagNumber[4];
  21      =2          unsigned long APPSize;
  22      =2          unsigned long APPChecksums;
  23      =2          unsigned long InitFlag;
  24      =2  }APPMemoryInfoStruct;
  25      =2  
  26      =2  typedef struct _IAPDATA_INFO
  27      =2      {
  28      =2                  OTASTATE      State;
  29      =2          unsigned int  PacketNumber;   
  30      =2          unsigned int  Size;           
  31      =2          unsigned char *Memory;        
  32      =2      } IAPDATA_INFO;
  33      =2          
  34      =2  #include "..\H\OTADriver.h"
   1      =3  #ifndef _OTADriver_H_
   2      =3  #define _OTADriver_H_
   3      =3  
   4      =3  
   5      =3  #define UartSelect 0
   6      =3  #define UartBaud 115200
   7      =3  #define Fsoc X
   8      =3  #define CheckMode 0
   9      =3  #define Encryption 0
  10      =3  #define EncryptionKeyH 0x181D050C
  11      =3  #define EncryptionKeyL 0x000D1517
  12      =3  #define FLASH_SIZE 0x10000
  13      =3  #define BOOTLOAD_SPACE_SIZE 0x2800
  14      =3  #define MEMORY_AREA_SPACE_SIZE 0x200
  15      =3  #define PROJECT_SWITCH 0x01
  16      =3  #define LDROM_MODE 0
  17      =3  #define BACKUPS_MODE 1
  18      =3  #define FORCE_UPDATA 0
  19      =3  #define VERSION_DATE 0x20230414
  20      =3  #define ISP_TIME_WINDOW 4
  21      =3  #define DEBUG_WAITCH 1
  22      =3  #define DEBUG_PLATFORM 1
  23      =3  #define FIRMWARE_DOWMLOADER_MODE 1
  24      =3  
  25      =3  
  26      =3  #if LDROM_MODE == 1 
  30      =3  
  31      =3  #define CUSTOMERADRESS  BeginAddr>=BOOTLOAD_SPACE_SIZE          
  32      =3  #define INTERRUPT_ADDRESS_APP              BOOTLOAD_SPACE_SIZE          
  33      =3  #define INTERRUPT_ADDRESS_BOOT           0x0100         
  34      =3  #endif
  35      =3  
  36      =3  #if(CheckMode==1)
  39      =3  #if(CheckMode==0)
  40      =3  #define CommunicationLength1          64+3          
  41      =3  #endif
  42      =3  
  43      =3  #if (LDROM_MODE == 0)
  44      =3  #define BOOTLOAD_END_ADDRESS                            BOOTLOAD_SPACE_SIZE
  45      =3  #else
  48      =3  
  49      =3  
             -置应该为512B的倍数
  50      =3  #if  (BACKUPS_MODE == 1)        
  51      =3      #if((((FLASH_SIZE - BOOTLOAD_SPACE_SIZE - MEMORY_AREA_SPACE_SIZE)/2)&0xFFFE00)+BOOTLOAD_END_ADDRESS)<0
             -x10000
  52      =3          #define APP_SPACE_SIZE    (((FLASH_SIZE - BOOTLOAD_SPACE_SIZE - MEMORY_AREA_SPACE_SIZE)/2)&0xFFFE00
             -)        
  53      =3      #else
  56      =3  #else
  59      =3  
  60      =3  
  61      =3  #define     INITFLAG                                                 0XA55A0FF0          
             -的APP
  62      =3  #define APP_UPDATA_FLAG_NUMBER              0XAA,0X55,0X55,0XAA         
             -耄最?6Byte
  63      =3  
  64      =3  #define APP_STARTUP_DEVIATION_BEGIN_ADDRESS     BOOTLOAD_END_ADDRESS+0x100                                      
             -偏移*地址,既APP程序Keil Option 中设置的STARTUP地址
  65      =3  #define APP_INFO_DEVIATION_BEGIN_ADDRESS                        APP_STARTUP_DEVIATION_BEGIN_ADDRESS+0x100                       
             -信息位置的*偏移*地址,既APP程序Keil Option 中设置的APP_INFO地址
  66      =3  
  67      =3  #define RUN_APP_BEGIN_ADDRESS                           BOOTLOAD_END_ADDRESS                                            
  68      =3  #define RUN_APP_END_ADDRESS                             (RUN_APP_BEGIN_ADDRESS + APP_SPACE_SIZE)                        
  69      =3  #define RUN_APP_STARTUP_ADDRESS                         (RUN_APP_BEGIN_ADDRESS+0X100L)                                  
  70      =3  #define RUN_APP_INFO_ADDRESS                            (RUN_APP_BEGIN_ADDRESS+0X100L+0X100L)                   
  71      =3  #define RUN_APP_MEMORY_INFO_ADRESS                      (RUN_APP_END_ADDRESS - 0x10)                                    
  72      =3  
  73      =3  
  74      =3  #if  BACKUPS_MODE
  75      =3      #define BACKUPS_APP_BEGIN_ADDRESS                   RUN_APP_END_ADDRESS                         
             -APP起始地址在运行区APP区后面
  76      =3  #else
  79      =3  #define BACKUPS_APP_END_ADDRESS                         (BACKUPS_APP_BEGIN_ADDRESS+ APP_SPACE_SIZE)             
  80      =3  #define BACKUPS_APP_INFO_ADDRESS                                        (BACKUPS_APP_BEGIN_ADDRESS +0x100L + 0x100L)           
             -                
  81      =3  #define BACKUPS_APP_MEMORY_INFO_ADRESS                          (BACKUPS_APP_END_ADDRESS - 0x10)                          
             -     
  82      =3  
  83      =3  #define MEMORY_AREA_BEGIN_ADDRESS                       BACKUPS_APP_END_ADDRESS                                                         
  84      =3  #define MEMORY_AREA_END_ADDRESS                 (MEMORY_AREA_BEGIN_ADDRESS + MEMORY_AREA_SPACE_SIZE)
  85      =3  
  86      =3  
  87      =3  
  88      =3  
  89      =3  
  90      =3  
  91      =3  #define CommunicationLength0             3                      
  92      =3  #define CommunicationDataHeader                        0X55             
  93      =3  #define CommunicationCommandHeader               0Xaa           
  94      =3  #define CommunicationCommandEnd          0xEF           
  95      =3  #define IAPMODEENTER                     0X01           
  96      =3  #define IAPMODEEXIT                     0xff            
  97      =3  #define IAPSUCCESS                                      0X02            
  98      =3  #define IAPFAIL                                          0x03           
  99      =3  #define IAPIDLE                                          0x00       
 100      =3  #define IAPWRITE                                         0X10           
 101      =3  #define IAPREALLY                                        0x11           
 102      =3  #define IAPADRESSERROR                           0X44           
 103      =3  
 104      =3  
 105      =3  
 106      =3  #define CHECKOK         0xaa            
 107      =3  #define CHECKFAIL   0x55                
 108      =3  
 109      =3  
 110      =3  
 111      =3  
 112      =3  #endif
  35      =2  #include "IOTCONFIG.H"
   1      =3  #ifndef __IOTCONFIG_H
   2      =3  #define __IOTCONFIG_H
   3      =3  
   4      =3  #include "SC_Init.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  #ifndef _SC_INIT_H_
  60      =4  
  61      =4  
  62      =4  
  63      =4  
   5      =3  #include "SCDriver_list.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  #ifndef _SCDriver_List_H_
   6      =3  
   7      =3  typedef enum
   8      =3  {
   9      =3          IOT_NORMAL  =0,
  10      =3          IOT_GET_FW  =1,
  11      =3      IOT_DOWN_FW =2,
  12      =3  } IOT_State;
  13      =3          
  14      =3  extern unsigned char  IOT_Uart_DataBuf[];
  15      =3  
  16      =3  extern void Systime_Count();
  17      =3  extern void  IOT_Init(char Select);
  18      =3  extern void  IOT_Uart_Receiver(char Data);
  19      =3  extern IOT_State  IOT_Work();
  20      =3  extern void  OTA_FirmwareDownload(IAPDATA_INFO *IAP_Pack);      
  21      =3  #endif  
  36      =2  
  37      =2  extern unsigned char code UpdateSucceededFlagNumber[4];
  38      =2  extern unsigned long code VersionDate;
  39      =2  extern IAPDATA_INFO IAP_Pack;
  40      =2  extern unsigned long  IAP_Checksum;
  41      =2  extern unsigned long IAP_Size;
  42      =2  extern unsigned char BOOT_WaitTime;
  43      =2          
  44      =2  extern void BootLoadInit();
  45      =2  extern void BootLoad_DeInit();
  46      =2  extern void  GOTO_Reset(unsigned char mode);
  47      =2  extern void  OTA_JumpBoot(void);                
  48      =2  extern void  OTA_JumpApp(void); 
  49      =2  extern void  SetInterruptAPP();
  50      =2  extern void  SetInterruptBOOT();
  51      =2  
  52      =2  
  53      =2  extern void OTA_Init(void UartReceiveHandle(char Data),char *UartReceiveBuf);
  54      =2  extern void UART_SendByte(uint8_t UartData);
  55      =2  extern void UART_SendString(char *str);         
  56      =2  extern void Uart_Handle(void);
  57      =2                  
  58      =2  unsigned long ReadAppDate();            
  59      =2  unsigned char AppCompleteCheck();               
  60      =2  unsigned char AppUpdataFlagCheck(char region);
  61      =2  unsigned char IAP_BacksArea_CrcCheck();
  62      =2  
  63      =2  void EraseSpace(unsigned long BeginAddr,unsigned long EndAddr);
  64      =2  unsigned int SaveOTA_to_BacksArea(IAPDATA_INFO *IAP_Pack);
  65      =2  unsigned char BackupsToRunCopy();
  66      =2  unsigned char WriteAPPMemoryInfo(APPMemoryInfoStruct APPMemoryInfo);
  67      =2  unsigned char WriteBackupsAppData(unsigned int OffsetAddress, unsigned char *Data, unsigned int Length);
  68      =2  unsigned char IAP_Check_APFLASH(unsigned char Crc);
  69      =2  
  70      =2  unsigned long CheckSum32(uint32_t cs, u8 *Pdata, uint32_t length);
  71      =2  
  72      =2  #endif
  15      =1  #include ".\OTADriver\H\OTADriver.h"
   1      =2  #ifndef _OTADriver_H_
  16      =1  #endif
  11          #include "HeadFiles\SysFunVarDefine.h"
   1      =1  
   2      =1  
   3      =1  
   4      =1  
   5      =1  
   6      =1  
   7      =1  
   8      =1  #ifndef SYS_FUN_VAR_DEFINE
   9      =1      #define SYS_FUN_VAR_DEFINE
  10      =1  #include "HeadFiles\CustomType.h"
   1      =2  
   2      =2  
   3      =2  
   4      =2  
   5      =2  
   6      =2  
   7      =2  
   8      =2  
   9      =2  #ifndef CUSTOM_TYPE_H
  10      =2      #define CUSTOM_TYPE_H
  11      =2  #endif  
  12      =2  
  13      =2  
  14      =2  
  15      =2  
  11      =1  #include "HeadFiles\UserExport.h"
   1      =2  
   2      =2  
   3      =2  
   4      =2  
   5      =2  
   6      =2  
   7      =2  
   8      =2  
   9      =2  
  10      =2  #ifndef USER_EXPORT_H
  11      =2      #define USER_EXPORT_H
  12      =2  #endif  
  13      =2  
  14      =2  
  15      =2  
  16      =2  
  17      =2  
  12      =1  #include "HeadFiles\FunctionType.h"
   1      =2  
   2      =2  
   3      =2  
   4      =2  
   5      =2  
   6      =2  
   7      =2  
   8      =2  
   9      =2  #ifndef FUNCTION_H
  10      =2      #define FUNCTION_H
  11      =2  #endif  
  12      =2  
  13      =2  
  14      =2  extern void IcResourceInit();
  15      =2  
  13      =1  #include "HeadFiles\CompCtrlDefine.h"
   1      =2  
   2      =2  
   3      =2  
   4      =2  
   5      =2  
   6      =2  
   7      =2  
   8      =2  #ifndef COMP_CTRL_DEFINE_H
   9      =2      #define COMP_CTRL_DEFINE_H
  10      =2  #endif  
  11      =2  
  12      =2  
  13      =2  
  14      =2  
  14      =1  #endif
  15      =1  
  16      =1  
  17      =1  
  18      =1  
  12          
  13          
  14          void Customer_BTM_Dispose()
  15          {
  16   1      /*<SinOne-Tag><776>*/
  17   1      /*<SinOne-Tag><776>*/
  18   1      }
  19          void Customer_IntoLowPowerMode_Init()
  20          {
  21   1      /*<SinOne-Tag><777>*/
  22   1      /*<SinOne-Tag><777>*/
  23   1      }
  24          void Customer_QuitLowPowerMode_Init()
  25          {
  26   1      /*<SinOne-Tag><778>*/
  27   1      /*<SinOne-Tag><778>*/
  28   1      }
  29          
ASSEMBLY LISTING OF GENERATED OBJECT CODE
             ; FUNCTION Customer_BTM_Dispose (BEGIN)
                                           ; SOURCE LINE # 14
                                           ; SOURCE LINE # 15
                                           ; SOURCE LINE # 18
0000 22                RET     
             ; FUNCTION Customer_BTM_Dispose (END)
             ; FUNCTION Customer_IntoLowPowerMode_Init (BEGIN)
                                           ; SOURCE LINE # 19
                                           ; SOURCE LINE # 20
                                           ; SOURCE LINE # 23
0000 22                RET     
             ; FUNCTION Customer_IntoLowPowerMode_Init (END)
             ; FUNCTION Customer_QuitLowPowerMode_Init (BEGIN)
                                           ; SOURCE LINE # 24
                                           ; SOURCE LINE # 25
                                           ; SOURCE LINE # 28
0000 22                RET     
             ; FUNCTION Customer_QuitLowPowerMode_Init (END)
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ACMP_VREF_EXTERNAL . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_32CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
TRX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CAH  1
OPREG. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FFH  1
USCI4_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_LNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P0 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0080H  1
USCI5_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Flag_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_16CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0090H  1
SEG4_27COM0_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P2 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A0H  1
USCI5_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_ENABLE. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Immediate_Mode. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D2 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_OK. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EUART. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ACH  1
TMCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008EH  1
P3 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B0H  1
USCI3_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM2_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
AC . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D6H  1
P4 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C0H  1
IOT_DOWN_FW. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAPDATA_INFO . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  8
  State. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  PacketNumber . . . . . . . . . . . .  MEMBER   -----  U_INT    0001H  2
  Size . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0003H  2
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  Memory . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0005H  3
ACMP_VREF_10D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_BiasVoltage_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_ResSel_100K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM3_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D4 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FlagStatus . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RESET. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OTCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008FH  1
P5 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D8H  1
ACMP_VREF_11D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SEG0_27COM4_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_200K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputState_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_high. . . .  E_CONST  -----  U_CHAR   -----  1
PWM4_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EA . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
RCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CDH  1
ACMP_VREF_12D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int32_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
PWMCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D2H  1
ACMP_VREF_13D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_400K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CCH  1
PWMCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D3H  1
ACMP_VREF_14D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
DDIC_COM3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D4. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_FALL_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_POLARITY_INVERT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D8 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_10. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_0 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int16_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
OTA_BUSY . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_15D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D5. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_16us. . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_Timebase_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_11. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_1 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXENX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CBH  1
DDIC_COM5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D6. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_EEPROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_12. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_2 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_800K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Aligned_Mode_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_13. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_3 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ERROR. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D8. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_14. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_4 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG8. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_15. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_5 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EADC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AEH  1
TXMOD. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C9H  1
TXCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C8H  1
IE . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A8H  1
DPH1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0085H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ACMP_CHANNEL_0 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG9. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_6 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA0 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E9H  1
ACMP_CHANNEL_1 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Type_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_EightTimes. . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_FLAG_EXF2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_7 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OPINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FEH  1
EXA1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EAH  1
ACMP_CHANNEL_2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_62_5MS. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
EXA2 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EBH  1
ACMP_CHANNEL_3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_FLAG_EXF3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_OUT_PP . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA3 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ECH  1
DPL1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0084H  1
USCI5_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
Status_TIMEOUT . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CP . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C8H  1
USXCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C4H  1
USCI2_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_FLAG_EXF4 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USXCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C5H  1
ACMP_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
PWM_ComplementaryOutputPin_TypeDef . .  TYPEDEF  -----  U_CHAR   -----  1
SYSCLK_PresSel_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C6H  1
USCI4_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ErrorStatus. . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C7H  1
IAP_MemType_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_Low . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OperateRange_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_TRIGGER_NO. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_OFF . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
Customer_IntoLowPowerMode_Init . . . .  PUBLIC   CODE   PROC     0000H  -----
IOT_NORMAL . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
OPERCON. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EFH  1
P0PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009BH  1
IP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B8H  1
ACMP_TriggerMode_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Cycle_Null . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0092H  1
USCI5_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INTx_Typedef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0098H  1
P2PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A2H  1
USCI5_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
INT0 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SUCCESS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CY . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D7H  1
P3PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B2H  1
USCI5_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_VDD . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__ALL_CODEREGION . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0099H  1
TXINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CEH  1
P4PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C2H  1
IAP_BTLDType_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
INT2 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B9H  1
P5PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DAH  1
USCI5_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
FunctionalState. . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IPT1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BBH  1
USCI5_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BDH  1
USCI3_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_HI. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
HIGH . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Customer_QuitLowPowerMode_Init . . . .  PUBLIC   CODE   PROC     0000H  -----
OTA_COMPLETE . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI4_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_UID. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0081H  1
USCI5_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_DISABLE. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OV . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D2H  1
USCI5_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM0_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ITStatus . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADE . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F4H  1
P0VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009CH  1
USCI4_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0094H  1
DDIC_DutyCycle_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P2VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A3H  1
EXBH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EEH  1
USCI5_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI5_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_500MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ENABLE . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BitStatus. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F3H  1
P3VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B3H  1
USCI5_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputPin_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ADH  1
USCI5_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_32S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_250MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
s8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
IOT_GET_FW . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM2_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_125MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TX . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C9H  1
EXBL . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EDH  1
USCI3_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM3_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00PWM01 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_16S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_BUSY. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F2H  1
USCI4_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM4_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_Mode_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
bool . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_CHANNEL_P . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_ROM. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_Typedef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_TRIGGER_RISE_FALL . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_8B. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P00. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0080H  1
DDIC_DMOD_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM02PWM03 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P10. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0090H  1
P01. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0081H  1
SBUF . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0099H  1
PCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0087H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
DDIC_Control_COM_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_SEG_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_Cycle_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P20. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A0H  1
P11. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0091H  1
P02. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0082H  1
CMPCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B6H  1
USCI2_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_ALL . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P30. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B0H  1
P21. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A1H  1
P12. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0092H  1
P03. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0083H  1
DDIC_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P40. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C0H  1
P31. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B1H  1
P22. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A2H  1
P13. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0093H  1
P04. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0084H  1
SCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0098H  1
USCI4_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04PWM05 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_0. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_PU. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P50. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D8H  1
P41. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C1H  1
P32. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B2H  1
P23. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A3H  1
P14. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0094H  1
P05. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0085H  1
IAPDAT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F5H  1
TMOD . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0089H  1
TCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0088H  1
USCI5_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_1. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P51. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D9H  1
P42. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C2H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
P33. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B3H  1
P24. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A4H  1
P15. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0095H  1
P06. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0086H  1
IPINT0 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B8H  1
DDIC_SEG10 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_31_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI1_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P52. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DAH  1
P43. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C3H  1
P34. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B4H  1
P25. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A5H  1
P16. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0096H  1
P07. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0087H  1
IPINT1 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BAH  1
DDIC_SEG20 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG11 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P53. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DBH  1
P44. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C4H  1
P35. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B5H  1
P26. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A6H  1
P17. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0097H  1
CRCREG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FDH  1
DDIC_SEG21 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG12 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI3_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM06PWM07 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P54. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DCH  1
P45. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C5H  1
P36. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B6H  1
P27. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A7H  1
DDIC_SEG22 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG13 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_BTLDType_APPROM. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI4_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_5. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_FourTimes . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P55. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DDH  1
P46. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C6H  1
P37. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B7H  1
DDIC_SEG23 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG14 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_62_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI5_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_DISABLE. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_6. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
P47. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C7H  1
OTA_READY. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG24 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG15 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_1_024V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXFX . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CEH  1
DDRCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0093H  1
DDIC_SEG25 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG16 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_VDD_D4 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_8. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG26 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG17 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_3_94MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_9. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
StatusTypeDef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_TRIGGER_FALL_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG27 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG18 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_31_25MS . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPCTL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F6H  1
IE1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A9H  1
DDIC_SEG19 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_LDROM. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D1 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IE2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AAH  1
USCI0_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D2 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TRUE . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
B. . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F0H  1
USCI1_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_Dowm. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
CMPCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B7H  1
OTA_FAULT. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_2_048V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D4 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_Status. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_SC. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_TenTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_7_88MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Polarity_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LVR_Config_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPKEY . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F1H  1
BTMCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FBH  1
DDIC_PIN_X0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_FLAG_TF2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_TypeDef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWMCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D1H  1
DDIC_PIN_X1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D8 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACC. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E0H  1
DDIC_PIN_X2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_FLAG_TF3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RCAPXH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CBH  1
ACMP_FLAG_CMPSTA . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_PIN_X3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ET0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A9H  1
CRCINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FCH  1
DDIC_OutputPin_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_PIN_X4. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_FLAG_TF4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008DH  1
ET1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ABH  1
ADCCFG0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ABH  1
IP1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B9H  1
DDIC_PIN_X5. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT0x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008FH  1
ET2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ADH  1
ADCCFG1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ACH  1
IP2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BAH  1
ROMBNK . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DFH  1
MDU_Temp_Union . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  MDU_EXAxReg. . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  4
  MDU_Temp . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
DDIC_PIN_X6. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT1x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_3CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009AH  1
ADCCFG2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B5H  1
RCAPXL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CAH  1
TH0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008CH  1
DDIC_PIN_X7. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
INT2x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT10. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionVoltageSelect_TypeDef TYPEDEF  -----  U_CHAR   -----  1
TIM1_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TH1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008DH  1
ACMP_Vref_Typedef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
INT20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT11. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_IOH_Grade_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009BH  1
USCI4_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
INT21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
INT12. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_6CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
uint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P. . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D0H  1
USCI5_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_DISABLE . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT22. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT13. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009FH  1
TL0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008AH  1
IOT_State. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER1 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT23. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT14. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_SixTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009EH  1
WDTCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CFH  1
TL1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008BH  1
WDT_OverflowTime_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER2 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT15. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_0us . . . . . .  E_CONST  -----  U_CHAR   -----  1
SM2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009DH  1
PWMDFR . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D6H  1
PWMPDH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D5H  1
ACMP_TRIGGER_RISE_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_500MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT16. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_1us . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_1D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI4_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT17. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Vref_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_0K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM0_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_VREF_2D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_250MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_POLARITY_NON_INVERT. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_1K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM1_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RS0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D3H  1
ACMP_Channel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_VREF_3D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_125MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_4us . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM01. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_2K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM2_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008CH  1
RS1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D4H  1
PWMPDL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D4H  1
ACMP_VREF_4D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_ENABLE . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM02. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_0 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008EH  1
IPUART . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BCH  1
Customer_BTM_Dispose . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
ACMP_VREF_5D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_Center_Alignment_Mode . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM30. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM03. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_1 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
s32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ACMP_VREF_6D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_ON. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LCD . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_10B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM40. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM31. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_2 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
int8_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
ACMP_VREF_7D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_11B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM41. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_3 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ADC_VREF_2_4V. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
s16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ACMP_VREF_8D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LED . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_4 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ACMP_VREF_9D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Latch_Mode. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_5 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
u16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
PWMFLT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D7H  1
DPH. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0083H  1
OTA_STANDBY. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_TypeDef . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ADC_EAIN_6 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
PWM_DutyChange_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_7 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
USCI0_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_8 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
LVR_INVALID. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_9 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO0. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DPL. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0082H  1
USCI2_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO1. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT0. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A8H  1
P0CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009AH  1
USCI3_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO2. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT1. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AAH  1
IPADC. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BEH  1
INT0F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B4H  1
P1CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0091H  1
USCI4_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TriggerMode_Typedef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO3. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BCH  1
P2CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A1H  1
_IAPDATA_INFO. . . . . . . . . . . . .  * TAG *  -----  STRUCT   -----  8
  State. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  PacketNumber . . . . . . . . . . . .  MEMBER   -----  U_INT    0001H  2
  Size . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0003H  2
  Memory . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0005H  3
USCI5_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionWaveFilteringTime_Ty  TYPEDEF  -----  U_CHAR   -----  1
GPIO4. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT2F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BEH  1
P3CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B1H  1
USCI5_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_RI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO5. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
REN. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009CH  1
P4CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C1H  1
USCI3_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_10 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P5CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D9H  1
USCI4_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_TI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_11 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCVH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AFH  1
DPS. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0086H  1
OTASTATE . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAP_BTLDType_LDROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_12 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_13 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_14 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US0CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0095H  1
USCI5_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_15 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A4H  1
US0CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009DH  1
ADCVL. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AEH  1
EXADH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F7H  1
USCI5_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SET. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FALSE. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A5H  1
US0CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009EH  1
DDIC_BIAS_D3 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A6H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
US0CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009FH  1
DDIC_BIAS_D4 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_Up. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A7H  1
INT0R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BBH  1
ACMP_FLAG_CMPIF. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BDH  1
WDT_OverflowTime_15_75MS . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PriorityStatus . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT2R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BFH  1
USCI3_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USXINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DCH  1
OTA_IAPWRITED. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_4_3V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LOW. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TFX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CFH  1
IOHCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0096H  1
USCI5_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Clock_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IOHCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0097H  1
USCI5_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
Status_ERROR . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
THX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CDH  1
MDU_EXAxReg_Typedef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  MDU_EXA3Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  MDU_EXA2Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  MDU_EXA1Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  MDU_EXA0Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
USCI5_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
__USCI0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
LVR_3_7V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_1_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F0 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D5H  1
USCI3_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI1_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_1S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_2_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DISABLE. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F1 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D1H  1
USCI4_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI2_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_2S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_15_625MS. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
APPMemoryInfoStruct. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  16
  UpdateSucceededFlagNumber. . . . . .  MEMBER   -----  ARRAY    0000H  4
  APPSize. . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0004H  4
  APPChecksums . . . . . . . . . . . .  MEMBER   -----  U_LONG   0008H  4
  InitFlag . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   000CH  4
APPMemoryInfoStruct. . . . . . . . . .  * TAG *  -----  STRUCT   -----  16
  UpdateSucceededFlagNumber. . . . . .  MEMBER   -----  ARRAY    0000H  4
  APPSize. . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0004H  4
  APPChecksums . . . . . . . . . . . .  MEMBER   -----  U_LONG   0008H  4
  InitFlag . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   000CH  4
USCI5_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI4_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI3_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI1_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TLX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CCH  1
USCI5_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI4_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_FALL. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_4S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__USCI5_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PSW. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D0H  1
USCI4_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_HNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Channel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
DDIC_ResSel_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__UART0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
PWM0_Edge_Aligned_Mode . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_8S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =      3    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.
C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
