// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Typhoon")
  (DATE "11/22/2018 15:23:02")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2689:2689:2689) (2488:2488:2488))
        (IOPATH i o (2525:2525:2525) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4183:4183:4183) (3956:3956:3956))
        (IOPATH i o (2515:2515:2515) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3034:3034:3034) (2963:2963:2963))
        (IOPATH i o (2555:2555:2555) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4158:4158:4158) (3982:3982:3982))
        (IOPATH i o (2515:2515:2515) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4013:4013:4013) (3772:3772:3772))
        (IOPATH i o (2603:2603:2603) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2013:2013:2013) (2044:2044:2044))
        (IOPATH i o (2535:2535:2535) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3481:3481:3481) (3328:3328:3328))
        (IOPATH i o (2603:2603:2603) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2608:2608:2608) (2590:2590:2590))
        (IOPATH i o (2613:2613:2613) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2810:2810:2810) (2665:2665:2665))
        (IOPATH i o (2545:2545:2545) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2151:2151:2151) (2005:2005:2005))
        (IOPATH i o (4633:4633:4633) (4806:4806:4806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4032:4032:4032) (3842:3842:3842))
        (IOPATH i o (2643:2643:2643) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3452:3452:3452) (3147:3147:3147))
        (IOPATH i o (2643:2643:2643) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4402:4402:4402) (4081:4081:4081))
        (IOPATH i o (4673:4673:4673) (4846:4846:4846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2765:2765:2765) (2504:2504:2504))
        (IOPATH i o (2643:2643:2643) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2005:2005:2005) (2018:2018:2018))
        (IOPATH i o (2623:2623:2623) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2889:2889:2889) (2715:2715:2715))
        (IOPATH i o (4713:4713:4713) (4881:4881:4881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2084:2084:2084) (2040:2040:2040))
        (IOPATH i o (2545:2545:2545) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3837:3837:3837) (3669:3669:3669))
        (IOPATH i o (2505:2505:2505) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4164:4164:4164) (4000:4000:4000))
        (IOPATH i o (2505:2505:2505) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3141:3141:3141) (2882:2882:2882))
        (IOPATH i o (4633:4633:4633) (4806:4806:4806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_WE_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3427:3427:3427) (3224:3224:3224))
        (IOPATH i o (2545:2545:2545) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDG\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6147:6147:6147) (6380:6380:6380))
        (IOPATH i o (2499:2499:2499) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDG\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6508:6508:6508) (6165:6165:6165))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDG\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5561:5561:5561) (5377:5377:5377))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5440:5440:5440) (5060:5060:5060))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6958:6958:6958) (6637:6637:6637))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4582:4582:4582) (4503:4503:4503))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3468:3468:3468) (3445:3445:3445))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3932:3932:3932) (3745:3745:3745))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3090:3090:3090) (3148:3148:3148))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5932:5932:5932) (5546:5546:5546))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2657:2657:2657) (2685:2685:2685))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3894:3894:3894) (3824:3824:3824))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3401:3401:3401) (3457:3457:3457))
        (IOPATH i o (3703:3703:3703) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2399:2399:2399) (2437:2437:2437))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2120:2120:2120) (2179:2179:2179))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5268:5268:5268) (4976:4976:4976))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2769:2769:2769) (2812:2812:2812))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4852:4852:4852) (4681:4681:4681))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5394:5394:5394) (5181:5181:5181))
        (IOPATH i o (3693:3693:3693) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2766:2766:2766) (2699:2699:2699))
        (PORT oe (4185:4185:4185) (4483:4483:4483))
        (IOPATH i o (2575:2575:2575) (2537:2537:2537))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2474:2474:2474) (2429:2429:2429))
        (PORT oe (4207:4207:4207) (4488:4488:4488))
        (IOPATH i o (2555:2555:2555) (2517:2517:2517))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3407:3407:3407) (3296:3296:3296))
        (PORT oe (4148:4148:4148) (4446:4446:4446))
        (IOPATH i o (2575:2575:2575) (2537:2537:2537))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3287:3287:3287) (3169:3169:3169))
        (PORT oe (4148:4148:4148) (4446:4446:4446))
        (IOPATH i o (2575:2575:2575) (2537:2537:2537))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2399:2399:2399) (2405:2405:2405))
        (PORT oe (4178:4178:4178) (4477:4477:4477))
        (IOPATH i o (2555:2555:2555) (2517:2517:2517))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2417:2417:2417) (2441:2441:2441))
        (PORT oe (3946:3946:3946) (4225:4225:4225))
        (IOPATH i o (2565:2565:2565) (2527:2527:2527))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5004:5004:5004) (4749:4749:4749))
        (PORT oe (3946:3946:3946) (4225:4225:4225))
        (IOPATH i o (2565:2565:2565) (2527:2527:2527))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3663:3663:3663) (3516:3516:3516))
        (PORT oe (3444:3444:3444) (3671:3671:3671))
        (IOPATH i o (2555:2555:2555) (2517:2517:2517))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3814:3814:3814) (3448:3448:3448))
        (PORT oe (4812:4812:4812) (5102:5102:5102))
        (IOPATH i o (2663:2663:2663) (2652:2652:2652))
        (IOPATH oe o (2645:2645:2645) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3822:3822:3822) (3455:3455:3455))
        (PORT oe (5116:5116:5116) (5421:5421:5421))
        (IOPATH i o (2643:2643:2643) (2632:2632:2632))
        (IOPATH oe o (2645:2645:2645) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3648:3648:3648) (3558:3558:3558))
        (PORT oe (4510:4510:4510) (4787:4787:4787))
        (IOPATH i o (2653:2653:2653) (2642:2642:2642))
        (IOPATH oe o (2645:2645:2645) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4146:4146:4146) (3770:3770:3770))
        (PORT oe (4521:4521:4521) (4824:4824:4824))
        (IOPATH i o (2653:2653:2653) (2642:2642:2642))
        (IOPATH oe o (2645:2645:2645) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3822:3822:3822) (3770:3770:3770))
        (PORT oe (4736:4736:4736) (5033:5033:5033))
        (IOPATH i o (2633:2633:2633) (2622:2622:2622))
        (IOPATH oe o (2645:2645:2645) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2910:2910:2910) (2876:2876:2876))
        (PORT oe (4107:4107:4107) (4418:4418:4418))
        (IOPATH i o (2565:2565:2565) (2527:2527:2527))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4380:4380:4380) (4161:4161:4161))
        (PORT oe (4178:4178:4178) (4477:4477:4477))
        (IOPATH i o (2555:2555:2555) (2517:2517:2517))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2818:2818:2818) (2781:2781:2781))
        (PORT oe (4107:4107:4107) (4418:4418:4418))
        (IOPATH i o (2565:2565:2565) (2527:2527:2527))
        (IOPATH oe o (2593:2593:2593) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE BOARD_CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE myTest\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE myTest\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE BOARD_CLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|controllerIdle)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (472:472:472))
        (PORT datab (488:488:488) (485:485:485))
        (PORT datac (449:449:449) (459:459:459))
        (PORT datad (437:437:437) (438:438:438))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (684:684:684) (692:692:692))
        (PORT datad (679:679:679) (675:675:675))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (794:794:794))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (354:354:354) (337:337:337))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1147:1147:1147) (1113:1113:1113))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (387:387:387))
        (PORT datab (319:319:319) (404:404:404))
        (PORT datac (437:437:437) (471:471:471))
        (PORT datad (452:452:452) (441:441:441))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datad (272:272:272) (343:343:343))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT asdata (627:627:627) (705:705:705))
        (PORT ena (1147:1147:1147) (1113:1113:1113))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datad (271:271:271) (341:341:341))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (381:381:381))
        (PORT datab (314:314:314) (398:398:398))
        (PORT datac (423:423:423) (446:446:446))
        (PORT datad (271:271:271) (344:344:344))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1147:1147:1147) (1113:1113:1113))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1147:1147:1147) (1113:1113:1113))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (508:508:508))
        (PORT datab (314:314:314) (399:399:399))
        (PORT datad (453:453:453) (442:442:442))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (387:387:387))
        (PORT datab (318:318:318) (404:404:404))
        (PORT datac (437:437:437) (471:471:471))
        (PORT datad (452:452:452) (441:441:441))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT asdata (804:804:804) (829:829:829))
        (PORT ena (928:928:928) (926:926:926))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT asdata (622:622:622) (699:699:699))
        (PORT ena (1147:1147:1147) (1113:1113:1113))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (340:340:340))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1147:1147:1147) (1113:1113:1113))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (301:301:301) (378:378:378))
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (453:453:453) (442:442:442))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1279:1279:1279))
        (PORT datab (271:271:271) (343:343:343))
        (PORT datad (401:401:401) (425:425:425))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (453:453:453) (478:478:478))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (928:928:928) (926:926:926))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (448:448:448) (472:472:472))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (928:928:928) (926:926:926))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (519:519:519))
        (PORT datab (269:269:269) (299:299:299))
        (PORT datac (434:434:434) (462:462:462))
        (PORT datad (452:452:452) (477:477:477))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (404:404:404) (426:426:426))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1279:1279:1279))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (401:401:401) (426:426:426))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (359:359:359))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (376:376:376))
        (PORT datac (252:252:252) (332:332:332))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1404:1404:1404))
        (PORT d[1] (1477:1477:1477) (1404:1404:1404))
        (PORT d[2] (1477:1477:1477) (1404:1404:1404))
        (PORT d[3] (1477:1477:1477) (1404:1404:1404))
        (PORT d[4] (1416:1416:1416) (1344:1344:1344))
        (PORT d[5] (1416:1416:1416) (1344:1344:1344))
        (PORT d[6] (1416:1416:1416) (1344:1344:1344))
        (PORT d[7] (1416:1416:1416) (1344:1344:1344))
        (PORT d[8] (1477:1477:1477) (1404:1404:1404))
        (PORT d[9] (1477:1477:1477) (1404:1404:1404))
        (PORT d[10] (1477:1477:1477) (1404:1404:1404))
        (PORT d[11] (1477:1477:1477) (1404:1404:1404))
        (PORT d[12] (1416:1416:1416) (1344:1344:1344))
        (PORT d[13] (1416:1416:1416) (1344:1344:1344))
        (PORT d[14] (1416:1416:1416) (1344:1344:1344))
        (PORT d[15] (1416:1416:1416) (1344:1344:1344))
        (PORT d[16] (1477:1477:1477) (1404:1404:1404))
        (PORT d[17] (1416:1416:1416) (1344:1344:1344))
        (PORT d[18] (1477:1477:1477) (1404:1404:1404))
        (PORT d[19] (1477:1477:1477) (1404:1404:1404))
        (PORT d[20] (1477:1477:1477) (1404:1404:1404))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1094:1094:1094))
        (PORT d[1] (1125:1125:1125) (1094:1094:1094))
        (PORT d[2] (1125:1125:1125) (1094:1094:1094))
        (PORT d[3] (1125:1125:1125) (1094:1094:1094))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (436:436:436) (426:426:426))
        (PORT d[1] (1304:1304:1304) (1253:1253:1253))
        (PORT d[2] (810:810:810) (818:818:818))
        (PORT d[3] (433:433:433) (419:419:419))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT stall (1051:1051:1051) (1134:1134:1134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT asdata (641:641:641) (716:716:716))
        (PORT ena (1121:1121:1121) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (341:341:341))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1121:1121:1121) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (377:377:377))
        (PORT datab (299:299:299) (376:376:376))
        (PORT datac (428:428:428) (432:432:432))
        (PORT datad (287:287:287) (361:361:361))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datad (272:272:272) (343:343:343))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (381:381:381))
        (PORT datab (288:288:288) (369:369:369))
        (PORT datac (638:638:638) (630:630:630))
        (PORT datad (281:281:281) (355:355:355))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1121:1121:1121) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1121:1121:1121) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (489:489:489))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (376:376:376))
        (PORT datab (299:299:299) (376:376:376))
        (PORT datac (427:427:427) (431:431:431))
        (PORT datad (285:285:285) (359:359:359))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datad (273:273:273) (343:343:343))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT asdata (634:634:634) (709:709:709))
        (PORT ena (1121:1121:1121) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1121:1121:1121) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (256:256:256))
        (PORT datab (289:289:289) (369:369:369))
        (PORT datac (425:425:425) (429:429:429))
        (PORT datad (425:425:425) (446:446:446))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (513:513:513))
        (PORT datab (712:712:712) (722:722:722))
        (PORT datac (432:432:432) (460:460:460))
        (PORT datad (239:239:239) (263:263:263))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (476:476:476))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (931:931:931) (933:933:933))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (447:447:447) (470:470:470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (931:931:931) (933:933:933))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1896:1896:1896))
        (PORT asdata (803:803:803) (828:828:828))
        (PORT ena (931:931:931) (933:933:933))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (470:470:470))
        (PORT datab (1236:1236:1236) (1206:1206:1206))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (269:269:269) (339:339:339))
        (PORT datac (235:235:235) (307:307:307))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (469:469:469))
        (PORT datab (1235:1235:1235) (1205:1205:1205))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (358:358:358))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (269:269:269) (347:347:347))
        (PORT datad (257:257:257) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1773:1773:1773))
        (PORT d[1] (1839:1839:1839) (1773:1773:1773))
        (PORT d[2] (1839:1839:1839) (1773:1773:1773))
        (PORT d[3] (1839:1839:1839) (1773:1773:1773))
        (PORT d[4] (1683:1683:1683) (1599:1599:1599))
        (PORT d[5] (1683:1683:1683) (1599:1599:1599))
        (PORT d[6] (1683:1683:1683) (1599:1599:1599))
        (PORT d[7] (1683:1683:1683) (1599:1599:1599))
        (PORT d[8] (1839:1839:1839) (1773:1773:1773))
        (PORT d[9] (1839:1839:1839) (1773:1773:1773))
        (PORT d[10] (1839:1839:1839) (1773:1773:1773))
        (PORT d[11] (1839:1839:1839) (1773:1773:1773))
        (PORT d[12] (1683:1683:1683) (1599:1599:1599))
        (PORT d[13] (1683:1683:1683) (1599:1599:1599))
        (PORT d[14] (1683:1683:1683) (1599:1599:1599))
        (PORT d[15] (1683:1683:1683) (1599:1599:1599))
        (PORT d[16] (1839:1839:1839) (1773:1773:1773))
        (PORT d[17] (1683:1683:1683) (1599:1599:1599))
        (PORT d[18] (1839:1839:1839) (1773:1773:1773))
        (PORT d[19] (1839:1839:1839) (1773:1773:1773))
        (PORT d[20] (1839:1839:1839) (1773:1773:1773))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1640:1640:1640))
        (PORT d[1] (1705:1705:1705) (1640:1640:1640))
        (PORT d[2] (1705:1705:1705) (1640:1640:1640))
        (PORT d[3] (1705:1705:1705) (1640:1640:1640))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (703:703:703))
        (PORT d[1] (795:795:795) (807:807:807))
        (PORT d[2] (809:809:809) (820:820:820))
        (PORT d[3] (733:733:733) (695:695:695))
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (PORT stall (998:998:998) (1083:1083:1083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dummyCounter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dummyCounter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (788:788:788))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.bigwait)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE nextState\.fetch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.fetch)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (471:471:471))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1099:1099:1099) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (518:518:518))
        (PORT datab (470:470:470) (503:503:503))
        (PORT datac (444:444:444) (454:454:454))
        (PORT datad (267:267:267) (342:342:342))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (248:248:248))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (525:525:525))
        (PORT datab (466:466:466) (499:499:499))
        (PORT datac (452:452:452) (464:464:464))
        (PORT datad (273:273:273) (349:349:349))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (389:389:389))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT asdata (1028:1028:1028) (1020:1020:1020))
        (PORT ena (1099:1099:1099) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (392:392:392))
        (PORT datab (226:226:226) (256:256:256))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (388:388:388))
        (PORT datab (468:468:468) (501:501:501))
        (PORT datac (261:261:261) (336:336:336))
        (PORT datad (273:273:273) (348:348:348))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1099:1099:1099) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (498:498:498))
        (PORT datad (432:432:432) (452:452:452))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1315:1315:1315) (1232:1232:1232))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (526:526:526))
        (PORT datab (493:493:493) (494:494:494))
        (PORT datad (273:273:273) (349:349:349))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT asdata (632:632:632) (706:706:706))
        (PORT ena (1099:1099:1099) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (530:530:530))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT asdata (633:633:633) (720:720:720))
        (PORT ena (1099:1099:1099) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (933:933:933) (907:907:907))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT asdata (817:817:817) (857:857:857))
        (PORT ena (1149:1149:1149) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (643:643:643))
        (PORT datab (480:480:480) (520:520:520))
        (PORT datad (451:451:451) (448:448:448))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (342:342:342))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1099:1099:1099) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT asdata (801:801:801) (822:822:822))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (273:273:273) (356:356:356))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1149:1149:1149) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (394:394:394))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (456:456:456) (452:452:452))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (653:653:653) (642:642:642))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (408:408:408))
        (PORT datab (679:679:679) (662:662:662))
        (PORT datad (455:455:455) (451:451:451))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (687:687:687) (667:667:667))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (468:468:468))
        (PORT datab (483:483:483) (477:477:477))
        (PORT datac (450:450:450) (462:462:462))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (792:792:792))
        (PORT datab (893:893:893) (809:809:809))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT asdata (631:631:631) (703:703:703))
        (PORT ena (1099:1099:1099) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT asdata (1095:1095:1095) (1106:1106:1106))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (531:531:531))
        (PORT datab (304:304:304) (393:393:393))
        (PORT datac (286:286:286) (373:373:373))
        (PORT datad (456:456:456) (453:453:453))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (482:482:482) (523:523:523))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datab (479:479:479) (519:519:519))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT asdata (1026:1026:1026) (1018:1018:1018))
        (PORT ena (1099:1099:1099) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (703:703:703) (714:714:714))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (491:491:491) (504:504:504))
        (PORT datac (705:705:705) (694:694:694))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (466:466:466))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (912:912:912) (916:916:916))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (434:434:434) (452:452:452))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (912:912:912) (916:916:916))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (1498:1498:1498) (1429:1429:1429))
        (PORT datac (408:408:408) (438:438:438))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (287:287:287))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (461:461:461))
        (PORT datac (753:753:753) (755:755:755))
        (PORT datad (429:429:429) (449:449:449))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1149:1149:1149) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (537:537:537))
        (PORT datab (312:312:312) (403:403:403))
        (PORT datac (280:280:280) (367:367:367))
        (PORT datad (451:451:451) (447:447:447))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (403:403:403))
        (PORT datab (482:482:482) (522:522:522))
        (PORT datac (261:261:261) (337:337:337))
        (PORT datad (282:282:282) (366:366:366))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1149:1149:1149) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT asdata (799:799:799) (822:822:822))
        (PORT ena (1149:1149:1149) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (235:235:235) (307:307:307))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1149:1149:1149) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (541:541:541))
        (PORT datab (315:315:315) (406:406:406))
        (PORT datad (450:450:450) (446:446:446))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT asdata (655:655:655) (740:740:740))
        (PORT ena (1149:1149:1149) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (PORT datab (485:485:485) (485:485:485))
        (PORT datad (695:695:695) (703:703:703))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (386:386:386))
        (PORT datab (490:490:490) (490:490:490))
        (PORT datad (974:974:974) (947:947:947))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (483:483:483) (482:482:482))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1304:1304:1304) (1262:1262:1262))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT asdata (2163:2163:2163) (2053:2053:2053))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1229:1229:1229))
        (PORT datab (728:728:728) (744:744:744))
        (PORT datac (722:722:722) (735:735:735))
        (PORT datad (1467:1467:1467) (1392:1392:1392))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1230:1230:1230))
        (PORT datab (1497:1497:1497) (1428:1428:1428))
        (PORT datac (727:727:727) (734:734:734))
        (PORT datad (703:703:703) (710:710:710))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1879:1879:1879) (1763:1763:1763))
        (PORT datac (1763:1763:1763) (1660:1660:1660))
        (PORT datad (675:675:675) (648:648:648))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1231:1231:1231))
        (PORT datab (1586:1586:1586) (1530:1530:1530))
        (PORT datad (671:671:671) (681:681:681))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (483:483:483))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (363:363:363))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (427:427:427) (453:453:453))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1587:1587:1587) (1531:1531:1531))
        (PORT datad (1237:1237:1237) (1186:1186:1186))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1385:1385:1385) (1368:1368:1368))
        (PORT datac (1552:1552:1552) (1504:1504:1504))
        (PORT datad (1242:1242:1242) (1191:1191:1191))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2067:2067:2067))
        (PORT d[1] (949:949:949) (878:878:878))
        (PORT d[2] (949:949:949) (878:878:878))
        (PORT d[3] (949:949:949) (878:878:878))
        (PORT d[4] (972:972:972) (904:904:904))
        (PORT d[5] (972:972:972) (904:904:904))
        (PORT d[6] (972:972:972) (904:904:904))
        (PORT d[7] (972:972:972) (904:904:904))
        (PORT d[8] (1691:1691:1691) (1615:1615:1615))
        (PORT d[9] (1691:1691:1691) (1615:1615:1615))
        (PORT d[10] (1691:1691:1691) (1615:1615:1615))
        (PORT d[11] (1691:1691:1691) (1615:1615:1615))
        (PORT d[12] (1665:1665:1665) (1587:1587:1587))
        (PORT d[13] (1665:1665:1665) (1587:1587:1587))
        (PORT d[14] (1665:1665:1665) (1587:1587:1587))
        (PORT d[15] (1665:1665:1665) (1587:1587:1587))
        (PORT d[16] (1691:1691:1691) (1615:1615:1615))
        (PORT d[17] (1665:1665:1665) (1587:1587:1587))
        (PORT d[18] (1691:1691:1691) (1615:1615:1615))
        (PORT d[19] (1691:1691:1691) (1615:1615:1615))
        (PORT d[20] (2132:2132:2132) (2012:2012:2012))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (814:814:814))
        (PORT d[1] (750:750:750) (742:742:742))
        (PORT d[2] (748:748:748) (739:739:739))
        (PORT d[3] (663:663:663) (625:625:625))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1171:1171:1171))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (1827:1827:1827) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (995:995:995))
        (PORT d[1] (830:830:830) (830:830:830))
        (PORT d[2] (1168:1168:1168) (1168:1168:1168))
        (PORT d[3] (1022:1022:1022) (979:979:979))
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (PORT stall (1244:1244:1244) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (396:396:396))
        (PORT datab (287:287:287) (367:367:367))
        (PORT datac (435:435:435) (469:469:469))
        (PORT datad (231:231:231) (257:257:257))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (949:949:949) (932:932:932))
        (PORT datad (717:717:717) (721:721:721))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (469:469:469))
        (PORT datab (485:485:485) (481:481:481))
        (PORT datac (449:449:449) (461:461:461))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (793:793:793))
        (PORT datab (889:889:889) (805:805:805))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (812:812:812) (839:839:839))
        (PORT ena (922:922:922) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (260:260:260))
        (PORT datad (288:288:288) (355:355:355))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (625:625:625) (702:702:702))
        (PORT ena (922:922:922) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (503:503:503))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (253:253:253) (334:334:334))
        (PORT datad (234:234:234) (260:260:260))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|cntr_cout\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (480:480:480))
        (PORT datab (284:284:284) (364:364:364))
        (PORT datac (913:913:913) (895:895:895))
        (PORT datad (241:241:241) (305:305:305))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (473:473:473) (504:504:504))
        (PORT datad (281:281:281) (357:357:357))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (260:260:260))
        (PORT datad (288:288:288) (355:355:355))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (922:922:922) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (398:398:398))
        (PORT datab (469:469:469) (501:501:501))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (291:291:291) (358:358:358))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (922:922:922) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (234:234:234) (305:305:305))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (922:922:922) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (922:922:922) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (398:398:398))
        (PORT datab (288:288:288) (369:369:369))
        (PORT datad (231:231:231) (257:257:257))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1929:1929:1929))
        (PORT asdata (1052:1052:1052) (1053:1053:1053))
        (PORT ena (1100:1100:1100) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (504:504:504))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1100:1100:1100) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (480:480:480) (505:505:505))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1100:1100:1100) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (498:498:498))
        (PORT datab (526:526:526) (543:543:543))
        (PORT datac (475:475:475) (504:504:504))
        (PORT datad (411:411:411) (406:406:406))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (409:409:409) (404:404:404))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (481:481:481))
        (PORT datac (916:916:916) (898:898:898))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (474:474:474) (503:503:503))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (PORT datac (249:249:249) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2096:2096:2096))
        (PORT d[1] (2172:2172:2172) (2096:2096:2096))
        (PORT d[2] (2172:2172:2172) (2096:2096:2096))
        (PORT d[3] (2172:2172:2172) (2096:2096:2096))
        (PORT d[4] (2131:2131:2131) (2048:2048:2048))
        (PORT d[5] (2131:2131:2131) (2048:2048:2048))
        (PORT d[6] (2131:2131:2131) (2048:2048:2048))
        (PORT d[7] (2131:2131:2131) (2048:2048:2048))
        (PORT d[8] (2172:2172:2172) (2096:2096:2096))
        (PORT d[9] (2172:2172:2172) (2096:2096:2096))
        (PORT d[10] (2172:2172:2172) (2096:2096:2096))
        (PORT d[11] (2172:2172:2172) (2096:2096:2096))
        (PORT d[12] (2131:2131:2131) (2048:2048:2048))
        (PORT d[13] (2131:2131:2131) (2048:2048:2048))
        (PORT d[14] (2131:2131:2131) (2048:2048:2048))
        (PORT d[15] (2131:2131:2131) (2048:2048:2048))
        (PORT d[16] (2172:2172:2172) (2096:2096:2096))
        (PORT d[17] (2131:2131:2131) (2048:2048:2048))
        (PORT d[18] (2172:2172:2172) (2096:2096:2096))
        (PORT d[19] (2172:2172:2172) (2096:2096:2096))
        (PORT d[20] (2172:2172:2172) (2096:2096:2096))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2336:2336:2336))
        (PORT d[1] (2416:2416:2416) (2336:2336:2336))
        (PORT d[2] (2416:2416:2416) (2336:2336:2336))
        (PORT d[3] (2416:2416:2416) (2336:2336:2336))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (734:734:734) (700:700:700))
        (PORT d[1] (830:830:830) (839:839:839))
        (PORT d[2] (835:835:835) (836:836:836))
        (PORT d[3] (786:786:786) (750:750:750))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (PORT stall (1012:1012:1012) (1090:1090:1090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1075:1075:1075))
        (PORT datab (1026:1026:1026) (960:960:960))
        (PORT datac (1087:1087:1087) (1096:1096:1096))
        (PORT datad (1000:1000:1000) (947:947:947))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1075:1075:1075))
        (PORT datab (1039:1039:1039) (974:974:974))
        (PORT datac (1002:1002:1002) (943:943:943))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (523:523:523))
        (PORT datab (289:289:289) (370:370:370))
        (PORT datac (670:670:670) (683:683:683))
        (PORT datad (254:254:254) (284:284:284))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (377:377:377))
        (PORT datab (227:227:227) (258:258:258))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (330:330:330))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (945:945:945) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT asdata (792:792:792) (821:821:821))
        (PORT ena (945:945:945) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (381:381:381))
        (PORT datab (288:288:288) (368:368:368))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (252:252:252) (281:281:281))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|cntr_cout\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (483:483:483))
        (PORT datab (282:282:282) (362:362:362))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (939:939:939) (923:923:923))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (525:525:525))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datad (275:275:275) (338:338:338))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (376:376:376))
        (PORT datab (226:226:226) (256:256:256))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (720:720:720))
        (PORT datab (288:288:288) (368:368:368))
        (PORT datac (449:449:449) (490:490:490))
        (PORT datad (436:436:436) (467:467:467))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (945:945:945) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (342:342:342))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (945:945:945) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (470:470:470))
        (PORT datad (408:408:408) (430:430:430))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (945:945:945) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (332:332:332))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (945:945:945) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (526:526:526))
        (PORT datab (288:288:288) (368:368:368))
        (PORT datad (254:254:254) (284:284:284))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT asdata (1078:1078:1078) (1074:1074:1074))
        (PORT ena (1110:1110:1110) (1075:1075:1075))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (464:464:464))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1110:1110:1110) (1075:1075:1075))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (472:472:472) (504:504:504))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1110:1110:1110) (1075:1075:1075))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (497:497:497))
        (PORT datab (520:520:520) (544:544:544))
        (PORT datac (417:417:417) (416:416:416))
        (PORT datad (453:453:453) (481:481:481))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (418:418:418) (417:417:417))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (481:481:481))
        (PORT datab (271:271:271) (343:343:343))
        (PORT datac (920:920:920) (905:905:905))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (448:448:448) (489:489:489))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (365:365:365))
        (PORT datad (271:271:271) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1767:1767:1767))
        (PORT d[1] (1831:1831:1831) (1767:1767:1767))
        (PORT d[2] (1831:1831:1831) (1767:1767:1767))
        (PORT d[3] (1831:1831:1831) (1767:1767:1767))
        (PORT d[4] (1790:1790:1790) (1719:1719:1719))
        (PORT d[5] (1790:1790:1790) (1719:1719:1719))
        (PORT d[6] (1790:1790:1790) (1719:1719:1719))
        (PORT d[7] (1790:1790:1790) (1719:1719:1719))
        (PORT d[8] (1831:1831:1831) (1767:1767:1767))
        (PORT d[9] (1831:1831:1831) (1767:1767:1767))
        (PORT d[10] (1831:1831:1831) (1767:1767:1767))
        (PORT d[11] (1831:1831:1831) (1767:1767:1767))
        (PORT d[12] (1790:1790:1790) (1719:1719:1719))
        (PORT d[13] (1790:1790:1790) (1719:1719:1719))
        (PORT d[14] (1790:1790:1790) (1719:1719:1719))
        (PORT d[15] (1790:1790:1790) (1719:1719:1719))
        (PORT d[16] (1831:1831:1831) (1767:1767:1767))
        (PORT d[17] (1790:1790:1790) (1719:1719:1719))
        (PORT d[18] (1831:1831:1831) (1767:1767:1767))
        (PORT d[19] (1831:1831:1831) (1767:1767:1767))
        (PORT d[20] (1831:1831:1831) (1767:1767:1767))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2705:2705:2705))
        (PORT d[1] (2797:2797:2797) (2705:2705:2705))
        (PORT d[2] (2797:2797:2797) (2705:2705:2705))
        (PORT d[3] (2797:2797:2797) (2705:2705:2705))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (706:706:706))
        (PORT d[1] (1105:1105:1105) (1083:1083:1083))
        (PORT d[2] (1319:1319:1319) (1278:1278:1278))
        (PORT d[3] (752:752:752) (717:717:717))
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (PORT stall (1024:1024:1024) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[7\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (469:469:469))
        (PORT datab (484:484:484) (479:479:479))
        (PORT datac (450:450:450) (461:461:461))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (787:787:787))
        (PORT datab (890:890:890) (806:806:806))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (336:336:336))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1405:1405:1405) (1365:1365:1365))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (379:379:379))
        (PORT datab (483:483:483) (528:528:528))
        (PORT datac (280:280:280) (364:364:364))
        (PORT datad (716:716:716) (698:698:698))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (375:375:375))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (378:378:378))
        (PORT datab (483:483:483) (527:527:527))
        (PORT datac (281:281:281) (365:365:365))
        (PORT datad (715:715:715) (697:697:697))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (767:767:767))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1405:1405:1405) (1365:1365:1365))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datad (645:645:645) (641:641:641))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (403:403:403))
        (PORT datab (484:484:484) (528:528:528))
        (PORT datac (660:660:660) (668:668:668))
        (PORT datad (645:645:645) (642:642:642))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1405:1405:1405) (1365:1365:1365))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1405:1405:1405) (1365:1365:1365))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (381:381:381))
        (PORT datab (485:485:485) (530:530:530))
        (PORT datad (717:717:717) (699:699:699))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (651:651:651) (733:733:733))
        (PORT ena (1405:1405:1405) (1365:1365:1365))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (449:449:449) (498:498:498))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1405:1405:1405) (1365:1365:1365))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (401:401:401) (428:428:428))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (678:678:678))
        (PORT datab (480:480:480) (523:523:523))
        (PORT datac (284:284:284) (368:368:368))
        (PORT datad (710:710:710) (691:691:691))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1107:1107:1107) (1103:1103:1103))
        (PORT ena (1405:1405:1405) (1365:1365:1365))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (391:391:391) (375:375:375))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (714:714:714) (696:696:696))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (1084:1084:1084) (1101:1101:1101))
        (PORT ena (908:908:908) (905:905:905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (745:745:745))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (908:908:908) (905:905:905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (249:249:249) (277:277:277))
        (PORT datac (714:714:714) (735:735:735))
        (PORT datad (734:734:734) (748:748:748))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1009:1009:1009) (974:974:974))
        (PORT datac (725:725:725) (733:733:733))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (442:442:442) (491:491:491))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (694:694:694) (699:699:699))
        (PORT datad (265:265:265) (331:331:331))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1767:1767:1767))
        (PORT d[1] (1836:1836:1836) (1767:1767:1767))
        (PORT d[2] (1836:1836:1836) (1767:1767:1767))
        (PORT d[3] (1836:1836:1836) (1767:1767:1767))
        (PORT d[4] (1804:1804:1804) (1741:1741:1741))
        (PORT d[5] (1804:1804:1804) (1741:1741:1741))
        (PORT d[6] (1804:1804:1804) (1741:1741:1741))
        (PORT d[7] (1804:1804:1804) (1741:1741:1741))
        (PORT d[8] (1836:1836:1836) (1767:1767:1767))
        (PORT d[9] (1836:1836:1836) (1767:1767:1767))
        (PORT d[10] (1836:1836:1836) (1767:1767:1767))
        (PORT d[11] (1836:1836:1836) (1767:1767:1767))
        (PORT d[12] (1804:1804:1804) (1741:1741:1741))
        (PORT d[13] (1804:1804:1804) (1741:1741:1741))
        (PORT d[14] (1804:1804:1804) (1741:1741:1741))
        (PORT d[15] (1804:1804:1804) (1741:1741:1741))
        (PORT d[16] (1836:1836:1836) (1767:1767:1767))
        (PORT d[17] (1804:1804:1804) (1741:1741:1741))
        (PORT d[18] (1836:1836:1836) (1767:1767:1767))
        (PORT d[19] (1836:1836:1836) (1767:1767:1767))
        (PORT d[20] (1836:1836:1836) (1767:1767:1767))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2697:2697:2697))
        (PORT d[1] (2790:2790:2790) (2697:2697:2697))
        (PORT d[2] (2790:2790:2790) (2697:2697:2697))
        (PORT d[3] (2790:2790:2790) (2697:2697:2697))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (439:439:439) (430:430:430))
        (PORT d[1] (768:768:768) (771:771:771))
        (PORT d[2] (808:808:808) (814:814:814))
        (PORT d[3] (439:439:439) (427:427:427))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (PORT stall (1260:1260:1260) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[6\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (471:471:471))
        (PORT datab (488:488:488) (484:484:484))
        (PORT datac (449:449:449) (460:460:460))
        (PORT datad (436:436:436) (437:437:437))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (381:381:381))
        (PORT datab (685:685:685) (691:691:691))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT asdata (790:790:790) (829:829:829))
        (PORT ena (1369:1369:1369) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (688:688:688))
        (PORT datab (319:319:319) (404:404:404))
        (PORT datad (256:256:256) (326:326:326))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (688:688:688))
        (PORT datab (319:319:319) (404:404:404))
        (PORT datac (280:280:280) (367:367:367))
        (PORT datad (256:256:256) (326:326:326))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (401:401:401))
        (PORT datad (199:199:199) (221:221:221))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (406:406:406))
        (PORT datab (315:315:315) (401:401:401))
        (PORT datac (447:447:447) (476:476:476))
        (PORT datad (433:433:433) (458:458:458))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1369:1369:1369) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1369:1369:1369) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (326:326:326))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1369:1369:1369) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (689:689:689))
        (PORT datab (316:316:316) (402:402:402))
        (PORT datac (281:281:281) (368:368:368))
        (PORT datad (255:255:255) (325:325:325))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (401:401:401))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1889:1889:1889))
        (PORT asdata (1114:1114:1114) (1143:1143:1143))
        (PORT ena (1087:1087:1087) (1050:1050:1050))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1889:1889:1889))
        (PORT asdata (1087:1087:1087) (1093:1093:1093))
        (PORT ena (1087:1087:1087) (1050:1050:1050))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (811:811:811))
        (PORT datab (1043:1043:1043) (1037:1037:1037))
        (PORT datac (393:393:393) (379:379:379))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT asdata (651:651:651) (736:736:736))
        (PORT ena (1369:1369:1369) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (408:408:408))
        (PORT datab (314:314:314) (399:399:399))
        (PORT datac (678:678:678) (655:655:655))
        (PORT datad (430:430:430) (454:454:454))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT asdata (657:657:657) (741:741:741))
        (PORT ena (1369:1369:1369) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (370:370:370))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1369:1369:1369) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (673:673:673) (650:650:650))
        (PORT datad (192:192:192) (212:212:212))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1498:1498:1498))
        (PORT datab (426:426:426) (456:456:456))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (364:364:364))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (511:511:511))
        (PORT datab (450:450:450) (489:489:489))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1384:1384:1384))
        (PORT d[1] (1455:1455:1455) (1384:1384:1384))
        (PORT d[2] (1455:1455:1455) (1384:1384:1384))
        (PORT d[3] (1455:1455:1455) (1384:1384:1384))
        (PORT d[4] (1394:1394:1394) (1324:1324:1324))
        (PORT d[5] (1394:1394:1394) (1324:1324:1324))
        (PORT d[6] (1394:1394:1394) (1324:1324:1324))
        (PORT d[7] (1394:1394:1394) (1324:1324:1324))
        (PORT d[8] (1455:1455:1455) (1384:1384:1384))
        (PORT d[9] (1455:1455:1455) (1384:1384:1384))
        (PORT d[10] (1455:1455:1455) (1384:1384:1384))
        (PORT d[11] (1455:1455:1455) (1384:1384:1384))
        (PORT d[12] (1394:1394:1394) (1324:1324:1324))
        (PORT d[13] (1394:1394:1394) (1324:1324:1324))
        (PORT d[14] (1394:1394:1394) (1324:1324:1324))
        (PORT d[15] (1394:1394:1394) (1324:1324:1324))
        (PORT d[16] (1455:1455:1455) (1384:1384:1384))
        (PORT d[17] (1394:1394:1394) (1324:1324:1324))
        (PORT d[18] (1455:1455:1455) (1384:1384:1384))
        (PORT d[19] (1455:1455:1455) (1384:1384:1384))
        (PORT d[20] (1455:1455:1455) (1384:1384:1384))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1098:1098:1098))
        (PORT d[1] (1137:1137:1137) (1098:1098:1098))
        (PORT d[2] (1137:1137:1137) (1098:1098:1098))
        (PORT d[3] (1137:1137:1137) (1098:1098:1098))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (697:697:697) (669:669:669))
        (PORT d[1] (802:802:802) (810:810:810))
        (PORT d[2] (787:787:787) (805:805:805))
        (PORT d[3] (698:698:698) (670:670:670))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (PORT stall (972:972:972) (1053:1053:1053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[5\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (395:395:395))
        (PORT datab (288:288:288) (366:366:366))
        (PORT datac (271:271:271) (351:351:351))
        (PORT datad (249:249:249) (277:277:277))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (256:256:256))
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT asdata (624:624:624) (702:702:702))
        (PORT ena (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (369:369:369))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (251:251:251) (278:278:278))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|cntr_cout\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (471:471:471))
        (PORT datab (981:981:981) (951:951:951))
        (PORT datac (239:239:239) (313:313:313))
        (PORT datad (254:254:254) (327:327:327))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (381:381:381))
        (PORT datab (381:381:381) (371:371:371))
        (PORT datad (282:282:282) (359:359:359))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (254:254:254))
        (PORT datad (271:271:271) (341:341:341))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT asdata (626:626:626) (703:703:703))
        (PORT ena (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (401:401:401))
        (PORT datab (298:298:298) (374:374:374))
        (PORT datac (266:266:266) (345:345:345))
        (PORT datad (258:258:258) (331:331:331))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (330:330:330))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (942:942:942) (945:945:945))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (401:401:401))
        (PORT datab (286:286:286) (365:365:365))
        (PORT datad (257:257:257) (284:284:284))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1909:1909:1909))
        (PORT asdata (844:844:844) (869:869:869))
        (PORT ena (1108:1108:1108) (1076:1076:1076))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (472:472:472) (499:499:499))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1076:1076:1076))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (486:486:486))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1076:1076:1076))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (540:540:540))
        (PORT datab (509:509:509) (527:527:527))
        (PORT datac (470:470:470) (497:497:497))
        (PORT datad (415:415:415) (405:405:405))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (356:356:356) (340:340:340))
        (PORT datad (415:415:415) (405:405:405))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (468:468:468))
        (PORT datab (982:982:982) (952:952:952))
        (PORT datac (237:237:237) (310:310:310))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (497:497:497))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (251:251:251) (330:330:330))
        (PORT datad (255:255:255) (328:328:328))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2108:2108:2108))
        (PORT d[1] (2183:2183:2183) (2108:2108:2108))
        (PORT d[2] (2183:2183:2183) (2108:2108:2108))
        (PORT d[3] (2183:2183:2183) (2108:2108:2108))
        (PORT d[4] (2131:2131:2131) (2051:2051:2051))
        (PORT d[5] (2131:2131:2131) (2051:2051:2051))
        (PORT d[6] (2131:2131:2131) (2051:2051:2051))
        (PORT d[7] (2131:2131:2131) (2051:2051:2051))
        (PORT d[8] (2183:2183:2183) (2108:2108:2108))
        (PORT d[9] (2183:2183:2183) (2108:2108:2108))
        (PORT d[10] (2183:2183:2183) (2108:2108:2108))
        (PORT d[11] (2183:2183:2183) (2108:2108:2108))
        (PORT d[12] (2131:2131:2131) (2051:2051:2051))
        (PORT d[13] (2131:2131:2131) (2051:2051:2051))
        (PORT d[14] (2131:2131:2131) (2051:2051:2051))
        (PORT d[15] (2131:2131:2131) (2051:2051:2051))
        (PORT d[16] (2183:2183:2183) (2108:2108:2108))
        (PORT d[17] (2131:2131:2131) (2051:2051:2051))
        (PORT d[18] (2183:2183:2183) (2108:2108:2108))
        (PORT d[19] (2183:2183:2183) (2108:2108:2108))
        (PORT d[20] (2183:2183:2183) (2108:2108:2108))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2650:2650:2650))
        (PORT d[1] (2744:2744:2744) (2650:2650:2650))
        (PORT d[2] (2744:2744:2744) (2650:2650:2650))
        (PORT d[3] (2744:2744:2744) (2650:2650:2650))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (726:726:726) (692:692:692))
        (PORT d[1] (843:843:843) (850:850:850))
        (PORT d[2] (785:785:785) (797:797:797))
        (PORT d[3] (696:696:696) (665:665:665))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT stall (1000:1000:1000) (1085:1085:1085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[4\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1073:1073:1073))
        (PORT datab (1125:1125:1125) (1126:1126:1126))
        (PORT datac (993:993:993) (938:938:938))
        (PORT datad (984:984:984) (919:919:919))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (663:663:663))
        (PORT datab (1125:1125:1125) (1127:1127:1127))
        (PORT datac (1014:1014:1014) (958:958:958))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|SRAM_WE_N\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1502:1502:1502))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (1267:1267:1267) (1238:1238:1238))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|lastOpRead\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1497:1497:1497))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastOpRead)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|lastRoundRobin\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1078:1078:1078) (1092:1092:1092))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1912:1912:1912))
        (PORT asdata (1881:1881:1881) (1825:1825:1825))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1912:1912:1912))
        (PORT asdata (1489:1489:1489) (1518:1518:1518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataReady\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1198:1198:1198))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataReady\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (912:912:912))
        (PORT datab (1222:1222:1222) (1163:1163:1163))
        (PORT datad (619:619:619) (571:571:571))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataReady\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1431:1431:1431) (1359:1359:1359))
        (PORT datac (265:265:265) (344:344:344))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.memFetchWait)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT asdata (2223:2223:2223) (2109:2109:2109))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE nextState\.check\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1431:1431:1431) (1359:1359:1359))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.check)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT asdata (1786:1786:1786) (1669:1669:1669))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE debugState\.init\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (263:263:263) (340:340:340))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.init)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE debugState\.store\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1331:1331:1331) (1320:1320:1320))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE debugState\.store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (617:617:617) (693:693:693))
        (PORT ena (944:944:944) (961:961:961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (455:455:455))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (881:881:881) (876:876:876))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (395:395:395))
        (PORT datab (481:481:481) (516:516:516))
        (PORT datac (452:452:452) (457:457:457))
        (PORT datad (473:473:473) (501:501:501))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (390:390:390))
        (PORT datab (226:226:226) (256:256:256))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (610:610:610) (681:681:681))
        (PORT ena (1142:1142:1142) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (629:629:629) (702:702:702))
        (PORT ena (1142:1142:1142) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (969:969:969) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (536:536:536))
        (PORT datab (285:285:285) (333:333:333))
        (PORT datac (462:462:462) (489:489:489))
        (PORT datad (275:275:275) (346:346:346))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (367:367:367))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (622:622:622) (702:702:702))
        (PORT ena (944:944:944) (961:961:961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (PORT datab (760:760:760) (764:764:764))
        (PORT datac (976:976:976) (948:948:948))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (365:365:365))
        (PORT datab (761:761:761) (765:765:765))
        (PORT datac (245:245:245) (323:323:323))
        (PORT datad (715:715:715) (723:723:723))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (253:253:253) (294:294:294))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1483:1483:1483) (1407:1407:1407))
        (PORT datac (423:423:423) (447:447:447))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1085:1085:1085) (1050:1050:1050))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (538:538:538))
        (PORT datab (283:283:283) (330:330:330))
        (PORT datac (459:459:459) (484:484:484))
        (PORT datad (279:279:279) (350:350:350))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (368:368:368))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (616:616:616) (691:691:691))
        (PORT ena (944:944:944) (961:961:961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (370:370:370))
        (PORT datab (682:682:682) (689:689:689))
        (PORT datac (447:447:447) (486:486:486))
        (PORT datad (274:274:274) (344:344:344))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (944:944:944) (961:961:961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (440:440:440) (458:458:458))
        (PORT datad (410:410:410) (432:432:432))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1085:1085:1085) (1050:1050:1050))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (529:529:529))
        (PORT datab (286:286:286) (334:334:334))
        (PORT datad (460:460:460) (489:489:489))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (1007:1007:1007) (997:997:997))
        (PORT ena (944:944:944) (961:961:961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (386:386:386))
        (PORT datab (494:494:494) (488:488:488))
        (PORT datad (676:676:676) (683:683:683))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (637:637:637) (724:724:724))
        (PORT ena (1142:1142:1142) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (816:816:816) (852:852:852))
        (PORT ena (944:944:944) (961:961:961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (390:390:390))
        (PORT datab (493:493:493) (487:487:487))
        (PORT datad (693:693:693) (698:698:698))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (337:337:337))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1085:1085:1085) (1050:1050:1050))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (881:881:881) (876:876:876))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (291:291:291))
        (PORT datab (291:291:291) (363:363:363))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (372:372:372))
        (PORT datab (389:389:389) (373:373:373))
        (PORT datac (1431:1431:1431) (1358:1358:1358))
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT asdata (1852:1852:1852) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1173:1173:1173))
        (PORT datab (1014:1014:1014) (986:986:986))
        (PORT datac (238:238:238) (312:312:312))
        (PORT datad (426:426:426) (452:452:452))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1173:1173:1173))
        (PORT datab (1015:1015:1015) (987:987:987))
        (PORT datac (596:596:596) (592:592:592))
        (PORT datad (246:246:246) (313:313:313))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1720:1720:1720))
        (PORT datab (1813:1813:1813) (1692:1692:1692))
        (PORT datad (226:226:226) (252:252:252))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1021:1021:1021))
        (PORT datab (1252:1252:1252) (1216:1216:1216))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (395:395:395))
        (PORT datab (481:481:481) (516:516:516))
        (PORT datac (453:453:453) (457:457:457))
        (PORT datad (473:473:473) (501:501:501))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (395:395:395))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (390:390:390))
        (PORT datab (295:295:295) (368:368:368))
        (PORT datac (262:262:262) (351:351:351))
        (PORT datad (472:472:472) (499:499:499))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1142:1142:1142) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity6a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (610:610:610) (681:681:681))
        (PORT ena (1142:1142:1142) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (401:401:401) (430:430:430))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1142:1142:1142) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (383:383:383))
        (PORT datab (495:495:495) (489:489:489))
        (PORT datad (471:471:471) (498:498:498))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter4a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (633:633:633) (720:720:720))
        (PORT ena (1142:1142:1142) (1121:1121:1121))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (909:909:909) (881:881:881))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (488:488:488))
        (PORT datab (283:283:283) (330:330:330))
        (PORT datad (279:279:279) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (895:895:895) (876:876:876))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (518:518:518))
        (PORT datab (285:285:285) (333:333:333))
        (PORT datad (391:391:391) (413:413:413))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datac (390:390:390) (385:385:385))
        (PORT datad (269:269:269) (337:337:337))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (1088:1088:1088) (1096:1096:1096))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (354:354:354) (340:340:340))
        (PORT datad (430:430:430) (450:450:450))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1192:1192:1192))
        (PORT datac (285:285:285) (369:369:369))
        (PORT datad (251:251:251) (321:321:321))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (364:364:364))
        (PORT datab (320:320:320) (404:404:404))
        (PORT datad (1230:1230:1230) (1154:1154:1154))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (265:265:265))
        (PORT datad (448:448:448) (480:480:480))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (518:518:518))
        (PORT datab (232:232:232) (266:266:266))
        (PORT datad (450:450:450) (482:482:482))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT asdata (799:799:799) (821:821:821))
        (PORT ena (1882:1882:1882) (1775:1775:1775))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (519:519:519))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datad (452:452:452) (484:484:484))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (523:523:523))
        (PORT datab (295:295:295) (369:369:369))
        (PORT datac (278:278:278) (362:362:362))
        (PORT datad (456:456:456) (488:488:488))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1882:1882:1882) (1775:1775:1775))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1882:1882:1882) (1775:1775:1775))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (248:248:248) (318:318:318))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1882:1882:1882) (1775:1775:1775))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (368:368:368))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1882:1882:1882) (1775:1775:1775))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT asdata (631:631:631) (704:704:704))
        (PORT ena (1882:1882:1882) (1775:1775:1775))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1926:1926:1926))
        (PORT asdata (814:814:814) (852:852:852))
        (PORT ena (1882:1882:1882) (1775:1775:1775))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1191:1191:1191))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (400:400:400) (421:421:421))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (PORT datac (437:437:437) (477:477:477))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (895:895:895))
        (PORT datab (953:953:953) (905:905:905))
        (PORT datac (966:966:966) (949:949:949))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1250:1250:1250))
        (PORT datab (976:976:976) (953:953:953))
        (PORT datac (963:963:963) (944:944:944))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (366:366:366))
        (PORT datab (473:473:473) (505:505:505))
        (PORT datad (424:424:424) (411:411:411))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (458:458:458))
        (PORT datac (247:247:247) (328:328:328))
        (PORT datad (298:298:298) (371:371:371))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (411:411:411))
        (PORT datad (202:202:202) (227:227:227))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (505:505:505))
        (PORT datab (323:323:323) (411:411:411))
        (PORT datad (204:204:204) (229:229:229))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (333:333:333))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1036:1036:1036))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (504:504:504))
        (PORT datab (323:323:323) (411:411:411))
        (PORT datad (202:202:202) (226:226:226))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (411:411:411))
        (PORT datab (301:301:301) (376:376:376))
        (PORT datac (289:289:289) (378:378:378))
        (PORT datad (413:413:413) (441:441:441))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1036:1036:1036))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (341:341:341))
        (PORT datac (234:234:234) (306:306:306))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1036:1036:1036))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (366:366:366))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1036:1036:1036))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (369:369:369))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1036:1036:1036))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT asdata (659:659:659) (745:745:745))
        (PORT ena (1076:1076:1076) (1036:1036:1036))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1036:1036:1036))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (456:456:456))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (377:377:377))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (518:518:518) (530:530:530))
        (PORT datac (356:356:356) (349:349:349))
        (PORT datad (383:383:383) (360:360:360))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (1126:1126:1126) (1080:1080:1080))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT asdata (839:839:839) (859:859:859))
        (PORT ena (920:920:920) (929:929:929))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (472:472:472))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (920:920:920) (929:929:929))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datab (492:492:492) (511:511:511))
        (PORT datac (468:468:468) (492:492:492))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1094:1094:1094))
        (PORT datab (781:781:781) (784:784:784))
        (PORT datac (938:938:938) (917:917:917))
        (PORT datad (1283:1283:1283) (1245:1245:1245))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (734:734:734))
        (PORT datab (276:276:276) (352:352:352))
        (PORT datad (274:274:274) (354:354:354))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (445:445:445) (476:476:476))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (518:518:518))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (393:393:393))
        (PORT datab (299:299:299) (375:375:375))
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (249:249:249) (320:320:320))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (267:267:267) (346:346:346))
        (PORT datad (284:284:284) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (356:356:356))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT asdata (639:639:639) (715:715:715))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (271:271:271) (350:350:350))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (733:733:733))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (396:396:396))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (708:708:708) (692:692:692))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (361:361:361))
        (PORT datac (764:764:764) (774:774:774))
        (PORT datad (891:891:891) (850:850:850))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (726:726:726))
        (PORT datab (281:281:281) (358:358:358))
        (PORT datad (271:271:271) (351:351:351))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (521:521:521))
        (PORT datab (231:231:231) (265:265:265))
        (PORT datad (285:285:285) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT asdata (1083:1083:1083) (1085:1085:1085))
        (PORT ena (901:901:901) (895:895:895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT asdata (1065:1065:1065) (1078:1078:1078))
        (PORT ena (901:901:901) (895:895:895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (674:674:674) (670:670:670))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (729:729:729) (742:742:742))
        (PORT datac (712:712:712) (717:717:717))
        (PORT datad (661:661:661) (621:621:621))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (359:359:359))
        (PORT datab (495:495:495) (519:519:519))
        (PORT datac (939:939:939) (918:918:918))
        (PORT datad (712:712:712) (719:719:719))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (955:955:955))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (405:405:405))
        (PORT datab (787:787:787) (762:762:762))
        (PORT datad (252:252:252) (322:322:322))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (278:278:278))
        (PORT datad (292:292:292) (366:366:366))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (329:329:329) (408:408:408))
        (PORT datad (284:284:284) (361:361:361))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT asdata (1070:1070:1070) (1087:1087:1087))
        (PORT ena (908:908:908) (905:905:905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT asdata (1132:1132:1132) (1140:1140:1140))
        (PORT ena (908:908:908) (905:905:905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (815:815:815))
        (PORT datab (729:729:729) (745:745:745))
        (PORT datac (216:216:216) (247:247:247))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (812:812:812))
        (PORT datab (305:305:305) (387:387:387))
        (PORT datac (859:859:859) (835:835:835))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (410:410:410))
        (PORT datab (276:276:276) (351:351:351))
        (PORT datac (750:750:750) (733:733:733))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (331:331:331) (411:411:411))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT asdata (625:625:625) (694:694:694))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (410:410:410))
        (PORT datab (316:316:316) (399:399:399))
        (PORT datac (480:480:480) (503:503:503))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (235:235:235) (306:306:306))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (320:320:320))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (372:372:372))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT asdata (848:848:848) (869:869:869))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (358:358:358))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (788:788:788) (762:762:762))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (398:398:398))
        (PORT datad (298:298:298) (372:372:372))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (751:751:751) (734:734:734))
        (PORT datad (290:290:290) (370:370:370))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (743:743:743))
        (PORT datab (284:284:284) (365:365:365))
        (PORT datac (755:755:755) (775:775:775))
        (PORT datad (717:717:717) (715:715:715))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (396:396:396))
        (PORT datab (282:282:282) (359:359:359))
        (PORT datad (726:726:726) (708:708:708))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (377:377:377))
        (PORT datad (306:306:306) (382:382:382))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (273:273:273) (366:366:366))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1423:1423:1423) (1381:1381:1381))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT asdata (813:813:813) (833:833:833))
        (PORT ena (1423:1423:1423) (1381:1381:1381))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT asdata (654:654:654) (740:740:740))
        (PORT ena (1423:1423:1423) (1381:1381:1381))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (775:775:775) (746:746:746))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (394:394:394))
        (PORT datab (774:774:774) (745:745:745))
        (PORT datac (190:190:190) (219:219:219))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (367:367:367))
        (PORT datac (659:659:659) (652:652:652))
        (PORT datad (711:711:711) (726:726:726))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1423:1423:1423) (1381:1381:1381))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (416:416:416))
        (PORT datab (339:339:339) (422:422:422))
        (PORT datad (200:200:200) (226:226:226))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (409:409:409))
        (PORT datab (334:334:334) (416:416:416))
        (PORT datac (269:269:269) (361:361:361))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1423:1423:1423) (1381:1381:1381))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1423:1423:1423) (1381:1381:1381))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (360:360:360))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1423:1423:1423) (1381:1381:1381))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (403:403:403))
        (PORT datab (778:778:778) (750:750:750))
        (PORT datac (243:243:243) (322:322:322))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (268:268:268))
        (PORT datad (301:301:301) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (412:412:412))
        (PORT datab (232:232:232) (264:264:264))
        (PORT datad (305:305:305) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (1127:1127:1127) (1134:1134:1134))
        (PORT ena (908:908:908) (906:906:906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (1129:1129:1129) (1134:1134:1134))
        (PORT ena (908:908:908) (906:906:906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (984:984:984))
        (PORT datab (250:250:250) (279:279:279))
        (PORT datac (752:752:752) (762:762:762))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (395:395:395))
        (PORT datab (316:316:316) (401:401:401))
        (PORT datad (206:206:206) (235:235:235))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (271:271:271))
        (PORT datab (702:702:702) (697:697:697))
        (PORT datad (432:432:432) (447:447:447))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (834:834:834) (857:857:857))
        (PORT ena (1373:1373:1373) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1373:1373:1373) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (783:783:783))
        (PORT datab (458:458:458) (491:491:491))
        (PORT datac (382:382:382) (377:377:377))
        (PORT datad (646:646:646) (614:614:614))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (367:367:367))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (690:690:690) (698:698:698))
        (PORT datad (710:710:710) (724:724:724))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (370:370:370))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1611:1611:1611) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT asdata (658:658:658) (748:748:748))
        (PORT ena (1611:1611:1611) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (423:423:423))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1611:1611:1611) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (968:968:968) (913:913:913))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (381:381:381))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (407:407:407))
        (PORT datab (959:959:959) (903:903:903))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (192:192:192) (212:212:212))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (663:663:663))
        (PORT datab (1003:1003:1003) (977:977:977))
        (PORT datac (943:943:943) (924:924:924))
        (PORT datad (712:712:712) (712:712:712))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (956:956:956))
        (PORT datab (674:674:674) (610:610:610))
        (PORT datac (560:560:560) (511:511:511))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (265:265:265))
        (PORT datab (1001:1001:1001) (974:974:974))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (955:955:955) (928:928:928))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (718:718:718))
        (PORT datab (722:722:722) (727:727:727))
        (PORT datad (671:671:671) (683:683:683))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (956:956:956) (939:939:939))
        (PORT datad (718:718:718) (722:722:722))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datac (761:761:761) (770:770:770))
        (PORT datad (249:249:249) (320:320:320))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1265:1265:1265))
        (PORT datab (246:246:246) (276:276:276))
        (PORT datac (402:402:402) (392:392:392))
        (PORT datad (1243:1243:1243) (1205:1205:1205))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datac (461:461:461) (492:492:492))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (837:837:837))
        (PORT datab (802:802:802) (812:812:812))
        (PORT datac (406:406:406) (399:399:399))
        (PORT datad (388:388:388) (369:369:369))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (953:953:953) (936:936:936))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (606:606:606) (550:550:550))
        (PORT datad (579:579:579) (530:530:530))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (1002:1002:1002) (975:975:975))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (954:954:954) (927:927:927))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (792:792:792))
        (PORT datac (617:617:617) (571:571:571))
        (PORT datad (868:868:868) (789:789:789))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1265:1265:1265))
        (PORT datab (246:246:246) (276:276:276))
        (PORT datac (402:402:402) (392:392:392))
        (PORT datad (1244:1244:1244) (1206:1206:1206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (838:838:838))
        (PORT datab (802:802:802) (811:811:811))
        (PORT datac (406:406:406) (398:398:398))
        (PORT datad (388:388:388) (368:368:368))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datac (949:949:949) (931:931:931))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux43\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (295:295:295))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (734:734:734) (741:741:741))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (805:805:805))
        (PORT datab (256:256:256) (296:296:296))
        (PORT datac (641:641:641) (599:599:599))
        (PORT datad (219:219:219) (254:254:254))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (365:365:365))
        (PORT datad (711:711:711) (726:726:726))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (763:763:763))
        (PORT datab (308:308:308) (390:390:390))
        (PORT datac (759:759:759) (780:780:780))
        (PORT datad (731:731:731) (749:749:749))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (743:743:743))
        (PORT datab (780:780:780) (785:785:785))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (715:715:715) (712:712:712))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (759:759:759))
        (PORT datab (282:282:282) (363:363:363))
        (PORT datac (709:709:709) (712:712:712))
        (PORT datad (426:426:426) (450:450:450))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (416:416:416))
        (PORT datab (446:446:446) (424:424:424))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (666:666:666) (611:611:611))
        (PORT datac (866:866:866) (786:786:786))
        (PORT datad (267:267:267) (337:337:337))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (468:468:468))
        (PORT datab (482:482:482) (477:477:477))
        (PORT datac (450:450:450) (462:462:462))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (785:785:785))
        (PORT datab (676:676:676) (646:646:646))
        (PORT datad (348:348:348) (330:330:330))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (855:855:855))
        (PORT datab (494:494:494) (517:517:517))
        (PORT datad (254:254:254) (324:324:324))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT asdata (1383:1383:1383) (1373:1373:1373))
        (PORT ena (1106:1106:1106) (1069:1069:1069))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1015:1015:1015) (997:997:997))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1106:1106:1106) (1069:1069:1069))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (437:437:437))
        (PORT datab (1056:1056:1056) (1034:1034:1034))
        (PORT datac (1014:1014:1014) (1006:1006:1006))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (956:956:956))
        (PORT datab (979:979:979) (957:957:957))
        (PORT datac (464:464:464) (495:495:495))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (760:760:760))
        (PORT datab (803:803:803) (812:812:812))
        (PORT datac (951:951:951) (933:933:933))
        (PORT datad (775:775:775) (791:791:791))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (387:387:387) (370:370:370))
        (PORT datac (1264:1264:1264) (1235:1235:1235))
        (PORT datad (1238:1238:1238) (1200:1200:1200))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (413:413:413))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (401:401:401) (391:391:391))
        (PORT datad (353:353:353) (333:333:333))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux40\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (374:374:374))
        (PORT datac (866:866:866) (787:787:787))
        (PORT datad (621:621:621) (575:575:575))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (497:497:497))
        (PORT datad (201:201:201) (225:225:225))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (718:718:718))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (684:684:684) (692:692:692))
        (PORT datad (594:594:594) (545:545:545))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (295:295:295))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (579:579:579) (529:529:529))
        (PORT datad (225:225:225) (260:260:260))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (758:758:758))
        (PORT datab (603:603:603) (548:548:548))
        (PORT datac (710:710:710) (713:713:713))
        (PORT datad (387:387:387) (368:368:368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (298:298:298))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (660:660:660) (607:607:607))
        (PORT datad (221:221:221) (255:255:255))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (943:943:943) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1004:1004:1004))
        (PORT datac (1223:1223:1223) (1182:1182:1182))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (472:472:472))
        (PORT datab (489:489:489) (485:485:485))
        (PORT datac (448:448:448) (459:459:459))
        (PORT datad (437:437:437) (438:438:438))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (788:788:788))
        (PORT datab (675:675:675) (645:645:645))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (687:687:687))
        (PORT datab (286:286:286) (368:368:368))
        (PORT datad (428:428:428) (452:452:452))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datac (286:286:286) (373:373:373))
        (PORT datad (722:722:722) (701:701:701))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (276:276:276))
        (PORT datab (316:316:316) (401:401:401))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (401:401:401))
        (PORT datab (315:315:315) (401:401:401))
        (PORT datac (288:288:288) (375:375:375))
        (PORT datad (270:270:270) (339:339:339))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1373:1373:1373) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (837:837:837) (860:860:860))
        (PORT ena (1373:1373:1373) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1373:1373:1373) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1373:1373:1373) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (408:408:408))
        (PORT datab (449:449:449) (481:481:481))
        (PORT datad (720:720:720) (699:699:699))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (399:399:399))
        (PORT datac (276:276:276) (361:361:361))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (649:649:649) (730:730:730))
        (PORT ena (1373:1373:1373) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (366:366:366))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1373:1373:1373) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (651:651:651) (735:735:735))
        (PORT ena (1373:1373:1373) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (464:464:464))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (723:723:723) (702:702:702))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (662:662:662))
        (PORT datab (1122:1122:1122) (1106:1106:1106))
        (PORT datac (628:628:628) (593:593:593))
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (362:362:362))
        (PORT datad (425:425:425) (450:450:450))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (301:301:301) (382:382:382))
        (PORT datac (750:750:750) (768:768:768))
        (PORT datad (424:424:424) (412:412:412))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (763:763:763))
        (PORT datab (437:437:437) (474:474:474))
        (PORT datac (405:405:405) (397:397:397))
        (PORT datad (617:617:617) (572:572:572))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (395:395:395))
        (PORT datac (955:955:955) (938:938:938))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (735:735:735) (742:742:742))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (791:791:791))
        (PORT datab (916:916:916) (828:828:828))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (808:808:808))
        (PORT datab (250:250:250) (291:291:291))
        (PORT datac (639:639:639) (598:598:598))
        (PORT datad (222:222:222) (258:258:258))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (550:550:550))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (615:615:615) (569:569:569))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (579:579:579) (604:604:604))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux38\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (957:957:957) (940:940:940))
        (PORT datad (718:718:718) (722:722:722))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Decoder2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (471:471:471))
        (PORT datab (487:487:487) (483:483:483))
        (PORT datac (449:449:449) (460:460:460))
        (PORT datad (436:436:436) (437:437:437))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (785:785:785))
        (PORT datab (891:891:891) (806:806:806))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (789:789:789))
        (PORT datab (696:696:696) (685:685:685))
        (PORT datad (733:733:733) (747:747:747))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (410:410:410))
        (PORT datac (927:927:927) (884:884:884))
        (PORT datad (247:247:247) (314:314:314))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (422:422:422))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (283:283:283) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT asdata (649:649:649) (721:721:721))
        (PORT ena (1611:1611:1611) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (403:403:403))
        (PORT datab (458:458:458) (479:479:479))
        (PORT datac (290:290:290) (384:384:384))
        (PORT datad (264:264:264) (332:332:332))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1611:1611:1611) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (338:338:338))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1611:1611:1611) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (249:249:249) (316:316:316))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1611:1611:1611) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (411:411:411))
        (PORT datab (967:967:967) (912:912:912))
        (PORT datad (248:248:248) (315:315:315))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (422:422:422))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1934:1934:1934))
        (PORT asdata (1064:1064:1064) (1058:1058:1058))
        (PORT ena (1526:1526:1526) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (468:468:468))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1526:1526:1526) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (373:373:373))
        (PORT datab (964:964:964) (908:908:908))
        (PORT datac (280:280:280) (355:355:355))
        (PORT datad (383:383:383) (361:361:361))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1183:1183:1183))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (971:971:971) (948:948:948))
        (PORT datad (633:633:633) (587:587:587))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datab (306:306:306) (388:388:388))
        (PORT datac (757:757:757) (777:777:777))
        (PORT datad (420:420:420) (408:408:408))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux37\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (686:686:686) (694:694:694))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (588:588:588))
        (PORT datab (860:860:860) (783:783:783))
        (PORT datac (627:627:627) (575:575:575))
        (PORT datad (202:202:202) (226:226:226))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (826:826:826))
        (PORT datab (300:300:300) (376:376:376))
        (PORT datac (629:629:629) (578:578:578))
        (PORT datad (623:623:623) (577:577:577))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (556:556:556))
        (PORT datab (758:758:758) (743:743:743))
        (PORT datac (639:639:639) (598:598:598))
        (PORT datad (840:840:840) (763:763:763))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (551:551:551))
        (PORT datab (757:757:757) (742:742:742))
        (PORT datac (616:616:616) (570:570:570))
        (PORT datad (869:869:869) (790:790:790))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1402:1402:1402) (1337:1337:1337))
        (PORT datad (226:226:226) (261:261:261))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|nextRoundRobin\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (297:297:297))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (215:215:215))
        (PORT datad (222:222:222) (257:257:257))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (266:266:266) (359:359:359))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1291:1291:1291))
        (PORT d[1] (1370:1370:1370) (1291:1291:1291))
        (PORT d[2] (1370:1370:1370) (1291:1291:1291))
        (PORT d[3] (1370:1370:1370) (1291:1291:1291))
        (PORT d[4] (1343:1343:1343) (1254:1254:1254))
        (PORT d[5] (1343:1343:1343) (1254:1254:1254))
        (PORT d[6] (1343:1343:1343) (1254:1254:1254))
        (PORT d[7] (1343:1343:1343) (1254:1254:1254))
        (PORT d[8] (1370:1370:1370) (1291:1291:1291))
        (PORT d[9] (1370:1370:1370) (1291:1291:1291))
        (PORT d[10] (1370:1370:1370) (1291:1291:1291))
        (PORT d[11] (1370:1370:1370) (1291:1291:1291))
        (PORT d[12] (1343:1343:1343) (1254:1254:1254))
        (PORT d[13] (1343:1343:1343) (1254:1254:1254))
        (PORT d[14] (1343:1343:1343) (1254:1254:1254))
        (PORT d[15] (1343:1343:1343) (1254:1254:1254))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1319:1319:1319))
        (PORT d[1] (1380:1380:1380) (1319:1319:1319))
        (PORT d[2] (1380:1380:1380) (1319:1319:1319))
        (PORT d[3] (1380:1380:1380) (1319:1319:1319))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (752:752:752) (714:714:714))
        (PORT d[1] (833:833:833) (832:832:832))
        (PORT d[2] (977:977:977) (961:961:961))
        (PORT d[3] (713:713:713) (677:677:677))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (PORT stall (1506:1506:1506) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[6\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (365:365:365))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (496:496:496))
        (PORT datad (444:444:444) (467:467:467))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1544:1544:1544))
        (PORT d[1] (1646:1646:1646) (1544:1544:1544))
        (PORT d[2] (1646:1646:1646) (1544:1544:1544))
        (PORT d[3] (1646:1646:1646) (1544:1544:1544))
        (PORT d[4] (1642:1642:1642) (1539:1539:1539))
        (PORT d[5] (1642:1642:1642) (1539:1539:1539))
        (PORT d[6] (1642:1642:1642) (1539:1539:1539))
        (PORT d[7] (1642:1642:1642) (1539:1539:1539))
        (PORT d[8] (1646:1646:1646) (1544:1544:1544))
        (PORT d[9] (1646:1646:1646) (1544:1544:1544))
        (PORT d[10] (1646:1646:1646) (1544:1544:1544))
        (PORT d[11] (1646:1646:1646) (1544:1544:1544))
        (PORT d[12] (1642:1642:1642) (1539:1539:1539))
        (PORT d[13] (1642:1642:1642) (1539:1539:1539))
        (PORT d[14] (1642:1642:1642) (1539:1539:1539))
        (PORT d[15] (1642:1642:1642) (1539:1539:1539))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1629:1629:1629))
        (PORT d[1] (1704:1704:1704) (1629:1629:1629))
        (PORT d[2] (1704:1704:1704) (1629:1629:1629))
        (PORT d[3] (1704:1704:1704) (1629:1629:1629))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (731:731:731))
        (PORT d[1] (808:808:808) (816:816:816))
        (PORT d[2] (803:803:803) (806:806:806))
        (PORT d[3] (699:699:699) (667:667:667))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT stall (1450:1450:1450) (1579:1579:1579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[4\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (625:625:625) (618:618:618))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (809:809:809))
        (PORT datac (698:698:698) (717:717:717))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1556:1556:1556))
        (PORT d[1] (1659:1659:1659) (1556:1556:1556))
        (PORT d[2] (1659:1659:1659) (1556:1556:1556))
        (PORT d[3] (1659:1659:1659) (1556:1556:1556))
        (PORT d[4] (2288:2288:2288) (2160:2160:2160))
        (PORT d[5] (2288:2288:2288) (2160:2160:2160))
        (PORT d[6] (2288:2288:2288) (2160:2160:2160))
        (PORT d[7] (2288:2288:2288) (2160:2160:2160))
        (PORT d[8] (1659:1659:1659) (1556:1556:1556))
        (PORT d[9] (1659:1659:1659) (1556:1556:1556))
        (PORT d[10] (1659:1659:1659) (1556:1556:1556))
        (PORT d[11] (1659:1659:1659) (1556:1556:1556))
        (PORT d[12] (2288:2288:2288) (2160:2160:2160))
        (PORT d[13] (2288:2288:2288) (2160:2160:2160))
        (PORT d[14] (2288:2288:2288) (2160:2160:2160))
        (PORT d[15] (2288:2288:2288) (2160:2160:2160))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1577:1577:1577))
        (PORT d[1] (1660:1660:1660) (1577:1577:1577))
        (PORT d[2] (1660:1660:1660) (1577:1577:1577))
        (PORT d[3] (1660:1660:1660) (1577:1577:1577))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1026:1026:1026) (977:977:977))
        (PORT d[1] (1380:1380:1380) (1332:1332:1332))
        (PORT d[2] (1324:1324:1324) (1277:1277:1277))
        (PORT d[3] (1053:1053:1053) (999:999:999))
        (PORT clk (2215:2215:2215) (2203:2203:2203))
        (PORT stall (1461:1461:1461) (1595:1595:1595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[5\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1285:1285:1285))
        (PORT datab (1607:1607:1607) (1529:1529:1529))
        (PORT datac (651:651:651) (608:608:608))
        (PORT datad (974:974:974) (913:913:913))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (401:401:401))
        (IOPATH dataa combout (382:382:382) (394:394:394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (373:373:373))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1566:1566:1566))
        (PORT d[1] (1670:1670:1670) (1566:1566:1566))
        (PORT d[2] (1670:1670:1670) (1566:1566:1566))
        (PORT d[3] (1670:1670:1670) (1566:1566:1566))
        (PORT d[4] (1672:1672:1672) (1574:1574:1574))
        (PORT d[5] (1672:1672:1672) (1574:1574:1574))
        (PORT d[6] (1672:1672:1672) (1574:1574:1574))
        (PORT d[7] (1672:1672:1672) (1574:1574:1574))
        (PORT d[8] (1670:1670:1670) (1566:1566:1566))
        (PORT d[9] (1670:1670:1670) (1566:1566:1566))
        (PORT d[10] (1670:1670:1670) (1566:1566:1566))
        (PORT d[11] (1670:1670:1670) (1566:1566:1566))
        (PORT d[12] (1672:1672:1672) (1574:1574:1574))
        (PORT d[13] (1672:1672:1672) (1574:1574:1574))
        (PORT d[14] (1672:1672:1672) (1574:1574:1574))
        (PORT d[15] (1672:1672:1672) (1574:1574:1574))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1631:1631:1631))
        (PORT d[1] (1712:1712:1712) (1631:1631:1631))
        (PORT d[2] (1712:1712:1712) (1631:1631:1631))
        (PORT d[3] (1712:1712:1712) (1631:1631:1631))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1171:1171:1171))
        (PORT d[1] (1367:1367:1367) (1336:1336:1336))
        (PORT d[2] (1352:1352:1352) (1309:1309:1309))
        (PORT d[3] (1238:1238:1238) (1155:1155:1155))
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (PORT stall (1746:1746:1746) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[7\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1351:1351:1351))
        (PORT datab (1126:1126:1126) (1127:1127:1127))
        (PORT datac (1268:1268:1268) (1230:1230:1230))
        (PORT datad (1627:1627:1627) (1566:1566:1566))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (370:370:370))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (PORT datad (413:413:413) (441:441:441))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1523:1523:1523))
        (PORT d[1] (1627:1627:1627) (1523:1523:1523))
        (PORT d[2] (1627:1627:1627) (1523:1523:1523))
        (PORT d[3] (1627:1627:1627) (1523:1523:1523))
        (PORT d[4] (1627:1627:1627) (1523:1523:1523))
        (PORT d[5] (1627:1627:1627) (1523:1523:1523))
        (PORT d[6] (1627:1627:1627) (1523:1523:1523))
        (PORT d[7] (1627:1627:1627) (1523:1523:1523))
        (PORT d[8] (1627:1627:1627) (1523:1523:1523))
        (PORT d[9] (1627:1627:1627) (1523:1523:1523))
        (PORT d[10] (1627:1627:1627) (1523:1523:1523))
        (PORT d[11] (1627:1627:1627) (1523:1523:1523))
        (PORT d[12] (1627:1627:1627) (1523:1523:1523))
        (PORT d[13] (1627:1627:1627) (1523:1523:1523))
        (PORT d[14] (1627:1627:1627) (1523:1523:1523))
        (PORT d[15] (1627:1627:1627) (1523:1523:1523))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1616:1616:1616))
        (PORT d[1] (1698:1698:1698) (1616:1616:1616))
        (PORT d[2] (1698:1698:1698) (1616:1616:1616))
        (PORT d[3] (1698:1698:1698) (1616:1616:1616))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (707:707:707))
        (PORT d[1] (799:799:799) (809:809:809))
        (PORT d[2] (781:781:781) (795:795:795))
        (PORT d[3] (725:725:725) (696:696:696))
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (PORT stall (959:959:959) (1038:1038:1038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (364:364:364))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (367:367:367))
        (PORT datac (428:428:428) (454:454:454))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1612:1612:1612))
        (PORT d[1] (1706:1706:1706) (1612:1612:1612))
        (PORT d[2] (1706:1706:1706) (1612:1612:1612))
        (PORT d[3] (1706:1706:1706) (1612:1612:1612))
        (PORT d[4] (1677:1677:1677) (1580:1580:1580))
        (PORT d[5] (1677:1677:1677) (1580:1580:1580))
        (PORT d[6] (1677:1677:1677) (1580:1580:1580))
        (PORT d[7] (1677:1677:1677) (1580:1580:1580))
        (PORT d[8] (1706:1706:1706) (1612:1612:1612))
        (PORT d[9] (1706:1706:1706) (1612:1612:1612))
        (PORT d[10] (1706:1706:1706) (1612:1612:1612))
        (PORT d[11] (1706:1706:1706) (1612:1612:1612))
        (PORT d[12] (1677:1677:1677) (1580:1580:1580))
        (PORT d[13] (1677:1677:1677) (1580:1580:1580))
        (PORT d[14] (1677:1677:1677) (1580:1580:1580))
        (PORT d[15] (1677:1677:1677) (1580:1580:1580))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1646:1646:1646))
        (PORT d[1] (1719:1719:1719) (1646:1646:1646))
        (PORT d[2] (1719:1719:1719) (1646:1646:1646))
        (PORT d[3] (1719:1719:1719) (1646:1646:1646))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1028:1028:1028))
        (PORT d[1] (1375:1375:1375) (1352:1352:1352))
        (PORT d[2] (1306:1306:1306) (1265:1265:1265))
        (PORT d[3] (993:993:993) (946:946:946))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (PORT stall (1589:1589:1589) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (355:355:355))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1849:1849:1849))
        (PORT d[1] (1958:1958:1958) (1849:1849:1849))
        (PORT d[2] (1958:1958:1958) (1849:1849:1849))
        (PORT d[3] (1958:1958:1958) (1849:1849:1849))
        (PORT d[4] (1958:1958:1958) (1849:1849:1849))
        (PORT d[5] (1958:1958:1958) (1849:1849:1849))
        (PORT d[6] (1958:1958:1958) (1849:1849:1849))
        (PORT d[7] (1958:1958:1958) (1849:1849:1849))
        (PORT d[8] (1958:1958:1958) (1849:1849:1849))
        (PORT d[9] (1958:1958:1958) (1849:1849:1849))
        (PORT d[10] (1958:1958:1958) (1849:1849:1849))
        (PORT d[11] (1958:1958:1958) (1849:1849:1849))
        (PORT d[12] (1958:1958:1958) (1849:1849:1849))
        (PORT d[13] (1958:1958:1958) (1849:1849:1849))
        (PORT d[14] (1958:1958:1958) (1849:1849:1849))
        (PORT d[15] (1958:1958:1958) (1849:1849:1849))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1637:1637:1637))
        (PORT d[1] (1710:1710:1710) (1637:1637:1637))
        (PORT d[2] (1710:1710:1710) (1637:1637:1637))
        (PORT d[3] (1710:1710:1710) (1637:1637:1637))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (438:438:438) (425:425:425))
        (PORT d[1] (841:841:841) (844:844:844))
        (PORT d[2] (783:783:783) (791:791:791))
        (PORT d[3] (432:432:432) (418:418:418))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (PORT stall (1034:1034:1034) (1118:1118:1118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4095:4095:4095) (4311:4311:4311))
        (PORT datad (327:327:327) (423:423:423))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datad (247:247:247) (315:315:315))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (268:268:268) (336:336:336))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (351:351:351))
        (PORT datac (251:251:251) (333:333:333))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (472:472:472))
        (PORT datac (1332:1332:1332) (1322:1322:1322))
        (PORT datad (4093:4093:4093) (4307:4307:4307))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (3682:3682:3682) (3874:3874:3874))
        (PORT datad (1198:1198:1198) (1163:1163:1163))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1374:1374:1374) (1353:1353:1353))
        (PORT datac (4099:4099:4099) (4322:4322:4322))
        (PORT datad (336:336:336) (432:432:432))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (3715:3715:3715) (3915:3915:3915))
        (PORT datad (1197:1197:1197) (1162:1162:1162))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (475:475:475))
        (PORT datac (1332:1332:1332) (1322:1322:1322))
        (PORT datad (4094:4094:4094) (4311:4311:4311))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (4276:4276:4276) (4516:4516:4516))
        (PORT datad (1197:1197:1197) (1162:1162:1162))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (476:476:476))
        (PORT datac (1333:1333:1333) (1322:1322:1322))
        (PORT datad (4013:4013:4013) (4203:4203:4203))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (4198:4198:4198) (4430:4430:4430))
        (PORT datad (324:324:324) (420:420:420))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1373:1373:1373) (1351:1351:1351))
        (PORT datac (4044:4044:4044) (4230:4230:4230))
        (PORT datad (330:330:330) (426:426:426))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (4161:4161:4161) (4395:4395:4395))
        (PORT datad (326:326:326) (422:422:422))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1374:1374:1374) (1352:1352:1352))
        (PORT datac (4173:4173:4173) (4403:4403:4403))
        (PORT datad (333:333:333) (430:430:430))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (4132:4132:4132) (4328:4328:4328))
        (PORT datad (1200:1200:1200) (1165:1165:1165))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (465:465:465))
        (PORT datac (1331:1331:1331) (1321:1321:1321))
        (PORT datad (4061:4061:4061) (4276:4276:4276))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DataToSRAM\[0\]\[14\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (479:479:479))
        (PORT datad (4021:4021:4021) (4221:4221:4221))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4216:4216:4216) (4436:4436:4436))
        (PORT datab (365:365:365) (470:470:470))
        (PORT datac (1332:1332:1332) (1321:1321:1321))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (757:757:757) (711:711:711))
        (PORT d[1] (738:738:738) (697:697:697))
        (PORT d[2] (1311:1311:1311) (1221:1221:1221))
        (PORT d[3] (737:737:737) (697:697:697))
        (PORT d[4] (1314:1314:1314) (1227:1227:1227))
        (PORT d[5] (734:734:734) (690:690:690))
        (PORT d[6] (1274:1274:1274) (1187:1187:1187))
        (PORT d[7] (739:739:739) (700:700:700))
        (PORT d[8] (720:720:720) (683:683:683))
        (PORT d[9] (764:764:764) (718:718:718))
        (PORT d[10] (720:720:720) (679:679:679))
        (PORT d[11] (712:712:712) (673:673:673))
        (PORT d[12] (1288:1288:1288) (1185:1185:1185))
        (PORT d[13] (736:736:736) (693:693:693))
        (PORT d[14] (738:738:738) (695:695:695))
        (PORT d[15] (715:715:715) (676:676:676))
        (PORT clk (2238:2238:2238) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1050:1050:1050))
        (PORT d[1] (1030:1030:1030) (1008:1008:1008))
        (PORT d[2] (1028:1028:1028) (1007:1007:1007))
        (PORT d[3] (1490:1490:1490) (1380:1380:1380))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1425:1425:1425))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (PORT d[0] (2093:2093:2093) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (996:996:996))
        (PORT d[1] (1030:1030:1030) (1016:1016:1016))
        (PORT d[2] (1023:1023:1023) (1006:1006:1006))
        (PORT d[3] (970:970:970) (914:914:914))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (PORT stall (1231:1231:1231) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1617:1617:1617))
        (PORT datab (1578:1578:1578) (1540:1540:1540))
        (PORT datac (676:676:676) (635:635:635))
        (PORT datad (696:696:696) (656:656:656))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1081:1081:1081))
        (PORT datab (1717:1717:1717) (1576:1576:1576))
        (PORT datac (1745:1745:1745) (1610:1610:1610))
        (PORT datad (1596:1596:1596) (1549:1549:1549))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1274:1274:1274))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DQ_buffer\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1500:1500:1500))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (1265:1265:1265) (1237:1237:1237))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|SRAM_WE_N\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1504:1504:1504))
        (PORT datab (981:981:981) (910:910:910))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_WE_N)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1391:1391:1391))
        (PORT datab (1958:1958:1958) (1896:1896:1896))
        (PORT datac (979:979:979) (917:917:917))
        (PORT datad (999:999:999) (945:945:945))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (926:926:926))
        (PORT datab (1956:1956:1956) (1895:1895:1895))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (999:999:999) (946:946:946))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1307:1307:1307))
        (PORT datab (751:751:751) (697:697:697))
        (PORT datac (1565:1565:1565) (1507:1507:1507))
        (PORT datad (980:980:980) (924:924:924))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1392:1392:1392))
        (PORT datab (751:751:751) (696:696:696))
        (PORT datac (976:976:976) (913:913:913))
        (PORT datad (671:671:671) (641:641:641))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2419:2419:2419) (2303:2303:2303))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1750:1750:1750) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1391:1391:1391))
        (PORT datab (1955:1955:1955) (1893:1893:1893))
        (PORT datac (1013:1013:1013) (969:969:969))
        (PORT datad (954:954:954) (899:899:899))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1391:1391:1391))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1267:1267:1267) (1210:1210:1210))
        (PORT datad (684:684:684) (640:640:640))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1390:1390:1390))
        (PORT datab (1958:1958:1958) (1896:1896:1896))
        (PORT datac (1005:1005:1005) (949:949:949))
        (PORT datad (996:996:996) (940:940:940))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1082:1082:1082))
        (PORT datab (1708:1708:1708) (1556:1556:1556))
        (PORT datac (1068:1068:1068) (953:953:953))
        (PORT datad (1687:1687:1687) (1535:1535:1535))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (965:965:965))
        (PORT datac (1266:1266:1266) (1237:1237:1237))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1391:1391:1391))
        (PORT datab (1957:1957:1957) (1896:1896:1896))
        (PORT datac (1000:1000:1000) (941:941:941))
        (PORT datad (1008:1008:1008) (954:954:954))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1956:1956:1956) (1894:1894:1894))
        (PORT datac (1015:1015:1015) (956:956:956))
        (PORT datad (1022:1022:1022) (965:965:965))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1303:1303:1303))
        (PORT datab (1605:1605:1605) (1539:1539:1539))
        (PORT datac (983:983:983) (920:920:920))
        (PORT datad (689:689:689) (646:646:646))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1392:1392:1392))
        (PORT datab (710:710:710) (663:663:663))
        (PORT datac (708:708:708) (680:680:680))
        (PORT datad (1016:1016:1016) (962:962:962))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2420:2420:2420) (2304:2304:2304))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1750:1750:1750) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (680:680:680))
        (PORT datab (2169:2169:2169) (2077:2077:2077))
        (PORT datac (1620:1620:1620) (1588:1588:1588))
        (PORT datad (722:722:722) (682:682:682))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (695:695:695))
        (PORT datab (2167:2167:2167) (2075:2075:2075))
        (PORT datac (1238:1238:1238) (1150:1150:1150))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1619:1619:1619))
        (PORT datab (404:404:404) (388:388:388))
        (PORT datac (1530:1530:1530) (1473:1473:1473))
        (PORT datad (709:709:709) (668:668:668))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (705:705:705))
        (PORT datab (407:407:407) (392:392:392))
        (PORT datac (1621:1621:1621) (1589:1589:1589))
        (PORT datad (651:651:651) (617:617:617))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1589:1589:1589) (1547:1547:1547))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1914:1914:1914) (1851:1851:1851))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1511:1511:1511))
        (PORT datab (1033:1033:1033) (965:965:965))
        (PORT datac (1287:1287:1287) (1252:1252:1252))
        (PORT datad (704:704:704) (657:657:657))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1284:1284:1284))
        (PORT datab (1038:1038:1038) (971:971:971))
        (PORT datac (1033:1033:1033) (980:980:980))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1619:1619:1619))
        (PORT datab (1572:1572:1572) (1534:1534:1534))
        (PORT datac (732:732:732) (693:693:693))
        (PORT datad (691:691:691) (643:643:643))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (726:726:726))
        (PORT datab (2168:2168:2168) (2077:2077:2077))
        (PORT datac (663:663:663) (628:628:628))
        (PORT datad (706:706:706) (664:664:664))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1585:1585:1585) (1543:1543:1543))
        (PORT datac (952:952:952) (910:910:910))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1914:1914:1914) (1851:1851:1851))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1391:1391:1391))
        (PORT datab (1957:1957:1957) (1896:1896:1896))
        (PORT datac (1035:1035:1035) (978:978:978))
        (PORT datad (1017:1017:1017) (960:960:960))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1957:1957:1957) (1895:1895:1895))
        (PORT datac (978:978:978) (921:921:921))
        (PORT datad (979:979:979) (919:919:919))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1302:1302:1302))
        (PORT datab (1605:1605:1605) (1539:1539:1539))
        (PORT datac (681:681:681) (636:636:636))
        (PORT datad (696:696:696) (652:652:652))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1392:1392:1392))
        (PORT datab (658:658:658) (633:633:633))
        (PORT datac (994:994:994) (935:935:935))
        (PORT datad (676:676:676) (634:634:634))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (2353:2353:2353) (2228:2228:2228))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1750:1750:1750) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (678:678:678))
        (PORT datab (2168:2168:2168) (2077:2077:2077))
        (PORT datac (1620:1620:1620) (1588:1588:1588))
        (PORT datad (703:703:703) (663:663:663))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (667:667:667))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (932:932:932) (854:854:854))
        (PORT datad (2118:2118:2118) (2037:2037:2037))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (904:904:904))
        (PORT datab (1658:1658:1658) (1619:1619:1619))
        (PORT datac (668:668:668) (628:628:628))
        (PORT datad (2121:2121:2121) (2041:2041:2041))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2155:2155:2155))
        (PORT datab (714:714:714) (673:673:673))
        (PORT datac (583:583:583) (536:536:536))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1586:1586:1586) (1544:1544:1544))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1914:1914:1914) (1851:1851:1851))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (978:978:978))
        (PORT datab (1932:1932:1932) (1869:1869:1869))
        (PORT datac (1943:1943:1943) (1891:1891:1891))
        (PORT datad (1292:1292:1292) (1227:1227:1227))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (942:942:942))
        (PORT datab (1932:1932:1932) (1869:1869:1869))
        (PORT datac (972:972:972) (913:913:913))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (969:969:969))
        (PORT datab (1607:1607:1607) (1555:1555:1555))
        (PORT datac (1851:1851:1851) (1781:1781:1781))
        (PORT datad (673:673:673) (632:632:632))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (976:976:976))
        (PORT datab (721:721:721) (672:672:672))
        (PORT datac (1937:1937:1937) (1884:1884:1884))
        (PORT datad (701:701:701) (669:669:669))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1832:1832:1832))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1960:1960:1960) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (1925:1925:1925))
        (PORT datab (1929:1929:1929) (1866:1866:1866))
        (PORT datac (1312:1312:1312) (1240:1240:1240))
        (PORT datad (945:945:945) (892:892:892))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (966:966:966))
        (PORT datab (1928:1928:1928) (1864:1864:1864))
        (PORT datac (1025:1025:1025) (967:967:967))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1618:1618:1618))
        (PORT datab (1577:1577:1577) (1539:1539:1539))
        (PORT datac (961:961:961) (901:901:901))
        (PORT datad (660:660:660) (620:620:620))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1144:1144:1144))
        (PORT datab (723:723:723) (680:680:680))
        (PORT datac (1942:1942:1942) (1890:1890:1890))
        (PORT datad (642:642:642) (609:609:609))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1836:1836:1836))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1960:1960:1960) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (1920:1920:1920))
        (PORT datab (1927:1927:1927) (1863:1863:1863))
        (PORT datac (1266:1266:1266) (1211:1211:1211))
        (PORT datad (999:999:999) (945:945:945))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (921:921:921))
        (PORT datab (1931:1931:1931) (1868:1868:1868))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (978:978:978) (923:923:923))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (650:650:650))
        (PORT datab (1605:1605:1605) (1552:1552:1552))
        (PORT datac (992:992:992) (933:933:933))
        (PORT datad (1588:1588:1588) (1528:1528:1528))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (1928:1928:1928))
        (PORT datab (728:728:728) (679:679:679))
        (PORT datac (1019:1019:1019) (965:965:965))
        (PORT datad (676:676:676) (648:648:648))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1837:1837:1837))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1960:1960:1960) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (1817:1817:1817))
        (PORT datab (1609:1609:1609) (1557:1557:1557))
        (PORT datac (1191:1191:1191) (1112:1112:1112))
        (PORT datad (1272:1272:1272) (1200:1200:1200))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1899:1899:1899) (1832:1832:1832))
        (PORT datab (1048:1048:1048) (984:984:984))
        (PORT datac (679:679:679) (644:644:644))
        (PORT datad (973:973:973) (916:916:916))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1619:1619:1619))
        (PORT datab (706:706:706) (663:663:663))
        (PORT datac (973:973:973) (918:918:918))
        (PORT datad (1543:1543:1543) (1500:1500:1500))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (1928:1928:1928))
        (PORT datab (684:684:684) (642:642:642))
        (PORT datac (674:674:674) (641:641:641))
        (PORT datad (1000:1000:1000) (947:947:947))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (1835:1835:1835))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1960:1960:1960) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1875:1875:1875))
        (PORT datab (1671:1671:1671) (1631:1631:1631))
        (PORT datac (976:976:976) (918:918:918))
        (PORT datad (1009:1009:1009) (952:952:952))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1880:1880:1880))
        (PORT datab (1004:1004:1004) (956:956:956))
        (PORT datac (700:700:700) (659:659:659))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (1817:1817:1817))
        (PORT datab (1610:1610:1610) (1558:1558:1558))
        (PORT datac (653:653:653) (614:614:614))
        (PORT datad (984:984:984) (926:926:926))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1173:1173:1173))
        (PORT datab (1041:1041:1041) (974:974:974))
        (PORT datac (1630:1630:1630) (1602:1602:1602))
        (PORT datad (678:678:678) (647:647:647))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1877:1877:1877) (1820:1820:1820))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1949:1949:1949) (1879:1879:1879))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (991:991:991))
        (PORT datab (2162:2162:2162) (2068:2068:2068))
        (PORT datac (1620:1620:1620) (1588:1588:1588))
        (PORT datad (966:966:966) (911:911:911))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (971:971:971))
        (PORT datab (2162:2162:2162) (2068:2068:2068))
        (PORT datac (1521:1521:1521) (1410:1410:1410))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (971:971:971))
        (PORT datab (2165:2165:2165) (2072:2072:2072))
        (PORT datac (1620:1620:1620) (1589:1589:1589))
        (PORT datad (931:931:931) (878:878:878))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2153:2153:2153))
        (PORT datab (983:983:983) (927:927:927))
        (PORT datac (682:682:682) (640:640:640))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1586:1586:1586) (1543:1543:1543))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1914:1914:1914) (1851:1851:1851))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1880:1880:1880))
        (PORT datab (1673:1673:1673) (1635:1635:1635))
        (PORT datac (975:975:975) (921:921:921))
        (PORT datad (1023:1023:1023) (963:963:963))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (955:955:955))
        (PORT datab (1004:1004:1004) (947:947:947))
        (PORT datac (1632:1632:1632) (1604:1604:1604))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1930:1930:1930) (1878:1878:1878))
        (PORT datab (1672:1672:1672) (1634:1634:1634))
        (PORT datac (943:943:943) (897:897:897))
        (PORT datad (996:996:996) (937:937:937))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1929:1929:1929) (1877:1877:1877))
        (PORT datab (1019:1019:1019) (953:953:953))
        (PORT datac (646:646:646) (606:606:606))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1822:1822:1822))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1949:1949:1949) (1879:1879:1879))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1880:1880:1880))
        (PORT datab (1673:1673:1673) (1635:1635:1635))
        (PORT datac (967:967:967) (927:927:927))
        (PORT datad (981:981:981) (925:925:925))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1879:1879:1879))
        (PORT datab (688:688:688) (647:647:647))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1002:1002:1002) (945:945:945))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (650:650:650))
        (PORT datab (1620:1620:1620) (1565:1565:1565))
        (PORT datac (689:689:689) (648:648:648))
        (PORT datad (1564:1564:1564) (1520:1520:1520))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (652:652:652))
        (PORT datab (1673:1673:1673) (1635:1635:1635))
        (PORT datac (995:995:995) (936:936:936))
        (PORT datad (696:696:696) (666:666:666))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1877:1877:1877) (1819:1819:1819))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1949:1949:1949) (1879:1879:1879))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (944:944:944))
        (PORT datab (1379:1379:1379) (1385:1385:1385))
        (PORT datac (974:974:974) (911:911:911))
        (PORT datad (1331:1331:1331) (1311:1311:1311))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (1373:1373:1373) (1361:1361:1361))
        (PORT datac (976:976:976) (918:918:918))
        (PORT datad (1243:1243:1243) (1163:1163:1163))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (989:989:989))
        (PORT datab (1378:1378:1378) (1385:1385:1385))
        (PORT datac (1025:1025:1025) (969:969:969))
        (PORT datad (1329:1329:1329) (1309:1309:1309))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (970:970:970))
        (PORT datab (1385:1385:1385) (1393:1393:1393))
        (PORT datac (190:190:190) (218:218:218))
        (PORT datad (698:698:698) (653:653:653))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1882:1882:1882) (1823:1823:1823))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (947:947:947))
        (PORT datab (1383:1383:1383) (1391:1391:1391))
        (PORT datac (1039:1039:1039) (984:984:984))
        (PORT datad (1339:1339:1339) (1320:1320:1320))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1383:1383:1383) (1391:1391:1391))
        (PORT datac (962:962:962) (902:902:902))
        (PORT datad (703:703:703) (659:659:659))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (965:965:965))
        (PORT datab (1381:1381:1381) (1388:1388:1388))
        (PORT datac (993:993:993) (931:931:931))
        (PORT datad (1334:1334:1334) (1314:1314:1314))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (980:980:980))
        (PORT datab (1363:1363:1363) (1350:1350:1350))
        (PORT datac (1514:1514:1514) (1402:1402:1402))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1882:1882:1882) (1822:1822:1822))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (998:998:998))
        (PORT datab (1384:1384:1384) (1392:1392:1392))
        (PORT datac (958:958:958) (903:903:903))
        (PORT datad (1341:1341:1341) (1322:1322:1322))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1282:1282:1282))
        (PORT datab (1370:1370:1370) (1358:1358:1358))
        (PORT datac (1312:1312:1312) (1245:1245:1245))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1157:1157:1157))
        (PORT datab (1380:1380:1380) (1387:1387:1387))
        (PORT datac (1027:1027:1027) (970:970:970))
        (PORT datad (1332:1332:1332) (1313:1313:1313))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (983:983:983))
        (PORT datab (1380:1380:1380) (1387:1387:1387))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (677:677:677) (632:632:632))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (1882:1882:1882) (1823:1823:1823))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1130:1130:1130))
        (PORT datab (1158:1158:1158) (1179:1179:1179))
        (PORT datac (689:689:689) (650:650:650))
        (PORT datad (702:702:702) (651:651:651))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (670:670:670))
        (PORT datab (1159:1159:1159) (1179:1179:1179))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (896:896:896) (826:826:826))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1136:1136:1136))
        (PORT datab (1076:1076:1076) (1013:1013:1013))
        (PORT datac (1117:1117:1117) (1149:1149:1149))
        (PORT datad (921:921:921) (844:844:844))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1133:1133:1133))
        (PORT datab (618:618:618) (570:570:570))
        (PORT datac (925:925:925) (857:857:857))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (1505:1505:1505) (1451:1451:1451))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1139:1139:1139))
        (PORT datab (1159:1159:1159) (1180:1180:1180))
        (PORT datac (678:678:678) (638:638:638))
        (PORT datad (685:685:685) (644:644:644))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (844:844:844))
        (PORT datab (1218:1218:1218) (1103:1103:1103))
        (PORT datac (1118:1118:1118) (1149:1149:1149))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1132:1132:1132))
        (PORT datab (1219:1219:1219) (1119:1119:1119))
        (PORT datac (1117:1117:1117) (1149:1149:1149))
        (PORT datad (970:970:970) (917:917:917))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (705:705:705))
        (PORT datab (407:407:407) (392:392:392))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1077:1077:1077) (1090:1090:1090))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (1510:1510:1510) (1457:1457:1457))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1405:1405:1405))
        (PORT datab (1065:1065:1065) (998:998:998))
        (PORT datac (1346:1346:1346) (1341:1341:1341))
        (PORT datad (954:954:954) (896:896:896))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (683:683:683) (639:639:639))
        (PORT datac (1003:1003:1003) (947:947:947))
        (PORT datad (1355:1355:1355) (1356:1356:1356))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (983:983:983))
        (PORT datab (1340:1340:1340) (1328:1328:1328))
        (PORT datac (1342:1342:1342) (1336:1336:1336))
        (PORT datad (971:971:971) (915:915:915))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1380:1380:1380) (1372:1372:1372))
        (PORT datac (994:994:994) (934:934:934))
        (PORT datad (976:976:976) (918:918:918))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1570:1570:1570) (1506:1506:1506))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1404:1404:1404))
        (PORT datab (1383:1383:1383) (1374:1374:1374))
        (PORT datac (683:683:683) (639:639:639))
        (PORT datad (1005:1005:1005) (954:954:954))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (965:965:965))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1340:1340:1340) (1334:1334:1334))
        (PORT datad (990:990:990) (934:934:934))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (957:957:957))
        (PORT datab (1049:1049:1049) (986:986:986))
        (PORT datac (1349:1349:1349) (1345:1345:1345))
        (PORT datad (1358:1358:1358) (1360:1360:1360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1014:1014:1014) (946:946:946))
        (PORT datac (980:980:980) (921:921:921))
        (PORT datad (1358:1358:1358) (1360:1360:1360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1570:1570:1570) (1505:1505:1505))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1406:1406:1406))
        (PORT datab (1027:1027:1027) (957:957:957))
        (PORT datac (1348:1348:1348) (1343:1343:1343))
        (PORT datad (972:972:972) (913:913:913))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (997:997:997) (936:936:936))
        (PORT datac (1346:1346:1346) (1341:1341:1341))
        (PORT datad (956:956:956) (889:889:889))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1401:1401:1401))
        (PORT datab (1378:1378:1378) (1369:1369:1369))
        (PORT datac (961:961:961) (901:901:901))
        (PORT datad (992:992:992) (937:937:937))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1041:1041:1041) (980:980:980))
        (PORT datac (717:717:717) (671:671:671))
        (PORT datad (1357:1357:1357) (1358:1358:1358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1564:1564:1564) (1500:1500:1500))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1153:1153:1153))
        (PORT datab (452:452:452) (420:420:420))
        (PORT datac (1020:1020:1020) (1025:1025:1025))
        (PORT datad (1216:1216:1216) (1114:1114:1114))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1154:1154:1154))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (895:895:895) (817:817:817))
        (PORT datad (915:915:915) (842:842:842))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1154:1154:1154))
        (PORT datab (773:773:773) (726:726:726))
        (PORT datac (1021:1021:1021) (1027:1027:1027))
        (PORT datad (902:902:902) (826:826:826))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1211:1211:1211))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1020:1020:1020) (1026:1026:1026))
        (PORT datad (983:983:983) (922:922:922))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1029:1029:1029) (1023:1023:1023))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1271:1271:1271))
        (PORT datab (1060:1060:1060) (1063:1063:1063))
        (PORT datac (420:420:420) (398:398:398))
        (PORT datad (1098:1098:1098) (1109:1109:1109))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1155:1155:1155))
        (PORT datab (1162:1162:1162) (1056:1056:1056))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (707:707:707) (671:671:671))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1152:1152:1152))
        (PORT datab (949:949:949) (867:867:867))
        (PORT datac (1018:1018:1018) (1023:1023:1023))
        (PORT datad (706:706:706) (667:667:667))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1133:1133:1133))
        (PORT datab (916:916:916) (853:853:853))
        (PORT datac (1022:1022:1022) (1028:1028:1028))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1022:1022:1022) (1016:1016:1016))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1152:1152:1152))
        (PORT datab (1056:1056:1056) (1058:1058:1058))
        (PORT datac (381:381:381) (369:369:369))
        (PORT datad (1210:1210:1210) (1116:1116:1116))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1153:1153:1153))
        (PORT datab (962:962:962) (881:881:881))
        (PORT datac (744:744:744) (709:709:709))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1153:1153:1153))
        (PORT datab (1056:1056:1056) (1059:1059:1059))
        (PORT datac (691:691:691) (664:664:664))
        (PORT datad (692:692:692) (652:652:652))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (1060:1060:1060) (1063:1063:1063))
        (PORT datac (1260:1260:1260) (1166:1166:1166))
        (PORT datad (733:733:733) (694:694:694))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1028:1028:1028) (1022:1022:1022))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1263:1263:1263))
        (PORT datab (1324:1324:1324) (1293:1293:1293))
        (PORT datac (1328:1328:1328) (1325:1325:1325))
        (PORT datad (991:991:991) (930:930:930))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1033:1033:1033) (968:968:968))
        (PORT datac (1009:1009:1009) (948:948:948))
        (PORT datad (1279:1279:1279) (1259:1259:1259))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (972:972:972))
        (PORT datab (735:735:735) (689:689:689))
        (PORT datac (1337:1337:1337) (1335:1335:1335))
        (PORT datad (1285:1285:1285) (1267:1267:1267))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1375:1375:1375))
        (PORT datab (1033:1033:1033) (979:979:979))
        (PORT datac (949:949:949) (904:904:904))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1516:1516:1516))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1133:1133:1133))
        (PORT datab (1067:1067:1067) (1004:1004:1004))
        (PORT datac (1117:1117:1117) (1148:1148:1148))
        (PORT datad (1009:1009:1009) (957:957:957))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (981:981:981))
        (PORT datab (1008:1008:1008) (948:948:948))
        (PORT datac (1117:1117:1117) (1149:1149:1149))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (975:975:975))
        (PORT datab (1335:1335:1335) (1306:1306:1306))
        (PORT datac (1338:1338:1338) (1337:1337:1337))
        (PORT datad (653:653:653) (618:618:618))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1033:1033:1033))
        (PORT datab (732:732:732) (703:703:703))
        (PORT datac (973:973:973) (918:918:918))
        (PORT datad (682:682:682) (648:648:648))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (377:377:377))
        (PORT datab (1281:1281:1281) (1234:1234:1234))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1434:1434:1434))
        (PORT datab (1431:1431:1431) (1422:1422:1422))
        (PORT datac (718:718:718) (694:694:694))
        (PORT datad (712:712:712) (672:672:672))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1438:1438:1438) (1429:1429:1429))
        (PORT datac (709:709:709) (685:685:685))
        (PORT datad (916:916:916) (826:826:826))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1436:1436:1436))
        (PORT datab (455:455:455) (425:425:425))
        (PORT datac (903:903:903) (832:832:832))
        (PORT datad (1384:1384:1384) (1386:1386:1386))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1440:1440:1440))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1230:1230:1230) (1159:1159:1159))
        (PORT datad (927:927:927) (846:846:846))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1360:1360:1360) (1343:1343:1343))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (591:591:591))
        (PORT datab (1435:1435:1435) (1426:1426:1426))
        (PORT datac (1392:1392:1392) (1401:1401:1401))
        (PORT datad (713:713:713) (672:672:672))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (726:726:726) (698:698:698))
        (PORT datac (1394:1394:1394) (1403:1403:1403))
        (PORT datad (711:711:711) (675:675:675))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (888:888:888))
        (PORT datab (1430:1430:1430) (1420:1420:1420))
        (PORT datac (1385:1385:1385) (1392:1392:1392))
        (PORT datad (908:908:908) (833:833:833))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1433:1433:1433) (1424:1424:1424))
        (PORT datac (735:735:735) (697:697:697))
        (PORT datad (696:696:696) (654:654:654))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1359:1359:1359) (1341:1341:1341))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1433:1433:1433))
        (PORT datab (455:455:455) (424:424:424))
        (PORT datac (893:893:893) (833:833:833))
        (PORT datad (1382:1382:1382) (1383:1383:1383))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1086:1086:1086) (1026:1026:1026))
        (PORT datac (1389:1389:1389) (1396:1396:1396))
        (PORT datad (1148:1148:1148) (1041:1041:1041))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1439:1439:1439))
        (PORT datab (1434:1434:1434) (1425:1425:1425))
        (PORT datac (723:723:723) (684:684:684))
        (PORT datad (722:722:722) (689:689:689))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (866:866:866))
        (PORT datab (1432:1432:1432) (1422:1422:1422))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (692:692:692) (651:651:651))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1364:1364:1364) (1348:1348:1348))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (392:392:392))
        (PORT datab (1329:1329:1329) (1299:1299:1299))
        (PORT datac (1332:1332:1332) (1330:1330:1330))
        (PORT datad (699:699:699) (658:658:658))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1370:1370:1370))
        (PORT datab (976:976:976) (889:889:889))
        (PORT datac (932:932:932) (852:852:852))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1441:1441:1441))
        (PORT datab (1029:1029:1029) (971:971:971))
        (PORT datac (956:956:956) (903:903:903))
        (PORT datad (1387:1387:1387) (1390:1390:1390))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (670:670:670))
        (PORT datab (970:970:970) (888:888:888))
        (PORT datac (670:670:670) (630:630:630))
        (PORT datad (1290:1290:1290) (1273:1273:1273))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1517:1517:1517))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1373:1373:1373))
        (PORT datab (1332:1332:1332) (1303:1303:1303))
        (PORT datac (977:977:977) (919:919:919))
        (PORT datad (1233:1233:1233) (1155:1155:1155))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (952:952:952))
        (PORT datab (1273:1273:1273) (1201:1201:1201))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1286:1286:1286) (1269:1269:1269))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1379:1379:1379))
        (PORT datab (1337:1337:1337) (1309:1309:1309))
        (PORT datac (1247:1247:1247) (1145:1145:1145))
        (PORT datad (661:661:661) (624:624:624))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1367:1367:1367))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (1007:1007:1007) (952:952:952))
        (PORT datad (981:981:981) (927:927:927))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1514:1514:1514))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (663:663:663))
        (PORT datab (1110:1110:1110) (1102:1102:1102))
        (PORT datac (1048:1048:1048) (1046:1046:1046))
        (PORT datad (1037:1037:1037) (987:987:987))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1009:1009:1009))
        (PORT datab (1114:1114:1114) (1107:1107:1107))
        (PORT datac (1013:1013:1013) (960:960:960))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1012:1012:1012))
        (PORT datab (1111:1111:1111) (1104:1104:1104))
        (PORT datac (1050:1050:1050) (1048:1048:1048))
        (PORT datad (994:994:994) (939:939:939))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (949:949:949))
        (PORT datab (1041:1041:1041) (975:975:975))
        (PORT datac (1054:1054:1054) (1052:1052:1052))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (251:251:251))
        (PORT datac (1290:1290:1290) (1255:1255:1255))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1081:1081:1081))
        (PORT datab (1110:1110:1110) (1103:1103:1103))
        (PORT datac (999:999:999) (943:943:943))
        (PORT datad (667:667:667) (626:626:626))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1112:1112:1112) (1105:1105:1105))
        (PORT datac (1014:1014:1014) (962:962:962))
        (PORT datad (1262:1262:1262) (1164:1164:1164))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1368:1368:1368))
        (PORT datab (1328:1328:1328) (1297:1297:1297))
        (PORT datac (996:996:996) (943:943:943))
        (PORT datad (1003:1003:1003) (946:946:946))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (942:942:942))
        (PORT datab (1271:1271:1271) (1173:1173:1173))
        (PORT datac (1053:1053:1053) (1051:1051:1051))
        (PORT datad (597:597:597) (552:552:552))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1289:1289:1289) (1254:1254:1254))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (PORT datab (297:297:297) (372:372:372))
        (PORT datac (250:250:250) (321:321:321))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDG\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (343:343:343))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDG\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3966:3966:3966) (4197:4197:4197))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataReady\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (910:910:910))
        (PORT datac (601:601:601) (552:552:552))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[0\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3195:3195:3195) (3145:3145:3145))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[0\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1815:1815:1815) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (816:816:816))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1917:1917:1917))
        (PORT asdata (4427:4427:4427) (4686:4686:4686))
        (PORT ena (1288:1288:1288) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[1\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3109:3109:3109) (2998:2998:2998))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1815:1815:1815) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1917:1917:1917))
        (PORT asdata (4420:4420:4420) (4684:4684:4684))
        (PORT ena (1288:1288:1288) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[2\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3039:3039:3039) (2927:2927:2927))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[2\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1815:1815:1815) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1917:1917:1917))
        (PORT asdata (4398:4398:4398) (4640:4640:4640))
        (PORT ena (1288:1288:1288) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[3\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3181:3181:3181) (3054:3054:3054))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[3\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1815:1815:1815) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (816:816:816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4098:4098:4098) (4371:4371:4371))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1288:1288:1288) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[4\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3040:3040:3040) (2943:2943:2943))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[4\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1815:1815:1815) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1917:1917:1917))
        (PORT asdata (4395:4395:4395) (4645:4645:4645))
        (PORT ena (1288:1288:1288) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[5\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3139:3139:3139) (2999:2999:2999))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[5\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1815:1815:1815) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1921:1921:1921))
        (PORT asdata (4337:4337:4337) (4591:4591:4591))
        (PORT ena (1291:1291:1291) (1223:1223:1223))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[6\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3118:3118:3118) (2945:2945:2945))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[6\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1838:1838:1838) (1750:1750:1750))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (816:816:816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3607:3607:3607) (3826:3826:3826))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1288:1288:1288) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[7\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3019:3019:3019) (2896:2896:2896))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[7\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1815:1815:1815) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (676:676:676) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3371:3371:3371) (3560:3560:3560))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1288:1288:1288) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[8\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3122:3122:3122) (2995:2995:2995))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[8\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1815:1815:1815) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (656:656:656) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3431:3431:3431) (3624:3624:3624))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1291:1291:1291) (1223:1223:1223))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[9\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (3130:3130:3130) (3037:3037:3037))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[9\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1607:1607:1607) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (666:666:666) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3629:3629:3629) (3824:3824:3824))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1291:1291:1291) (1223:1223:1223))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[10\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3036:3036:3036) (2935:2935:2935))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[10\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1607:1607:1607) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (666:666:666) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1921:1921:1921))
        (PORT asdata (4150:4150:4150) (4358:4358:4358))
        (PORT ena (1291:1291:1291) (1223:1223:1223))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[11\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3053:3053:3053) (2930:2930:2930))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[11\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1607:1607:1607) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (646:646:646) (818:818:818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3974:3974:3974) (4159:4159:4159))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1291:1291:1291) (1223:1223:1223))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[12\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (3224:3224:3224) (3203:3203:3203))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[12\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1607:1607:1607) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1921:1921:1921))
        (PORT asdata (4383:4383:4383) (4625:4625:4625))
        (PORT ena (1291:1291:1291) (1223:1223:1223))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[13\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3204:3204:3204) (3085:3085:3085))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[13\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1592:1592:1592) (1530:1530:1530))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (816:816:816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4027:4027:4027) (4272:4272:4272))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1288:1288:1288) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[14\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2923:2923:2923) (2763:2763:2763))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[14\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1607:1607:1607) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_DQ\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DataFromSRAM\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1921:1921:1921))
        (PORT asdata (4375:4375:4375) (4614:4614:4614))
        (PORT ena (1291:1291:1291) (1223:1223:1223))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LEDR\[15\]\~reg0feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (3066:3066:3066) (2945:2945:2945))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LEDR\[15\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1607:1607:1607) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
)
