-- VHDL for IBM SMS ALD page 12.12.63.1
-- Title: E CYCLE REQUESTED
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/29/2020 2:09:21 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_63_1_E_CYCLE_REQUESTED is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		MS_E1_REG_WORD_SEPARATOR:	 in STD_LOGIC;
		MS_E_CH_INT_END_OF_TRANSFER:	 in STD_LOGIC;
		MS_E2_REG_FULL:	 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_E1_REG_FULL:	 in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRANSFER:	 in STD_LOGIC;
		MS_E1_REG_FULL:	 in STD_LOGIC;
		MS_E_CH_READY_A:	 out STD_LOGIC;
		MS_E_CH_READY_B:	 out STD_LOGIC;
		MS_E_CH_READY_C:	 out STD_LOGIC);
end ALD_12_12_63_1_E_CYCLE_REQUESTED;

architecture behavioral of ALD_12_12_63_1_E_CYCLE_REQUESTED is 

	signal OUT_3A_B: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_3C_F: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_3F_F: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_3H_R: STD_LOGIC;
	signal OUT_4I_B: STD_LOGIC;
	signal OUT_3I_F: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;

begin

	OUT_3A_B <= NOT MS_E2_REG_FULL;
	OUT_3B_D <= NOT(PS_E_CH_OUTPUT_MODE AND MS_E_CH_INT_END_OF_TRANSFER AND PS_E_CH_IN_PROCESS );
	OUT_3C_F <= NOT MS_E1_REG_WORD_SEPARATOR;
	OUT_3D_R <= NOT MS_E1_REG_WORD_SEPARATOR;
	OUT_3E_E <= NOT(PS_E_CH_INPUT_MODE AND MS_E_CH_INT_END_OF_TRANSFER AND PS_E_CH_IN_PROCESS );
	OUT_3F_F <= NOT PS_E1_REG_FULL;
	OUT_3G_C <= NOT(MS_E_CH_INT_END_OF_TRANSFER AND PS_E_CH_INPUT_MODE AND PS_E_CH_IN_PROCESS );
	OUT_3H_R <= NOT PS_E_CH_EXT_END_OF_TRANSFER;
	OUT_4I_B <= NOT MS_E2_REG_FULL;
	OUT_3I_F <= NOT MS_E1_REG_FULL;
	OUT_DOT_1A <= OUT_3A_B OR OUT_3B_D OR OUT_3C_F;
	OUT_DOT_3E <= OUT_3D_R OR OUT_3E_E OR OUT_3F_F;
	OUT_DOT_3G <= OUT_3G_C OR OUT_3H_R OR OUT_4I_B OR OUT_3I_F;

	MS_E_CH_READY_A <= OUT_DOT_1A;
	MS_E_CH_READY_B <= OUT_DOT_3E;
	MS_E_CH_READY_C <= OUT_DOT_3G;


end;
