Running in Lattice mode

Starting:    D:\LSCC\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     D:\LSCC\diamond\3.12\synpbase
Hostname:    PETITEPC
Date:        Mon Oct  4 11:12:00 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch Multp04x02_Top_Multp_synplify.tcl
ProductType: synplify_pro




log file: "D:\Clases\Arqui\Multp04x02\Top_Multp\Multp04x02_Top_Multp.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Mon Oct  4 11:12:01 2021

Return Code: 0
Run Time:00h:00m:00s
log file: "D:\Clases\Arqui\Multp04x02\Top_Multp\Multp04x02_Top_Multp.srr"
Running: Top_Multp in foreground

Running proj_1|Top_Multp

Running Flow: compile (Compile) on proj_1|Top_Multp
# Mon Oct  4 11:12:02 2021

Running Flow: compile_flow (Compile Process) on proj_1|Top_Multp
# Mon Oct  4 11:12:02 2021

Running: compiler (Compile Input) on proj_1|Top_Multp
# Mon Oct  4 11:12:02 2021
Copied D:\Clases\Arqui\Multp04x02\Top_Multp\synwork\Multp04x02_Top_Multp_comp.srs to D:\Clases\Arqui\Multp04x02\Top_Multp\Multp04x02_Top_Multp.srs

compiler completed
# Mon Oct  4 11:12:04 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|Top_Multp
# Mon Oct  4 11:12:04 2021

multi_srs_gen completed
# Mon Oct  4 11:12:04 2021

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Clases\Arqui\Multp04x02\Top_Multp\synwork\Multp04x02_Top_Multp_mult.srs to D:\Clases\Arqui\Multp04x02\Top_Multp\Multp04x02_Top_Multp.srs
Copied D:\Clases\Arqui\Multp04x02\Top_Multp\Multp04x02_Top_Multp.srr to D:\Clases\Arqui\Multp04x02\Top_Multp\Multp04x02_Top_Multp.srf
Complete: Compile Process on proj_1|Top_Multp

Running: premap (Premap) on proj_1|Top_Multp
# Mon Oct  4 11:12:04 2021

premap completed
# Mon Oct  4 11:12:07 2021

Return Code: 0
Run Time:00h:00m:03s
Complete: Compile on proj_1|Top_Multp

Running Flow: map (Map) on proj_1|Top_Multp
# Mon Oct  4 11:12:07 2021

Running: fpga_mapper (Map & Optimize) on proj_1|Top_Multp
# Mon Oct  4 11:12:07 2021
Copied D:\Clases\Arqui\Multp04x02\Top_Multp\synwork\Multp04x02_Top_Multp_m.srm to D:\Clases\Arqui\Multp04x02\Top_Multp\Multp04x02_Top_Multp.srm

fpga_mapper completed with warnings
# Mon Oct  4 11:12:09 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|Top_Multp
Copied D:\Clases\Arqui\Multp04x02\Top_Multp\Multp04x02_Top_Multp.srr to D:\Clases\Arqui\Multp04x02\Top_Multp\Multp04x02_Top_Multp.srf
Complete: Logic Synthesis on proj_1|Top_Multp
TCL script complete: "Multp04x02_Top_Multp_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Clases\Arqui\Multp04x02\Top_Multp\proj_1.prj
batch mode default:no
