{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545638262283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545638262283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 24 15:57:42 2018 " "Processing started: Mon Dec 24 15:57:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545638262283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545638262283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map gcd -c gcd_qsim --generate_functional_sim_netlist " "Command: quartus_map gcd -c gcd_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545638262283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1545638262519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gcd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gcd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 gcd_datapath " "Found entity 1: gcd_datapath" {  } { { "rtl/gcd_datapath.v" "" { Text "L:/FPGA_Proj/My_GCD/rtl/gcd_datapath.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545638262573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545638262573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gcd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gcd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gcd_control " "Found entity 1: gcd_control" {  } { { "rtl/gcd_control.v" "" { Text "L:/FPGA_Proj/My_GCD/rtl/gcd_control.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545638262580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545638262580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gcd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 gcd " "Found entity 1: gcd" {  } { { "rtl/gcd.v" "" { Text "L:/FPGA_Proj/My_GCD/rtl/gcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545638262580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545638262580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gcd " "Elaborating entity \"gcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545638262612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd_datapath gcd_datapath:U1 " "Elaborating entity \"gcd_datapath\" for hierarchy \"gcd_datapath:U1\"" {  } { { "rtl/gcd.v" "U1" { Text "L:/FPGA_Proj/My_GCD/rtl/gcd.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545638262619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd_control gcd_control:U2 " "Elaborating entity \"gcd_control\" for hierarchy \"gcd_control:U2\"" {  } { { "rtl/gcd.v" "U2" { Text "L:/FPGA_Proj/My_GCD/rtl/gcd.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545638262624 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gcd_control.v(103) " "Verilog HDL Case Statement warning at gcd_control.v(103): incomplete case statement has no default case item" {  } { { "rtl/gcd_control.v" "" { Text "L:/FPGA_Proj/My_GCD/rtl/gcd_control.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1545638262624 "|gcd|gcd_control:U2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gcd_control.v(103) " "Verilog HDL Case Statement information at gcd_control.v(103): all case item expressions in this case statement are onehot" {  } { { "rtl/gcd_control.v" "" { Text "L:/FPGA_Proj/My_GCD/rtl/gcd_control.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1545638262624 "|gcd|gcd_control:U2"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545638262712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 24 15:57:42 2018 " "Processing ended: Mon Dec 24 15:57:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545638262712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545638262712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545638262712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545638262712 ""}
