{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683219477854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683219477855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 10:57:57 2023 " "Processing started: Thu May  4 10:57:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683219477855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683219477855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 2048_Game -c 2048_Game " "Command: quartus_sta 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683219477855 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683219477919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683219478379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683219478380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219478408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219478408 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1683219478750 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048_Game.sdc " "Synopsys Design Constraints File file not found: '2048_Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683219478810 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219478810 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683219478813 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683219478813 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683219478813 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683219478813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219478813 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button:b_bottom\|out button:b_bottom\|out " "create_clock -period 1.000 -name button:b_bottom\|out button:b_bottom\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683219478814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:controller_vga\|counter_x\[0\] vga_controller:controller_vga\|counter_x\[0\] " "create_clock -period 1.000 -name vga_controller:controller_vga\|counter_x\[0\] vga_controller:controller_vga\|counter_x\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683219478814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.RESET state.RESET " "create_clock -period 1.000 -name state.RESET state.RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683219478814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:controller_vga\|counter_y\[0\] vga_controller:controller_vga\|counter_y\[0\] " "create_clock -period 1.000 -name vga_controller:controller_vga\|counter_y\[0\] vga_controller:controller_vga\|counter_y\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683219478814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rng:random_number\|out_vals\[0\] rng:random_number\|out_vals\[0\] " "create_clock -period 1.000 -name rng:random_number\|out_vals\[0\] rng:random_number\|out_vals\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683219478814 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683219478814 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219478819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219478819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219478819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: game_state\|Equal11~1  from: dataf  to: combout " "Cell: game_state\|Equal11~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219478819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: game_state\|Equal23~0  from: dataf  to: combout " "Cell: game_state\|Equal23~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219478819 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683219478819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683219478823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683219478823 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683219478824 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683219478834 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683219478898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683219478898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.368 " "Worst-case setup slack is -15.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.368            -265.916 vga_controller:controller_vga\|counter_y\[0\]  " "  -15.368            -265.916 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.158            -215.006 vga_controller:controller_vga\|counter_x\[0\]  " "  -15.158            -215.006 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.533             -21.625 state.RESET  " "  -14.533             -21.625 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.517             -16.071 button:b_bottom\|out  " "  -13.517             -16.071 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.411             -21.524 rng:random_number\|out_vals\[0\]  " "  -13.411             -21.524 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.282            -144.570 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.282            -144.570 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.639            -335.245 clk  " "   -4.639            -335.245 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219478899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.123 " "Worst-case hold slack is -3.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.123              -7.634 clk  " "   -3.123              -7.634 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204              -0.204 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.204              -0.204 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.042 rng:random_number\|out_vals\[0\]  " "   -0.042              -0.042 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 vga_controller:controller_vga\|counter_y\[0\]  " "    0.473               0.000 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.658               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.485               0.000 button:b_bottom\|out  " "    1.485               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.673               0.000 state.RESET  " "    2.673               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219478914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.942 " "Worst-case recovery slack is 16.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.942               0.000 clk  " "   16.942               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219478919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.651 " "Worst-case removal slack is 1.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.651               0.000 clk  " "    1.651               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219478923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.060 " "Worst-case minimum pulse width slack is -1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060              -8.621 rng:random_number\|out_vals\[0\]  " "   -1.060              -8.621 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.321 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.165              -0.321 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.104 vga_controller:controller_vga\|counter_y\[0\]  " "   -0.080              -0.104 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 state.RESET  " "    0.298               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 button:b_bottom\|out  " "    0.364               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.392               0.000 clk  " "    9.392               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.304               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.304               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219478926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219478926 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683219478953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683219478978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683219479957 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219480086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219480086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219480086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: game_state\|Equal11~1  from: dataf  to: combout " "Cell: game_state\|Equal11~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219480086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: game_state\|Equal23~0  from: dataf  to: combout " "Cell: game_state\|Equal23~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219480086 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683219480086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683219480086 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683219480112 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683219480112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.182 " "Worst-case setup slack is -15.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.182            -263.740 vga_controller:controller_vga\|counter_y\[0\]  " "  -15.182            -263.740 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.965            -212.516 vga_controller:controller_vga\|counter_x\[0\]  " "  -14.965            -212.516 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.188             -21.517 state.RESET  " "  -14.188             -21.517 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.171             -21.191 rng:random_number\|out_vals\[0\]  " "  -13.171             -21.191 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.162             -15.850 button:b_bottom\|out  " "  -13.162             -15.850 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.678            -131.934 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.678            -131.934 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.442            -308.545 clk  " "   -4.442            -308.545 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219480114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.221 " "Worst-case hold slack is -3.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.221              -8.159 clk  " "   -3.221              -8.159 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -0.111 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.111              -0.111 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 rng:random_number\|out_vals\[0\]  " "    0.103               0.000 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.228               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 vga_controller:controller_vga\|counter_y\[0\]  " "    0.548               0.000 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.584               0.000 button:b_bottom\|out  " "    1.584               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.736               0.000 state.RESET  " "    2.736               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219480131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.065 " "Worst-case recovery slack is 17.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.065               0.000 clk  " "   17.065               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219480135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.555 " "Worst-case removal slack is 1.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.555               0.000 clk  " "    1.555               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219480139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.097 " "Worst-case minimum pulse width slack is -1.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097              -9.060 rng:random_number\|out_vals\[0\]  " "   -1.097              -9.060 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.466 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.193              -0.466 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.063 vga_controller:controller_vga\|counter_y\[0\]  " "   -0.053              -0.063 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 state.RESET  " "    0.313               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 button:b_bottom\|out  " "    0.348               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.316               0.000 clk  " "    9.316               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.257               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.257               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219480144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219480144 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683219480166 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683219480272 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683219481143 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: game_state\|Equal11~1  from: dataf  to: combout " "Cell: game_state\|Equal11~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: game_state\|Equal23~0  from: dataf  to: combout " "Cell: game_state\|Equal23~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481268 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683219481268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683219481269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683219481283 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683219481283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.861 " "Worst-case setup slack is -8.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.861             -11.781 state.RESET  " "   -8.861             -11.781 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.785            -148.072 vga_controller:controller_vga\|counter_y\[0\]  " "   -8.785            -148.072 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.535              -9.679 button:b_bottom\|out  " "   -8.535              -9.679 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.419            -116.965 vga_controller:controller_vga\|counter_x\[0\]  " "   -8.419            -116.965 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.333             -13.450 rng:random_number\|out_vals\[0\]  " "   -8.333             -13.450 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.549            -110.052 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.549            -110.052 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015            -227.180 clk  " "   -3.015            -227.180 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.760 " "Worst-case hold slack is -1.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760              -4.349 clk  " "   -1.760              -4.349 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -0.182 rng:random_number\|out_vals\[0\]  " "   -0.182              -0.182 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.159 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.159              -0.159 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 vga_controller:controller_vga\|counter_y\[0\]  " "    0.028               0.000 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.300               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 button:b_bottom\|out  " "    1.014               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.463               0.000 state.RESET  " "    1.463               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.919 " "Worst-case recovery slack is 17.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.919               0.000 clk  " "   17.919               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.036 " "Worst-case removal slack is 1.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036               0.000 clk  " "    1.036               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.327 " "Worst-case minimum pulse width slack is -0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -1.451 rng:random_number\|out_vals\[0\]  " "   -0.327              -1.451 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.032 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.018              -0.032 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 vga_controller:controller_vga\|counter_y\[0\]  " "    0.059               0.000 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 button:b_bottom\|out  " "    0.391               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 state.RESET  " "    0.392               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.406               0.000 clk  " "    9.406               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.556               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.556               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481314 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683219481336 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: game_state\|Equal11~1  from: dataf  to: combout " "Cell: game_state\|Equal11~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: game_state\|Equal23~0  from: dataf  to: combout " "Cell: game_state\|Equal23~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683219481480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683219481480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683219481481 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683219481494 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683219481494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.171 " "Worst-case setup slack is -8.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.171            -138.533 vga_controller:controller_vga\|counter_y\[0\]  " "   -8.171            -138.533 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.907             -10.748 state.RESET  " "   -7.907             -10.748 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.801            -108.621 vga_controller:controller_vga\|counter_x\[0\]  " "   -7.801            -108.621 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.641              -8.810 button:b_bottom\|out  " "   -7.641              -8.810 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.491             -11.999 rng:random_number\|out_vals\[0\]  " "   -7.491             -11.999 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.387             -86.785 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.387             -86.785 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433            -178.041 clk  " "   -2.433            -178.041 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.756 " "Worst-case hold slack is -1.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756              -4.534 clk  " "   -1.756              -4.534 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -0.099 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.099              -0.099 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.041 rng:random_number\|out_vals\[0\]  " "   -0.041              -0.041 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 vga_controller:controller_vga\|counter_y\[0\]  " "    0.098               0.000 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.293               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 button:b_bottom\|out  " "    1.076               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.446               0.000 state.RESET  " "    1.446               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.163 " "Worst-case recovery slack is 18.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.163               0.000 clk  " "   18.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.931 " "Worst-case removal slack is 0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 clk  " "    0.931               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.267 " "Worst-case minimum pulse width slack is -0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -1.054 rng:random_number\|out_vals\[0\]  " "   -0.267              -1.054 rng:random_number\|out_vals\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 vga_controller:controller_vga\|counter_x\[0\]  " "    0.043               0.000 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 vga_controller:controller_vga\|counter_y\[0\]  " "    0.121               0.000 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 button:b_bottom\|out  " "    0.399               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 state.RESET  " "    0.409               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.410               0.000 clk  " "    9.410               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.543               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.543               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683219481523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683219481523 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683219482518 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683219482532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5331 " "Peak virtual memory: 5331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683219482595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 10:58:02 2023 " "Processing ended: Thu May  4 10:58:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683219482595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683219482595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683219482595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683219482595 ""}
