Timing Analyzer report for TOP
Tue Jan  7 19:15:53 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_Clk'
 13. Slow 1200mV 85C Model Hold: 'i_Clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_Clk'
 22. Slow 1200mV 0C Model Hold: 'i_Clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_Clk'
 30. Fast 1200mV 0C Model Hold: 'i_Clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TOP                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_Clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 187.58 MHz ; 187.58 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_Clk ; -4.331 ; -933.845           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_Clk ; 0.432 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_Clk ; -3.000 ; -487.762                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_Clk'                                                                                                                       ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.331 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.250      ;
; -4.275 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.183      ;
; -4.271 ; UART_RX:UART_RX_inst|r_Clk_Count[12] ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.625     ; 4.647      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.199 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.118      ;
; -4.194 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.102      ;
; -4.164 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.346      ; 5.511      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.153 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.072      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.149 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.068      ;
; -4.148 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.056      ;
; -4.144 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.052      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.139 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 5.058      ;
; -4.138 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.346      ; 5.485      ;
; -4.106 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.347      ; 5.454      ;
; -4.092 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.346      ; 5.439      ;
; -4.088 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.346      ; 5.435      ;
; -4.083 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.991      ;
; -4.080 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.347      ; 5.428      ;
; -4.034 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.347      ; 5.382      ;
; -4.030 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.347      ; 5.378      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -4.005 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.924      ;
; -3.988 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.356      ;
; -3.988 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.356      ;
; -3.988 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.356      ;
; -3.988 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.356      ;
; -3.988 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.356      ;
; -3.988 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.356      ;
; -3.988 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.356      ;
; -3.988 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.356      ;
; -3.974 ; UART_TX:UART_TX_inst|r_Byte_Index[0] ; UART_TX:UART_TX_inst|r_TX_Data[6]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.912      ;
; -3.971 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.438      ; 5.410      ;
; -3.971 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.438      ; 5.410      ;
; -3.964 ; UART_RX:UART_RX_inst|r_MEM_Index[2]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.594     ; 4.371      ;
; -3.962 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.881      ;
; -3.962 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.881      ;
; -3.962 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.881      ;
; -3.962 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.881      ;
; -3.962 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.881      ;
; -3.962 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.881      ;
; -3.962 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.881      ;
; -3.962 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.881      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_Clk'                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.510 ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.103      ; 0.825      ;
; 0.517 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.810      ;
; 0.527 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.821      ;
; 0.562 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.855      ;
; 0.574 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.867      ;
; 0.608 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.434      ;
; 0.615 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.441      ;
; 0.627 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[11][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.167      ; 1.006      ;
; 0.627 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.453      ;
; 0.724 ; UART_RX:UART_RX_inst|MEM_UART[0][1]           ; UART_TX:UART_TX_inst|r_TX_Data[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 1.037      ;
; 0.739 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.031      ;
; 0.745 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.574      ;
; 0.748 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.574      ;
; 0.749 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 1.062      ;
; 0.749 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.042      ;
; 0.751 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.103      ; 1.066      ;
; 0.764 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.593      ;
; 0.769 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 1.083      ;
; 0.770 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 1.084      ;
; 0.785 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.080      ;
; 0.787 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.083      ;
; 0.792 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.086      ;
; 0.797 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.090      ;
; 0.808 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.102      ;
; 0.818 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.111      ;
; 0.818 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.111      ;
; 0.823 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.116      ;
; 0.860 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.153      ;
; 0.888 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.714      ;
; 0.890 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.100      ; 1.202      ;
; 0.899 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.687      ;
; 0.901 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.689      ;
; 0.902 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.690      ;
; 0.902 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.195      ;
; 0.903 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.691      ;
; 0.905 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.693      ;
; 0.907 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.695      ;
; 0.908 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.696      ;
; 0.938 ; UART_RX:UART_RX_inst|MEM_UART[14][4]          ; UART_TX:UART_TX_inst|r_TX_Block[116]          ; i_Clk        ; i_Clk       ; 0.000        ; -0.357     ; 0.793      ;
; 0.941 ; UART_RX:UART_RX_inst|MEM_UART[10][6]          ; UART_TX:UART_TX_inst|r_TX_Block[86]           ; i_Clk        ; i_Clk       ; 0.000        ; -0.357     ; 0.796      ;
; 0.952 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.778      ;
; 0.961 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[5][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.149      ; 1.322      ;
; 0.967 ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.261      ;
; 0.974 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.268      ;
; 0.975 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 1.289      ;
; 0.977 ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.271      ;
; 0.977 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.271      ;
; 0.986 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.280      ;
; 0.986 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.279      ;
; 0.988 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[11][3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.128      ; 1.328      ;
; 0.995 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.289      ;
; 0.995 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.287      ;
; 0.996 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[11][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.128      ; 1.336      ;
; 0.997 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[11][1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.128      ; 1.337      ;
; 1.004 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[9][0]           ; i_Clk        ; i_Clk       ; 0.000        ; -0.396     ; 0.820      ;
; 1.004 ; UART_RX:UART_RX_inst|MEM_UART[3][4]           ; UART_TX:UART_TX_inst|r_TX_Block[28]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.075      ; 1.291      ;
; 1.012 ; UART_RX:UART_RX_inst|MEM_UART[0][1]           ; UART_TX:UART_TX_inst|r_TX_Block[1]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.064      ; 1.288      ;
; 1.014 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[12][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.146      ; 1.372      ;
; 1.017 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[11][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.128      ; 1.357      ;
; 1.025 ; UART_RX:UART_RX_inst|r_RX_Data_R              ; UART_RX:UART_RX_inst|r_RX_Data                ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.318      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 199.76 MHz ; 199.76 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -4.006 ; -852.503          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.381 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -487.762                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_Clk'                                                                                                                        ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.006 ; UART_RX:UART_RX_inst|r_Clk_Count[12] ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.587     ; 4.421      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.916      ;
; -3.881 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.083     ; 4.800      ;
; -3.837 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.083     ; 4.756      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.751      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.748      ;
; -3.817 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 5.146      ;
; -3.802 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.083     ; 4.721      ;
; -3.798 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.083     ; 4.717      ;
; -3.798 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 5.127      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.713      ;
; -3.782 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 5.111      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.709      ;
; -3.778 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 5.107      ;
; -3.760 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 5.090      ;
; -3.741 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 5.071      ;
; -3.725 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 5.055      ;
; -3.721 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 5.051      ;
; -3.716 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.083     ; 4.635      ;
; -3.699 ; UART_TX:UART_TX_inst|r_Byte_Index[0] ; UART_TX:UART_TX_inst|r_TX_Data[6]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.055     ; 4.646      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.696 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.625      ;
; -3.662 ; UART_RX:UART_RX_inst|r_MEM_Index[2]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.554     ; 4.110      ;
; -3.654 ; UART_TX:UART_TX_inst|r_Byte_Index[0] ; UART_TX:UART_TX_inst|r_TX_Data[0]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.055     ; 4.601      ;
; -3.640 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[14][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.418      ; 5.060      ;
; -3.640 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[14][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.418      ; 5.060      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.637 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.566      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.565      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.565      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.565      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.565      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.384 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.469 ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.094      ; 0.758      ;
; 0.476 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.744      ;
; 0.489 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.757      ;
; 0.526 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.794      ;
; 0.535 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.803      ;
; 0.546 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.577      ; 1.318      ;
; 0.552 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.577      ; 1.324      ;
; 0.554 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[11][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.151      ; 0.900      ;
; 0.564 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.577      ; 1.336      ;
; 0.668 ; UART_RX:UART_RX_inst|MEM_UART[0][1]           ; UART_TX:UART_TX_inst|r_TX_Data[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.936      ;
; 0.668 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.577      ; 1.440      ;
; 0.673 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.577      ; 1.445      ;
; 0.674 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.069      ; 0.938      ;
; 0.675 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.961      ;
; 0.686 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.577      ; 1.458      ;
; 0.694 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.094      ; 0.986      ;
; 0.699 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.986      ;
; 0.700 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.967      ;
; 0.708 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.977      ;
; 0.717 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 1.004      ;
; 0.717 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 1.004      ;
; 0.728 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.996      ;
; 0.731 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.999      ;
; 0.734 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.002      ;
; 0.734 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.002      ;
; 0.743 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.010      ;
; 0.755 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.023      ;
; 0.764 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.543      ; 1.502      ;
; 0.764 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.032      ;
; 0.765 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.033      ;
; 0.766 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.543      ; 1.504      ;
; 0.767 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.543      ; 1.505      ;
; 0.769 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.543      ; 1.507      ;
; 0.770 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.038      ;
; 0.771 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.543      ; 1.509      ;
; 0.773 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.543      ; 1.511      ;
; 0.774 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.543      ; 1.512      ;
; 0.795 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.577      ; 1.567      ;
; 0.799 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.066      ;
; 0.827 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.090      ; 1.112      ;
; 0.832 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.099      ;
; 0.852 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[5][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.137      ; 1.184      ;
; 0.871 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.577      ; 1.643      ;
; 0.876 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.144      ;
; 0.877 ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.145      ;
; 0.878 ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.146      ;
; 0.878 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.146      ;
; 0.879 ; UART_RX:UART_RX_inst|MEM_UART[14][4]          ; UART_TX:UART_TX_inst|r_TX_Block[116]          ; i_Clk        ; i_Clk       ; 0.000        ; -0.337     ; 0.737      ;
; 0.883 ; UART_RX:UART_RX_inst|MEM_UART[10][6]          ; UART_TX:UART_TX_inst|r_TX_Block[86]           ; i_Clk        ; i_Clk       ; 0.000        ; -0.338     ; 0.740      ;
; 0.885 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[11][3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.109      ; 1.189      ;
; 0.887 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.155      ;
; 0.890 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[11][1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.109      ; 1.194      ;
; 0.891 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[11][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.109      ; 1.195      ;
; 0.898 ; UART_RX:UART_RX_inst|MEM_UART[3][4]           ; UART_TX:UART_TX_inst|r_TX_Block[28]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.065      ; 1.158      ;
; 0.899 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.167      ;
; 0.900 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[12][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.136      ; 1.231      ;
; 0.906 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[11][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.109      ; 1.210      ;
; 0.914 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 1.201      ;
; 0.916 ; UART_RX:UART_RX_inst|r_RX_Data_R              ; UART_RX:UART_RX_inst|r_RX_Data                ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 1.185      ;
; 0.918 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.069      ; 1.182      ;
; 0.924 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.192      ;
; 0.925 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.191      ;
; 0.928 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.194      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -1.267 ; -220.137          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -353.602                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_Clk'                                                                                                                        ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.267 ; UART_RX:UART_RX_inst|r_Clk_Count[12] ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.258     ; 1.996      ;
; -1.259 ; UART_TX:UART_TX_inst|r_Byte_Index[0] ; UART_TX:UART_TX_inst|r_TX_Data[6]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.026     ; 2.220      ;
; -1.253 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.194      ;
; -1.248 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.133      ; 2.368      ;
; -1.211 ; UART_TX:UART_TX_inst|r_Byte_Index[0] ; UART_TX:UART_TX_inst|r_TX_Data[0]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.026     ; 2.172      ;
; -1.209 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.331      ;
; -1.202 ; UART_TX:UART_TX_inst|r_Byte_Index[2] ; UART_TX:UART_TX_inst|r_TX_Data[5]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.026     ; 2.163      ;
; -1.197 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.138      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.142      ;
; -1.192 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.133      ; 2.312      ;
; -1.186 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.127      ;
; -1.184 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[6]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.026     ; 2.145      ;
; -1.182 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.123      ;
; -1.181 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.133      ; 2.301      ;
; -1.177 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.133      ; 2.297      ;
; -1.175 ; UART_TX:UART_TX_inst|r_Byte_Index[1] ; UART_TX:UART_TX_inst|r_TX_Data[5]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.026     ; 2.136      ;
; -1.160 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[0]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.026     ; 2.121      ;
; -1.153 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.275      ;
; -1.152 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.093      ;
; -1.147 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.133      ; 2.267      ;
; -1.142 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.264      ;
; -1.138 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.260      ;
; -1.134 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.253      ;
; -1.134 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.253      ;
; -1.134 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.253      ;
; -1.134 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.253      ;
; -1.134 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.253      ;
; -1.134 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.253      ;
; -1.134 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.253      ;
; -1.134 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[4][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.253      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.076      ;
; -1.125 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; 0.160      ; 2.272      ;
; -1.125 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; 0.160      ; 2.272      ;
; -1.125 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][7] ; i_Clk        ; i_Clk       ; 1.000        ; 0.160      ; 2.272      ;
; -1.124 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[5]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.026     ; 2.085      ;
; -1.122 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.172      ; 2.281      ;
; -1.122 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[14][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.172      ; 2.281      ;
; -1.116 ; UART_RX:UART_RX_inst|r_Clk_Count[12] ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.079     ; 2.024      ;
; -1.115 ; UART_TX:UART_TX_inst|r_Byte_Index[2] ; UART_TX:UART_TX_inst|r_TX_Data[3]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.026     ; 2.076      ;
; -1.110 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.051      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[14][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.230      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.049      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.057      ;
; -1.105 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.133      ; 2.225      ;
; -1.103 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.133      ; 2.223      ;
; -1.100 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.041      ;
; -1.095 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.133      ; 2.215      ;
; -1.083 ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.258     ; 1.812      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.207 ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.336      ;
; 0.212 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.333      ;
; 0.220 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.341      ;
; 0.225 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.346      ;
; 0.229 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.350      ;
; 0.235 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[11][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 0.390      ;
; 0.253 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.249      ; 0.586      ;
; 0.257 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.249      ; 0.590      ;
; 0.267 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.249      ; 0.600      ;
; 0.279 ; UART_RX:UART_RX_inst|MEM_UART[0][1]           ; UART_TX:UART_TX_inst|r_TX_Data[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.400      ;
; 0.287 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.406      ;
; 0.290 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.418      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.431      ;
; 0.306 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.312 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.441      ;
; 0.313 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.442      ;
; 0.316 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.249      ; 0.652      ;
; 0.320 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.249      ; 0.653      ;
; 0.326 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.446      ;
; 0.329 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.450      ;
; 0.329 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.450      ;
; 0.329 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.450      ;
; 0.333 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.249      ; 0.666      ;
; 0.334 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.455      ;
; 0.351 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.673      ;
; 0.352 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.674      ;
; 0.353 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.675      ;
; 0.355 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.677      ;
; 0.355 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.475      ;
; 0.357 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.679      ;
; 0.358 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.680      ;
; 0.360 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.682      ;
; 0.368 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.497      ;
; 0.372 ; UART_RX:UART_RX_inst|MEM_UART[14][4]          ; UART_TX:UART_TX_inst|r_TX_Block[116]          ; i_Clk        ; i_Clk       ; 0.000        ; -0.143     ; 0.313      ;
; 0.375 ; UART_RX:UART_RX_inst|MEM_UART[10][6]          ; UART_TX:UART_TX_inst|r_TX_Block[86]           ; i_Clk        ; i_Clk       ; 0.000        ; -0.143     ; 0.316      ;
; 0.375 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.495      ;
; 0.376 ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.497      ;
; 0.377 ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.498      ;
; 0.377 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.498      ;
; 0.377 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.498      ;
; 0.380 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.509      ;
; 0.384 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.505      ;
; 0.386 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.249      ; 0.719      ;
; 0.389 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.508      ;
; 0.390 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[5][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.059      ; 0.533      ;
; 0.390 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.511      ;
; 0.391 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[11][3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.056      ; 0.531      ;
; 0.391 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.512      ;
; 0.392 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[11][1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.056      ; 0.532      ;
; 0.392 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.249      ; 0.725      ;
; 0.397 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[11][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.056      ; 0.537      ;
; 0.398 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[9][0]           ; i_Clk        ; i_Clk       ; 0.000        ; -0.157     ; 0.325      ;
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[11][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.056      ; 0.540      ;
; 0.401 ; UART_RX:UART_RX_inst|MEM_UART[0][1]           ; UART_TX:UART_TX_inst|r_TX_Block[1]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.026      ; 0.511      ;
; 0.406 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.043      ; 0.533      ;
; 0.408 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.529      ;
; 0.410 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.043      ; 0.537      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.331   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  i_Clk           ; -4.331   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -933.845 ; 0.0   ; 0.0      ; 0.0     ; -487.762            ;
;  i_Clk           ; -933.845 ; 0.000 ; N/A      ; N/A     ; -487.762            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_TX_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_button_LED  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_button_LED            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_Clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_button_LED  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_button_LED  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_button_LED  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 4988     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 4988     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 140   ; 140  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_Clk  ; i_Clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; i_RX_Serial  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button_LED ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_TX_Serial  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_button_LED ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; i_RX_Serial  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button_LED ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_TX_Serial  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_button_LED ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Jan  7 19:15:50 2025
Info: Command: quartus_sta UART -c TOP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_Clk i_Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.331            -933.845 i_Clk 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -487.762 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.006            -852.503 i_Clk 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -487.762 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.267            -220.137 i_Clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -353.602 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Tue Jan  7 19:15:53 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


