$date
	Thu Apr 11 14:48:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 1 ! f $end
$var reg 1 " x $end
$var reg 1 # y $end
$var reg 1 $ z $end
$scope module u0 $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$var reg 1 ! f $end
$var reg 4 % r1 [3:0] $end
$var reg 4 & r2 [3:0] $end
$scope task decoder $end
$var reg 1 ' d0 $end
$var reg 1 ( d1 $end
$var reg 1 ) d2 $end
$var reg 1 * d3 $end
$var reg 1 + enable $end
$var reg 1 , p $end
$var reg 1 - q $end
$upscope $end
$scope task nandgate $end
$var reg 1 . f $end
$var reg 1 / w $end
$var reg 1 0 x $end
$var reg 1 1 y $end
$var reg 1 2 z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
bx &
bx %
x$
x#
x"
x!
$end
#5
0!
0.
12
11
10
1/
b1111 &
b1111 %
1*
1)
1(
1'
1+
1"
#10
0+
1,
1#
0"
#15
1!
1.
00
b111 %
1*
0+
1-
1$
#20
10
0/
b1101 %
1(
0+
0,
0#
#25
0!
0.
1/
b1110 %
1'
0+
0-
0$
#130
