
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3759 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1961.949 ; gain = 564.500 ; free physical = 936 ; free virtual = 3557
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/constrs_1/new/constr.xdc]
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 1961.949 ; gain = 1041.039 ; free physical = 956 ; free virtual = 3558
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1962.953 ; gain = 1.004 ; free physical = 955 ; free virtual = 3558
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 8 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 738283be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.953 ; gain = 0.000 ; free physical = 899 ; free virtual = 3502

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 2636 cells.
Phase 2 Constant Propagation | Checksum: cfefd548

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1970.953 ; gain = 0.000 ; free physical = 898 ; free virtual = 3501

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 24600 unconnected nets.
INFO: [Opt 31-11] Eliminated 3987 unconnected cells.
Phase 3 Sweep | Checksum: 1c5773685

Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1970.953 ; gain = 0.000 ; free physical = 898 ; free virtual = 3501

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 1c5773685

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1970.953 ; gain = 0.000 ; free physical = 898 ; free virtual = 3501

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: f00041a1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1970.953 ; gain = 0.000 ; free physical = 897 ; free virtual = 3501

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1970.953 ; gain = 0.000 ; free physical = 897 ; free virtual = 3501
Ending Logic Optimization Task | Checksum: f00041a1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1970.953 ; gain = 0.000 ; free physical = 897 ; free virtual = 3501
Implement Debug Cores | Checksum: edb89fd6
Logic Optimization | Checksum: edb89fd6

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 98 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 41 newly gated: 32 Total Ports: 196
Ending PowerOpt Patch Enables Task | Checksum: 118a9fa11

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2153.133 ; gain = 0.000 ; free physical = 702 ; free virtual = 3312
Ending Power Optimization Task | Checksum: 118a9fa11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.133 ; gain = 182.180 ; free physical = 702 ; free virtual = 3312
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:20 . Memory (MB): peak = 2153.133 ; gain = 191.184 ; free physical = 702 ; free virtual = 3312
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2185.148 ; gain = 0.000 ; free physical = 700 ; free virtual = 3312
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2185.152 ; gain = 32.020 ; free physical = 681 ; free virtual = 3309
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tim/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2185.152 ; gain = 0.000 ; free physical = 677 ; free virtual = 3308
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ea80a1bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2185.156 ; gain = 0.000 ; free physical = 677 ; free virtual = 3309

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2185.156 ; gain = 0.000 ; free physical = 676 ; free virtual = 3309
INFO: [Opt 31-138] Pushed 7 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2185.156 ; gain = 0.000 ; free physical = 676 ; free virtual = 3309

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2185.156 ; gain = 0.000 ; free physical = 676 ; free virtual = 3309
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 2185.156 ; gain = 0.000 ; free physical = 672 ; free virtual = 3308

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 2185.156 ; gain = 0.000 ; free physical = 672 ; free virtual = 3308

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 984e7c28

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 2185.156 ; gain = 0.000 ; free physical = 672 ; free virtual = 3308
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b1bd7437

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 2185.156 ; gain = 0.000 ; free physical = 672 ; free virtual = 3308

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1a4d05fa6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 2185.156 ; gain = 0.000 ; free physical = 663 ; free virtual = 3302
Phase 2.2.1 Place Init Design | Checksum: f52a3b43

Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2425.914 ; gain = 240.758 ; free physical = 419 ; free virtual = 3058
Phase 2.2 Build Placer Netlist Model | Checksum: f52a3b43

Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2425.914 ; gain = 240.758 ; free physical = 419 ; free virtual = 3058

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: f52a3b43

Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2425.914 ; gain = 240.758 ; free physical = 419 ; free virtual = 3058
Phase 2.3 Constrain Clocks/Macros | Checksum: f52a3b43

Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2425.914 ; gain = 240.758 ; free physical = 419 ; free virtual = 3058
Phase 2 Placer Initialization | Checksum: f52a3b43

Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2425.914 ; gain = 240.758 ; free physical = 419 ; free virtual = 3058

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1c7ce9667

Time (s): cpu = 00:03:39 ; elapsed = 00:02:50 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 339 ; free virtual = 2984

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1c7ce9667

Time (s): cpu = 00:03:39 ; elapsed = 00:02:50 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 339 ; free virtual = 2984

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19b5e68da

Time (s): cpu = 00:04:38 ; elapsed = 00:04:23 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 329 ; free virtual = 2981

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1944c4ed5

Time (s): cpu = 00:04:40 ; elapsed = 00:04:24 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 327 ; free virtual = 2981

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1944c4ed5

Time (s): cpu = 00:04:40 ; elapsed = 00:04:24 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 327 ; free virtual = 2981

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: f1ceccdc

Time (s): cpu = 00:05:04 ; elapsed = 00:05:35 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 315 ; free virtual = 2978

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1b28ab973

Time (s): cpu = 00:05:05 ; elapsed = 00:05:36 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 315 ; free virtual = 2978

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: d6c06eec

Time (s): cpu = 00:05:32 ; elapsed = 00:06:02 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 301 ; free virtual = 2976
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: d6c06eec

Time (s): cpu = 00:05:32 ; elapsed = 00:06:02 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 301 ; free virtual = 2976

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: d6c06eec

Time (s): cpu = 00:05:33 ; elapsed = 00:06:03 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 300 ; free virtual = 2975

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: d6c06eec

Time (s): cpu = 00:05:33 ; elapsed = 00:06:03 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 299 ; free virtual = 2975
Phase 4.6 Small Shape Detail Placement | Checksum: d6c06eec

Time (s): cpu = 00:05:34 ; elapsed = 00:06:04 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 299 ; free virtual = 2974

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: d6c06eec

Time (s): cpu = 00:05:38 ; elapsed = 00:06:08 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 303 ; free virtual = 2983
Phase 4 Detail Placement | Checksum: d6c06eec

Time (s): cpu = 00:05:38 ; elapsed = 00:06:08 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 302 ; free virtual = 2983

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: f3364108

Time (s): cpu = 00:05:39 ; elapsed = 00:06:09 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 301 ; free virtual = 2983

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: f3364108

Time (s): cpu = 00:05:39 ; elapsed = 00:06:09 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 300 ; free virtual = 2983

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 15dc8dba9

Time (s): cpu = 00:06:59 ; elapsed = 00:07:17 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992

Phase 5.2.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.2.1.2 updateTiming after Restore Best Placement | Checksum: 15dc8dba9

Time (s): cpu = 00:07:00 ; elapsed = 00:07:18 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.692. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 15dc8dba9

Time (s): cpu = 00:07:00 ; elapsed = 00:07:18 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992
Phase 5.2.2 Post Placement Optimization | Checksum: 15dc8dba9

Time (s): cpu = 00:07:00 ; elapsed = 00:07:19 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992
Phase 5.2 Post Commit Optimization | Checksum: 15dc8dba9

Time (s): cpu = 00:07:00 ; elapsed = 00:07:19 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 15dc8dba9

Time (s): cpu = 00:07:00 ; elapsed = 00:07:19 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 15dc8dba9

Time (s): cpu = 00:07:01 ; elapsed = 00:07:19 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 15dc8dba9

Time (s): cpu = 00:07:01 ; elapsed = 00:07:20 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992
Phase 5.5 Placer Reporting | Checksum: 15dc8dba9

Time (s): cpu = 00:07:01 ; elapsed = 00:07:20 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1f72a02c6

Time (s): cpu = 00:07:01 ; elapsed = 00:07:20 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1f72a02c6

Time (s): cpu = 00:07:02 ; elapsed = 00:07:20 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992
Ending Placer Task | Checksum: 1a56f0f73

Time (s): cpu = 00:07:02 ; elapsed = 00:07:20 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:12 ; elapsed = 00:07:27 . Memory (MB): peak = 2497.156 ; gain = 312.000 ; free physical = 218 ; free virtual = 2992
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2497.156 ; gain = 0.000 ; free physical = 127 ; free virtual = 2989
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2497.160 ; gain = 0.004 ; free physical = 224 ; free virtual = 2990
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 225 ; free virtual = 2992
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2991
report_control_sets: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2991
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1b7edc66c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 222 ; free virtual = 2991
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 221 ; free virtual = 2991
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.692 | TNS=-135.274 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 14 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/img_0_2_data_stream_0_V_write was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/image_filter_1/inst/img_resized_data_stream_0_V_U/internal_empty_n_i_1_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/img_0_data_stream_0_V_write. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/axi_data_V_1_reg_163[31]_i_1_n_1. Net driver design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/axi_data_V_1_reg_163[31]_i_1 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0_n_1. Net driver design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0_n_1. Net driver design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0 was replaced.
INFO: [Physopt 32-572] Net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/ap_sig_bdd_37 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/shiftReg_ce. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_1. Replicated 2 times.
INFO: [Physopt 32-601] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/shiftReg_ce. Net driver design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/SRL_SIG_reg[1][0]_srl2_i_1 was replaced.
INFO: [Physopt 32-29] End Pass 1. Optimized 5 nets. Created 8 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.692 | TNS=-108.140 |
Phase 2 Fanout Optimization | Checksum: 1e27d67c8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 80 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/img_0_2_data_stream_0_V_write.  Re-placed instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/mem_reg_0_0_i_16
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/shiftReg_addr[0].  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/SRL_SIG_reg[2][0]_srl3_i_3__5
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr[2].  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_7_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_7
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_24_ENARDEN_cooolgate_en_sig_18.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_24_ENARDEN_cooolgate_en_gate_35
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]_0.  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in.  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0.  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0].  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr_reg[0]_1.  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_3_n_1.  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_3
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0.  Re-placed instance design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0].  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]_0.  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]_0.  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_8_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0.  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[1]_0[0].  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/shiftReg_addr[1].  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/SRL_SIG_reg[2][0]_srl3_i_4__5
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0.  Re-placed instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2_n_1.  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_resized_data_stream_0_V_U/internal_empty_n_i_1_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/img_resized_data_stream_0_V_U/internal_empty_n_i_1
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/img_resized_data_stream_0_V_write.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/SRL_SIG_reg[1][0]_srl2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_U/image_filter_Resize_Test_k_buf_val_val_0_0_ram_U/ap_NS_fsm5.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_U/image_filter_Resize_Test_k_buf_val_val_0_0_ram_U/ap_reg_ppstg_tmp_45_reg_3072_pp0_it42[9]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_resized_data_stream_0_V_U/img_resized_data_stream_0_V_full_n.  Re-placed instance design_1_i/image_filter_1/inst/img_resized_data_stream_0_V_U/internal_full_n_reg
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_resized_data_stream_0_V_U/internal_full_n_i_3__0_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/img_resized_data_stream_0_V_U/internal_full_n_i_3__0
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_27_ENBWREN_cooolgate_en_sig_53.  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_27_ENBWREN_cooolgate_en_gate_105
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]_0.  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]_0.  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_5_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_5
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_8_ENARDEN_cooolgate_en_sig_31.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_8_ENARDEN_cooolgate_en_gate_61
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_21_ENARDEN_cooolgate_en_sig_15.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_21_ENARDEN_cooolgate_en_gate_29
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr[1].  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_4_ENBWREN_cooolgate_en_sig_59.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_4_ENBWREN_cooolgate_en_gate_117
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]_0.  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_0_ENARDEN_cooolgate_en_sig_1.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_0_ENARDEN_cooolgate_en_gate_1
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0.  Re-placed instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_17_ENARDEN_cooolgate_en_sig_10.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_17_ENARDEN_cooolgate_en_gate_19
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_6_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_6
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]_0.  Re-placed instance design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in.  Did not re-place instance design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_7
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0].  Re-placed instance design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0].  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0.  Did not re-place instance design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr_reg[0]_3.  Did not re-place instance design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_ppstg_exitcond_reg_2872_pp0_it41_reg_n_1_[0].  Re-placed instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_ppstg_exitcond_reg_2872_pp0_it41_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_U/image_filter_Resize_Test_k_buf_val_val_0_0_ram_U/ap_reg_ppiten_pp0_it40_reg.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_U/image_filter_Resize_Test_k_buf_val_val_0_0_ram_U/win_val_0_val_1_0_fu_200[31]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_5_ENARDEN_cooolgate_en_sig_28.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_5_ENARDEN_cooolgate_en_gate_55
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[54].  Re-placed instance design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[52].  Did not re-place instance design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[42].  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[42]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[55].  Re-placed instance design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[21].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[21]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[53].  Re-placed instance design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[38].  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[37].  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[33].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[36].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[46].  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[46]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[19].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[39].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[23].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[41].  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[16].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[32].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[45].  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[45]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[34].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[49].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[55].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[50].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[35].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[43].  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]
INFO: [Physopt 32-663] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[47].  Re-placed instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[40].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]
INFO: [Physopt 32-662] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[51].  Did not re-place instance design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]
INFO: [Physopt 32-661] Optimized 30 nets.  Re-placed 30 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.662 | TNS=-95.409 |
Phase 3 Placement Based Optimization | Checksum: 20f3d61f6

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 13 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Rewired (signal push) design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in. Rewired (signal push) design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data to 8 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]_0. Rewired (signal push) design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data to 10 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/img_resized_data_stream_0_V_write. Rewired (signal push) design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_NS_fsm5 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/exitcond_fu_6616_p2. Rewired (signal push) design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/exitcond_reg_27714[0]_i_2_n_1 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/ap_ready. Rewired (signal push) design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/exitcond_fu_6616_p2 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in. Rewired (signal push) design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data to 8 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]_0. Rewired (signal push) design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data to 10 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0. Rewired (signal push) design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/st_mr_rvalid[1] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 9 nets. Created 4 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.518 | TNS=-64.880 |
Phase 4 Rewire | Checksum: 1b74c9173

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 28 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[1]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_fh_0/inst/img_0_cols_V_channel_U/U_FIFO_image_filter_fh_img_0_cols_V_channel_ram/shiftReg_addr[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/ap_reg_ppiten_pp1_it0_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/input_stream_TREADY was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_fh_0/inst/img_0_cols_V_channel_U/mOutPtr_reg[2]_0[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg. Net driver design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1 was replaced.
INFO: [Physopt 32-571] Net design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_good_mmap_dbeat9_out was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/s_axi_rvalid[1]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/ap_sig_top_allready. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/image_filter_1/inst/img_0_1_rows_V_channel_U/mOutPtr_reg[1]_0[0] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr_reg[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_3_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr_reg[0]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_dup_i_1__2_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 10 nets. Created 9 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.504 | TNS=-36.105 |
Phase 5 Critical Cell Optimization | Checksum: 1f986a604

Time (s): cpu = 00:01:43 ; elapsed = 00:01:20 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/img_0_2_data_stream_0_V_write was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/shiftReg_ce_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/image_filter_1/inst/img_resized_data_stream_0_V_U/internal_empty_n_i_1_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0_n_1. Net driver design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0 was replaced.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/axi_data_V_1_reg_163[31]_i_1_n_1. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0_n_1. Net driver design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0 was replaced.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 1 new instance.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.504 | TNS=-36.083 |
Phase 6 Fanout Optimization | Checksum: 1f18c6eef

Time (s): cpu = 00:01:47 ; elapsed = 00:01:24 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 23 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/img_0_2_data_stream_0_V_write.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/mem_reg_0_0_i_16
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/shiftReg_addr[0].  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/SRL_SIG_reg[2][0]_srl3_i_3__5
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_7_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[1]_0[0]_repN.  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_24_ENARDEN_cooolgate_en_sig_18.  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_24_ENARDEN_cooolgate_en_gate_35
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_4_ENARDEN_cooolgate_en_sig_27.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_4_ENARDEN_cooolgate_en_gate_53
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_26_ENARDEN_cooolgate_en_sig_20.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_26_ENARDEN_cooolgate_en_gate_39
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_8_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr[2].  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_30_ENARDEN_cooolgate_en_sig_25.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_30_ENARDEN_cooolgate_en_gate_49
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_6_ENARDEN_cooolgate_en_sig_29.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_6_ENARDEN_cooolgate_en_gate_57
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_27_ENARDEN_cooolgate_en_sig_21.  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_27_ENARDEN_cooolgate_en_gate_41
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_128_reg_3161[0].  Re-placed instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_128_reg_3161_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_fu_1557_p3.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_20_n_1.  Re-placed instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_51_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_51
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_9_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_5_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_50_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_50
INFO: [Physopt 32-663] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_23_ENARDEN_cooolgate_en_sig_17.  Re-placed instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_23_ENARDEN_cooolgate_en_gate_33
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_6_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_49_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306[0]_i_49
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_132_reg_3306_reg[0]
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.504 | TNS=-35.046 |
Phase 7 Placement Based Optimization | Checksum: 1c7af38b6

Time (s): cpu = 00:01:54 ; elapsed = 00:01:30 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994
Phase 8 Rewire | Checksum: e90a74e7

Time (s): cpu = 00:01:55 ; elapsed = 00:01:31 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_128_reg_3161[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_1. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa. Net driver design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/shiftReg_ce_repN. Net driver design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/SRL_SIG_reg[2][0]_srl3_i_1__0_replica was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/img_resized_rows_V_channel1_read. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 4 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.504 | TNS=-25.641 |
Phase 9 Critical Cell Optimization | Checksum: 179046a2c

Time (s): cpu = 00:01:59 ; elapsed = 00:01:35 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/shiftReg_ce_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 10 Fanout Optimization | Checksum: 1c89f5c10

Time (s): cpu = 00:02:00 ; elapsed = 00:01:36 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 12 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/img_0_2_data_stream_0_V_write.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/mem_reg_0_0_i_16
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/shiftReg_addr[0].  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/SRL_SIG_reg[2][0]_srl3_i_3__5
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_7_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[1]_0[0]_repN.  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_24_ENARDEN_cooolgate_en_sig_18.  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_24_ENARDEN_cooolgate_en_gate_35
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_8_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr[2].  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_4_ENARDEN_cooolgate_en_sig_27.  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_4_ENARDEN_cooolgate_en_gate_53
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_27_ENARDEN_cooolgate_en_sig_21.  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_27_ENARDEN_cooolgate_en_gate_41
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_5_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_6_n_1.  Did not re-place instance design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_23_ENARDEN_cooolgate_en_sig_17.  Did not re-place instance design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_23_ENARDEN_cooolgate_en_gate_33
INFO: [Physopt 32-661] Optimized 0 nets.  Re-placed 0 instances.
Phase 11 Placement Based Optimization | Checksum: 1c89f5c10

Time (s): cpu = 00:02:04 ; elapsed = 00:01:40 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994
Phase 12 Rewire | Checksum: 106bdfca6

Time (s): cpu = 00:02:05 ; elapsed = 00:01:41 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 13 Critical Cell Optimization | Checksum: 106bdfca6

Time (s): cpu = 00:02:06 ; elapsed = 00:01:42 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 106bdfca6

Time (s): cpu = 00:02:06 ; elapsed = 00:01:42 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/linebuffer_U/image_filter_fh_PadImage_480_640_51_s_linebuffer_ram_U/ram_reg' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: 106bdfca6

Time (s): cpu = 00:02:06 ; elapsed = 00:01:43 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 106bdfca6

Time (s): cpu = 00:02:07 ; elapsed = 00:01:43 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 106bdfca6

Time (s): cpu = 00:02:07 ; elapsed = 00:01:43 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/linebuffer_U/image_filter_fh_PadImage_480_640_51_s_linebuffer_ram_U/ram_reg' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 106bdfca6

Time (s): cpu = 00:02:08 ; elapsed = 00:01:44 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 106bdfca6

Time (s): cpu = 00:02:08 ; elapsed = 00:01:44 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 2 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
Phase 20 Critical Pin Optimization | Checksum: 106bdfca6

Time (s): cpu = 00:02:09 ; elapsed = 00:01:45 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_U/image_filter_Resize_Test_k_buf_val_val_0_0_ram_U/ap_NS_fsm5. Replicated 2 times.
INFO: [Physopt 32-573] Net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/E[0] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication (Listing 10 of 39 instances):
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0
	design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_32_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2. Replicated 8 times.
INFO: [Physopt 32-572] Net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_23_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_50_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]. Net driver design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_50_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg_i_1__3 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32/image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[27].remd_tmp_reg[28][0]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/image_filter_udiv_44ns_28ns_44_48_U31/image_filter_udiv_44ns_28ns_44_48_div_U/image_filter_udiv_44ns_28ns_44_48_div_u_0/loop[43].dividend_tmp_reg[44][0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_1_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]. Replicated 8 times.
INFO: [Physopt 32-573] Net design_1_i/image_filter_1/inst/p_0_i_i_loc_channel_U/E[0] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	design_1_i/image_filter_1/inst/image_filter_sqrtf1_U0/image_filter_fsqrt_32ns_32ns_32_28_U60/image_filter_ap_fsqrt_26_no_dsp_32_u/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-601] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/ap_rst_n_inv. Net driver design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/rstate[0]_i_1 was replaced.
INFO: [Physopt 32-29] End Pass 1. Optimized 6 nets. Created 26 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.504 | TNS=-25.614 |
Phase 21 Very High Fanout Optimization | Checksum: 226ab7522

Time (s): cpu = 00:04:16 ; elapsed = 00:03:19 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 226ab7522

Time (s): cpu = 00:04:19 ; elapsed = 00:03:21 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2994
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.504 | TNS=-25.614 |
Ending Physical Synthesis Task | Checksum: 21e796624

Time (s): cpu = 00:04:28 ; elapsed = 00:03:30 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2995
INFO: [Common 17-83] Releasing license: Implementation
291 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:41 ; elapsed = 00:04:16 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 224 ; free virtual = 2995
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 116 ; free virtual = 2968
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 226 ; free virtual = 2969
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10eb110cd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 218 ; free virtual = 2965

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10eb110cd

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 217 ; free virtual = 2965

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10eb110cd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2497.160 ; gain = 0.000 ; free physical = 216 ; free virtual = 2965
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dd1135e5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:29 . Memory (MB): peak = 2499.156 ; gain = 1.996 ; free physical = 209 ; free virtual = 2975
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.300 | TNS=-4.788 | WHS=-0.242 | THS=-790.885|

Phase 2 Router Initialization | Checksum: 13955f1a7

Time (s): cpu = 00:02:45 ; elapsed = 00:01:46 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 161 ; free virtual = 2928

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14413e465

Time (s): cpu = 00:03:24 ; elapsed = 00:02:08 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 169 ; free virtual = 2936

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9100
 Number of Nodes with overlaps = 1106
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2e99cbe04

Time (s): cpu = 00:04:59 ; elapsed = 00:03:03 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 169 ; free virtual = 2935
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.018 | TNS=-188.366| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 18d08661c

Time (s): cpu = 00:05:02 ; elapsed = 00:03:06 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 169 ; free virtual = 2936

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1de8a2c9f

Time (s): cpu = 00:05:07 ; elapsed = 00:03:10 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 169 ; free virtual = 2936
Phase 4.1.2 GlobIterForTiming | Checksum: 1b5fba0bf

Time (s): cpu = 00:05:08 ; elapsed = 00:03:12 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 169 ; free virtual = 2936
Phase 4.1 Global Iteration 0 | Checksum: 1b5fba0bf

Time (s): cpu = 00:05:08 ; elapsed = 00:03:12 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 169 ; free virtual = 2936

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: f36663a4

Time (s): cpu = 00:05:17 ; elapsed = 00:03:20 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.181 | TNS=-156.228| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f8139f4f

Time (s): cpu = 00:05:18 ; elapsed = 00:03:20 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
Phase 4 Rip-up And Reroute | Checksum: 1f8139f4f

Time (s): cpu = 00:05:18 ; elapsed = 00:03:20 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 224607e8b

Time (s): cpu = 00:05:27 ; elapsed = 00:03:26 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.004 | TNS=-112.757| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 16010d9c8

Time (s): cpu = 00:05:29 ; elapsed = 00:03:27 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 5.2 TNS Cleanup

Phase 5.2.1 TNS Iteration 0

Phase 5.2.1.1 Update Timing
Phase 5.2.1.1 Update Timing | Checksum: 151222d3c

Time (s): cpu = 00:05:30 ; elapsed = 00:03:28 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.652 | TNS=-27.141| WHS=N/A    | THS=N/A    |


Phase 5.2.1.2 Fast Budgeting
Phase 5.2.1.2 Fast Budgeting | Checksum: 13010ae46

Time (s): cpu = 00:05:36 ; elapsed = 00:03:33 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 5.2.1 TNS Iteration 0 | Checksum: 1ba7655e1

Time (s): cpu = 00:05:42 ; elapsed = 00:03:39 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 5.2.2 TNS Iteration 1

Phase 5.2.2.1 Update Timing
Phase 5.2.2.1 Update Timing | Checksum: 1acaca4fa

Time (s): cpu = 00:05:45 ; elapsed = 00:03:41 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.652 | TNS=-28.172| WHS=N/A    | THS=N/A    |

Phase 5.2.2 TNS Iteration 1 | Checksum: 180fc7fc7

Time (s): cpu = 00:05:45 ; elapsed = 00:03:41 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
Phase 5.2 TNS Cleanup | Checksum: 180fc7fc7

Time (s): cpu = 00:05:45 ; elapsed = 00:03:42 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 5.3 Clock Skew Optimization
Phase 5.3 Clock Skew Optimization | Checksum: 180fc7fc7

Time (s): cpu = 00:05:46 ; elapsed = 00:03:42 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
Phase 5 Delay and Skew Optimization | Checksum: 180fc7fc7

Time (s): cpu = 00:05:46 ; elapsed = 00:03:42 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1aaec7d83

Time (s): cpu = 00:05:59 ; elapsed = 00:03:50 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.652 | TNS=-27.674| WHS=-0.037 | THS=-0.037 |

Phase 6 Post Hold Fix | Checksum: b9240308

Time (s): cpu = 00:06:00 ; elapsed = 00:03:51 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1a4d399aa

Time (s): cpu = 00:06:21 ; elapsed = 00:04:02 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.004 | TNS=-93.640| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1a4d399aa

Time (s): cpu = 00:06:21 ; elapsed = 00:04:03 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.799 %
  Global Horizontal Routing Utilization  = 27.8501 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y120 -> INT_R_X39Y120
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y39 -> INT_L_X14Y39
   INT_R_X27Y39 -> INT_R_X27Y39
   INT_L_X26Y38 -> INT_L_X26Y38
   INT_L_X14Y37 -> INT_L_X14Y37
   INT_R_X25Y37 -> INT_R_X25Y37
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y44 -> INT_R_X27Y44
   INT_L_X28Y41 -> INT_L_X28Y41
   INT_L_X28Y36 -> INT_L_X28Y36
   INT_L_X28Y35 -> INT_L_X28Y35
   INT_L_X22Y34 -> INT_L_X22Y34
Phase 8 Route finalize | Checksum: 1a4d399aa

Time (s): cpu = 00:06:22 ; elapsed = 00:04:03 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a4d399aa

Time (s): cpu = 00:06:22 ; elapsed = 00:04:03 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 13a00f006

Time (s): cpu = 00:06:29 ; elapsed = 00:04:11 . Memory (MB): peak = 2547.156 ; gain = 49.996 ; free physical = 168 ; free virtual = 2935

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2547.156 ; gain = 0.000 ; free physical = 168 ; free virtual = 2935
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.207. For the most accurate timing information please run report_timing.
Phase 11 Incr Placement Change | Checksum: 13a00f006

Time (s): cpu = 00:09:40 ; elapsed = 00:06:31 . Memory (MB): peak = 2839.719 ; gain = 342.559 ; free physical = 119 ; free virtual = 2706

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 16f913d22

Time (s): cpu = 00:09:53 ; elapsed = 00:06:44 . Memory (MB): peak = 2839.719 ; gain = 342.559 ; free physical = 107 ; free virtual = 2704

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1d266e70d

Time (s): cpu = 00:09:59 ; elapsed = 00:06:50 . Memory (MB): peak = 2839.723 ; gain = 342.562 ; free physical = 105 ; free virtual = 2703

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: b1c2fca9

Time (s): cpu = 00:10:00 ; elapsed = 00:06:51 . Memory (MB): peak = 2839.723 ; gain = 342.562 ; free physical = 105 ; free virtual = 2703
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: b0bba416

Time (s): cpu = 00:11:15 ; elapsed = 00:07:37 . Memory (MB): peak = 2865.727 ; gain = 368.566 ; free physical = 125 ; free virtual = 2673
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.384 | TNS=-20.988| WHS=-0.242 | THS=-784.799|

Phase 13 Router Initialization | Checksum: 10cc3f089

Time (s): cpu = 00:11:42 ; elapsed = 00:07:54 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 109 ; free virtual = 2623

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: e45dd249

Time (s): cpu = 00:11:44 ; elapsed = 00:07:55 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 107 ; free virtual = 2621

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 401
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 23fb5543b

Time (s): cpu = 00:12:21 ; elapsed = 00:08:21 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 106 ; free virtual = 2611
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.643 | TNS=-71.759| WHS=N/A    | THS=N/A    |


Phase 15.1.2 GlobIterForTiming

Phase 15.1.2.1 Update Timing
Phase 15.1.2.1 Update Timing | Checksum: 228fc4006

Time (s): cpu = 00:12:24 ; elapsed = 00:08:24 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 106 ; free virtual = 2611

Phase 15.1.2.2 Fast Budgeting
Phase 15.1.2.2 Fast Budgeting | Checksum: 299423c4e

Time (s): cpu = 00:12:29 ; elapsed = 00:08:28 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 106 ; free virtual = 2610
Phase 15.1.2 GlobIterForTiming | Checksum: 71acaeea

Time (s): cpu = 00:12:30 ; elapsed = 00:08:29 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 105 ; free virtual = 2609
Phase 15.1 Global Iteration 0 | Checksum: 71acaeea

Time (s): cpu = 00:12:30 ; elapsed = 00:08:30 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 105 ; free virtual = 2609

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 15.2.1 Update Timing
Phase 15.2.1 Update Timing | Checksum: fb326f19

Time (s): cpu = 00:12:43 ; elapsed = 00:08:41 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.655 | TNS=-57.343| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1eafb4af8

Time (s): cpu = 00:12:43 ; elapsed = 00:08:41 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
Phase 15 Rip-up And Reroute | Checksum: 1eafb4af8

Time (s): cpu = 00:12:43 ; elapsed = 00:08:41 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1a0b8dec1

Time (s): cpu = 00:12:52 ; elapsed = 00:08:47 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.612 | TNS=-37.245| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 1ef62f822

Time (s): cpu = 00:12:54 ; elapsed = 00:08:48 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609

Phase 16.2 TNS Cleanup

Phase 16.2.1 TNS Iteration 0

Phase 16.2.1.1 Update Timing
Phase 16.2.1.1 Update Timing | Checksum: 171049aca

Time (s): cpu = 00:12:55 ; elapsed = 00:08:49 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.258 | TNS=-7.141 | WHS=N/A    | THS=N/A    |


Phase 16.2.1.2 Fast Budgeting
Phase 16.2.1.2 Fast Budgeting | Checksum: 1992fa9f2

Time (s): cpu = 00:13:01 ; elapsed = 00:08:54 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
 Number of Nodes with overlaps = 392
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 16.2.1 TNS Iteration 0 | Checksum: 253bb2d62

Time (s): cpu = 00:13:09 ; elapsed = 00:09:02 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609

Phase 16.2.2 TNS Iteration 1

Phase 16.2.2.1 Update Timing
Phase 16.2.2.1 Update Timing | Checksum: 1be79ed0a

Time (s): cpu = 00:13:12 ; elapsed = 00:09:04 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.314 | TNS=-9.175 | WHS=N/A    | THS=N/A    |

Phase 16.2.2 TNS Iteration 1 | Checksum: 1aeb6296a

Time (s): cpu = 00:13:13 ; elapsed = 00:09:04 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
Phase 16.2 TNS Cleanup | Checksum: 1aeb6296a

Time (s): cpu = 00:13:13 ; elapsed = 00:09:04 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609

Phase 16.3 Clock Skew Optimization
Phase 16.3 Clock Skew Optimization | Checksum: 1aeb6296a

Time (s): cpu = 00:13:13 ; elapsed = 00:09:04 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
Phase 16 Delay and Skew Optimization | Checksum: 1aeb6296a

Time (s): cpu = 00:13:13 ; elapsed = 00:09:05 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609

Phase 17 Post Hold Fix

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 18af31967

Time (s): cpu = 00:13:27 ; elapsed = 00:09:13 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.338 | TNS=-19.159| WHS=0.050  | THS=0.000  |

Phase 17 Post Hold Fix | Checksum: 16b6d4f25

Time (s): cpu = 00:13:27 ; elapsed = 00:09:13 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 14e7a2ad2

Time (s): cpu = 00:13:46 ; elapsed = 00:09:24 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.606 | TNS=-31.815| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 14e7a2ad2

Time (s): cpu = 00:13:46 ; elapsed = 00:09:25 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.8275 %
  Global Horizontal Routing Utilization  = 27.8885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y39 -> INT_R_X27Y39
   INT_L_X26Y38 -> INT_L_X26Y38
   INT_L_X14Y37 -> INT_L_X14Y37
   INT_R_X25Y37 -> INT_R_X25Y37
   INT_L_X14Y36 -> INT_L_X14Y36
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y44 -> INT_R_X27Y44
   INT_L_X28Y41 -> INT_L_X28Y41
   INT_L_X32Y37 -> INT_L_X32Y37
   INT_L_X28Y36 -> INT_L_X28Y36
   INT_L_X28Y35 -> INT_L_X28Y35
Phase 19 Route finalize | Checksum: 14e7a2ad2

Time (s): cpu = 00:13:47 ; elapsed = 00:09:25 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2609

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 14e7a2ad2

Time (s): cpu = 00:13:47 ; elapsed = 00:09:25 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 104 ; free virtual = 2608

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 7239a721

Time (s): cpu = 00:13:58 ; elapsed = 00:09:37 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 103 ; free virtual = 2608

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.601 | TNS=-30.998| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 7239a721

Time (s): cpu = 00:15:02 ; elapsed = 00:10:12 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 102 ; free virtual = 2607
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:03 ; elapsed = 00:10:12 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 103 ; free virtual = 2608

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
321 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:16 ; elapsed = 00:10:21 . Memory (MB): peak = 2917.727 ; gain = 420.566 ; free physical = 102 ; free virtual = 2608
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2917.727 ; gain = 0.000 ; free physical = 118 ; free virtual = 2636
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2917.730 ; gain = 0.004 ; free physical = 262 ; free virtual = 2650
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tim/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2917.730 ; gain = 0.000 ; free physical = 250 ; free virtual = 2651
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:20 ; elapsed = 00:00:46 . Memory (MB): peak = 2917.730 ; gain = 0.000 ; free physical = 242 ; free virtual = 2651
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2917.730 ; gain = 0.000 ; free physical = 236 ; free virtual = 2649
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1d35f989f
----- Checksum: : 1c72a710f : 0c352790 

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 2917.730 ; gain = 0.000 ; free physical = 234 ; free virtual = 2650
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2917.730 ; gain = 0.000 ; free physical = 233 ; free virtual = 2650

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.601 | TNS=-30.998 | WHS=0.050 | THS=0.000 |
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/q_buf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[1]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_4_ENARDEN_cooolgate_en_sig_27. Critial path length was reduced through logic transformation on cell design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_4_ENARDEN_cooolgate_en_gate_53_comp.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.472 | TNS=-31.046 | WHS=0.050 | THS=0.000 |
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/q_buf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/img_0_2_data_stream_0_V_write. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/shiftReg_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_24_ENARDEN_cooolgate_en_sig_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/q_buf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/mOutPtr_reg[1]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/img_0_2_data_stream_0_V_write. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/input2_TREADY_INST_0_i_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_cols_V_channel_U/U_FIFO_image_filter_img_0_2_cols_V_channel_ram/shiftReg_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/mem_reg_0_24_ENARDEN_cooolgate_en_sig_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
Phase 2 Critical Path Optimization | Checksum: 27683d7c0
----- Checksum: : 1d3d0a210 : a2b335b0 

Time (s): cpu = 00:03:27 ; elapsed = 00:02:21 . Memory (MB): peak = 3159.672 ; gain = 241.941 ; free physical = 143 ; free virtual = 2467
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3159.672 ; gain = 0.000 ; free physical = 143 ; free virtual = 2467
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.472 | TNS=-31.048 | WHS=0.050 | THS=0.000 |
Ending Physical Synthesis Task | Checksum: 2b42882ce
----- Checksum: : 211754d1e : a2b335b0 

Time (s): cpu = 00:03:35 ; elapsed = 00:02:29 . Memory (MB): peak = 3159.672 ; gain = 241.941 ; free physical = 142 ; free virtual = 2467
INFO: [Common 17-83] Releasing license: Implementation
356 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:50 ; elapsed = 00:02:39 . Memory (MB): peak = 3159.672 ; gain = 241.941 ; free physical = 142 ; free virtual = 2467
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3159.672 ; gain = 0.000 ; free physical = 124 ; free virtual = 2492
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.676 ; gain = 0.004 ; free physical = 238 ; free virtual = 2498
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 3159.676 ; gain = 0.000 ; free physical = 197 ; free virtual = 2493
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U/buff0_reg input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 176 Warnings, 98 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:48 ; elapsed = 00:01:47 . Memory (MB): peak = 3159.676 ; gain = 0.000 ; free physical = 166 ; free virtual = 2481
INFO: [Common 17-206] Exiting Vivado at Fri Jun  5 17:41:17 2015...
