<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.938+0300"/>
        <logs message="ERROR: expted_ar1[15]=830347, expted_ar2[15]=1245519, but actual_ar1[15]=830346, actual_ar2[15]=1245519&#xD;&#xA;&#xD;&#xA;----------Fail!------------&#xD;&#xA;&#xD;&#xA;@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.938+0300"/>
        <logs message="ERROR: expted_ar1[14]=1317625, expted_ar2[14]=1976436, but actual_ar1[14]=1317624, actual_ar2[14]=1976436&#xD;&#xA;" projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.938+0300"/>
        <logs message="ERROR: expted_ar1[13]=384055, expted_ar2[13]=576081, but actual_ar1[13]=384054, actual_ar2[13]=576081&#xD;&#xA;" projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.938+0300"/>
        <logs message="ERROR: expted_ar1[12]=1079299, expted_ar2[12]=1618947, but actual_ar1[12]=1079298, actual_ar2[12]=1618947&#xD;&#xA;" projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.931+0300"/>
        <logs message="ERROR: expted_ar1[11]=214039, expted_ar2[11]=321057, but actual_ar1[11]=214038, actual_ar2[11]=321057&#xD;&#xA;" projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.922+0300"/>
        <logs message="ERROR: expted_ar1[10]=1007953, expted_ar2[10]=1511928, but actual_ar1[10]=1007952, actual_ar2[10]=1511928&#xD;&#xA;" projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.922+0300"/>
        <logs message="ERROR: expted_ar1[9]=1021615, expted_ar2[9]=1532421, but actual_ar1[9]=1021614, actual_ar2[9]=1532421&#xD;&#xA;" projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.907+0300"/>
        <logs message="ERROR: expted_ar1[8]=505495, expted_ar2[8]=758241, but actual_ar1[8]=505494, actual_ar2[8]=758241&#xD;&#xA;" projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.907+0300"/>
        <logs message="ERROR: expted_ar1[7]=488797, expted_ar2[7]=733194, but actual_ar1[7]=488796, actual_ar2[7]=733194&#xD;&#xA;" projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.907+0300"/>
        <logs message="ERROR: expted_ar1[6]=1231099, expted_ar2[6]=1846647, but actual_ar1[6]=1231098, actual_ar2[6]=1846647&#xD;&#xA;" projectName="lab4_z2" solutionName="sol1" date="2023-10-21T21:37:58.907+0300"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-786] Detected dataflow-on-top in function  'lab4_z2' (./source/lab4_z2.cpp:3)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).&#xD;&#xA;Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-786.html" projectName="lab4_z2" solutionName="sol5" date="2023-10-22T01:42:26.357+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ./source/lab4_z2.cpp&#xD;&#xA;Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-471.html" projectName="lab4_z2" solutionName="sol5" date="2023-10-22T01:42:22.518+0300" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (./source/lab4_z2.cpp:16:2)&#xD;&#xA;Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-114.html" projectName="lab4_z2" solutionName="sol5" date="2023-10-22T01:42:22.377+0300" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (./source/lab4_z2.cpp:12:2)&#xD;&#xA;Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-114.html" projectName="lab4_z2" solutionName="sol5" date="2023-10-22T01:42:22.377+0300" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (./source/lab4_z2.cpp:6:2)&#xD;&#xA;Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-114.html" projectName="lab4_z2" solutionName="sol5" date="2023-10-22T01:42:22.377+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_local_deadlock -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_local_block -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/scale -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_address0 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_idle -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_lab4_z2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/LENGTH_data_in -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/LENGTH_scale -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/LENGTH_data_out1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/LENGTH_data_out2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out2_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_out1_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/ap_local_deadlock -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/ap_local_block -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_z2_top/scale -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_z2_top/data_in_address0 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config lab4_z2.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 3 [0.00%] @ &quot;133000&quot;&#xD;&#xA;// RTL Simulation : 1 / 3 [49.25%] @ &quot;1099000&quot;&#xD;&#xA;// RTL Simulation : 2 / 3 [49.25%] @ &quot;1575000&quot;&#xD;&#xA;// RTL Simulation : 3 / 3 [100.00%] @ &quot;2065000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 2149 ns : File &quot;C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol5/sim/verilog/lab4_z2.autotb.v&quot; Line 426&#xD;&#xA;## quit" projectName="lab4_z2" solutionName="sol5" date="2023-10-22T01:51:12.562+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
