Classic Timing Analyzer report for q4
Wed Mar 31 16:25:06 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'opr_tg'
  7. Clock Setup: 'mode_tg'
  8. tco
  9. tpd
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+---------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 48.800 ns                                      ; res[0]              ; su[2]               ; run        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.928 ns                                       ; load                ; rclk[1]             ; --         ; --       ; 0            ;
; Clock Setup: 'mode_tg'       ; N/A   ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_mux:sel|creg[0] ; reg_mux:sel|creg[1] ; mode_tg    ; mode_tg  ; 0            ;
; Clock Setup: 'opr_tg'        ; N/A   ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; opr                 ; opr                 ; opr_tg     ; opr_tg   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                     ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+---------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; run             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; opr_tg          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; mode_tg         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; load            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'opr_tg'                                                                                                                                                           ;
+-------+------------------------------------------------+------+-----+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+-----+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; opr  ; opr ; opr_tg     ; opr_tg   ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+------+-----+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'mode_tg'                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_mux:sel|creg[0] ; reg_mux:sel|creg[1] ; mode_tg    ; mode_tg  ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_mux:sel|creg[0] ; reg_mux:sel|creg[0] ; mode_tg    ; mode_tg  ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_mux:sel|creg[1] ; reg_mux:sel|creg[1] ; mode_tg    ; mode_tg  ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From    ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------+------------+
; N/A                                     ; None                                                ; 48.800 ns  ; res[0]  ; su[2] ; run        ;
; N/A                                     ; None                                                ; 48.419 ns  ; res[31] ; su[2] ; run        ;
; N/A                                     ; None                                                ; 48.057 ns  ; res[1]  ; su[2] ; run        ;
; N/A                                     ; None                                                ; 47.745 ns  ; res[0]  ; su[6] ; run        ;
; N/A                                     ; None                                                ; 47.741 ns  ; res[0]  ; su[3] ; run        ;
; N/A                                     ; None                                                ; 47.659 ns  ; res[2]  ; su[2] ; run        ;
; N/A                                     ; None                                                ; 47.636 ns  ; res[3]  ; su[2] ; run        ;
; N/A                                     ; None                                                ; 47.546 ns  ; res[4]  ; su[2] ; run        ;
; N/A                                     ; None                                                ; 47.483 ns  ; res[0]  ; su[4] ; run        ;
; N/A                                     ; None                                                ; 47.364 ns  ; res[31] ; su[6] ; run        ;
; N/A                                     ; None                                                ; 47.360 ns  ; res[31] ; su[3] ; run        ;
; N/A                                     ; None                                                ; 47.184 ns  ; res[5]  ; su[2] ; run        ;
; N/A                                     ; None                                                ; 47.169 ns  ; res[7]  ; su[2] ; run        ;
; N/A                                     ; None                                                ; 47.147 ns  ; res[0]  ; su[5] ; run        ;
; N/A                                     ; None                                                ; 47.131 ns  ; res[6]  ; su[2] ; run        ;
; N/A                                     ; None                                                ; 47.102 ns  ; res[31] ; su[4] ; run        ;
; N/A                                     ; None                                                ; 47.090 ns  ; res[0]  ; su[1] ; run        ;
; N/A                                     ; None                                                ; 47.061 ns  ; res[0]  ; su[0] ; run        ;
; N/A                                     ; None                                                ; 47.051 ns  ; res[8]  ; su[2] ; run        ;
; N/A                                     ; None                                                ; 47.002 ns  ; res[1]  ; su[6] ; run        ;
; N/A                                     ; None                                                ; 46.998 ns  ; res[1]  ; su[3] ; run        ;
; N/A                                     ; None                                                ; 46.766 ns  ; res[31] ; su[5] ; run        ;
; N/A                                     ; None                                                ; 46.740 ns  ; res[1]  ; su[4] ; run        ;
; N/A                                     ; None                                                ; 46.709 ns  ; res[31] ; su[1] ; run        ;
; N/A                                     ; None                                                ; 46.680 ns  ; res[31] ; su[0] ; run        ;
; N/A                                     ; None                                                ; 46.604 ns  ; res[2]  ; su[6] ; run        ;
; N/A                                     ; None                                                ; 46.600 ns  ; res[2]  ; su[3] ; run        ;
; N/A                                     ; None                                                ; 46.581 ns  ; res[3]  ; su[6] ; run        ;
; N/A                                     ; None                                                ; 46.577 ns  ; res[3]  ; su[3] ; run        ;
; N/A                                     ; None                                                ; 46.491 ns  ; res[4]  ; su[6] ; run        ;
; N/A                                     ; None                                                ; 46.487 ns  ; res[4]  ; su[3] ; run        ;
; N/A                                     ; None                                                ; 46.404 ns  ; res[1]  ; su[5] ; run        ;
; N/A                                     ; None                                                ; 46.347 ns  ; res[1]  ; su[1] ; run        ;
; N/A                                     ; None                                                ; 46.342 ns  ; res[2]  ; su[4] ; run        ;
; N/A                                     ; None                                                ; 46.319 ns  ; res[3]  ; su[4] ; run        ;
; N/A                                     ; None                                                ; 46.318 ns  ; res[1]  ; su[0] ; run        ;
; N/A                                     ; None                                                ; 46.229 ns  ; res[4]  ; su[4] ; run        ;
; N/A                                     ; None                                                ; 46.129 ns  ; res[5]  ; su[6] ; run        ;
; N/A                                     ; None                                                ; 46.125 ns  ; res[5]  ; su[3] ; run        ;
; N/A                                     ; None                                                ; 46.114 ns  ; res[7]  ; su[6] ; run        ;
; N/A                                     ; None                                                ; 46.110 ns  ; res[7]  ; su[3] ; run        ;
; N/A                                     ; None                                                ; 46.076 ns  ; res[6]  ; su[6] ; run        ;
; N/A                                     ; None                                                ; 46.072 ns  ; res[6]  ; su[3] ; run        ;
; N/A                                     ; None                                                ; 46.006 ns  ; res[2]  ; su[5] ; run        ;
; N/A                                     ; None                                                ; 45.996 ns  ; res[8]  ; su[6] ; run        ;
; N/A                                     ; None                                                ; 45.992 ns  ; res[8]  ; su[3] ; run        ;
; N/A                                     ; None                                                ; 45.983 ns  ; res[3]  ; su[5] ; run        ;
; N/A                                     ; None                                                ; 45.949 ns  ; res[2]  ; su[1] ; run        ;
; N/A                                     ; None                                                ; 45.926 ns  ; res[3]  ; su[1] ; run        ;
; N/A                                     ; None                                                ; 45.920 ns  ; res[2]  ; su[0] ; run        ;
; N/A                                     ; None                                                ; 45.897 ns  ; res[3]  ; su[0] ; run        ;
; N/A                                     ; None                                                ; 45.893 ns  ; res[4]  ; su[5] ; run        ;
; N/A                                     ; None                                                ; 45.867 ns  ; res[5]  ; su[4] ; run        ;
; N/A                                     ; None                                                ; 45.852 ns  ; res[7]  ; su[4] ; run        ;
; N/A                                     ; None                                                ; 45.836 ns  ; res[4]  ; su[1] ; run        ;
; N/A                                     ; None                                                ; 45.814 ns  ; res[6]  ; su[4] ; run        ;
; N/A                                     ; None                                                ; 45.807 ns  ; res[4]  ; su[0] ; run        ;
; N/A                                     ; None                                                ; 45.734 ns  ; res[8]  ; su[4] ; run        ;
; N/A                                     ; None                                                ; 45.531 ns  ; res[5]  ; su[5] ; run        ;
; N/A                                     ; None                                                ; 45.516 ns  ; res[7]  ; su[5] ; run        ;
; N/A                                     ; None                                                ; 45.478 ns  ; res[6]  ; su[5] ; run        ;
; N/A                                     ; None                                                ; 45.474 ns  ; res[5]  ; su[1] ; run        ;
; N/A                                     ; None                                                ; 45.459 ns  ; res[7]  ; su[1] ; run        ;
; N/A                                     ; None                                                ; 45.445 ns  ; res[5]  ; su[0] ; run        ;
; N/A                                     ; None                                                ; 45.430 ns  ; res[7]  ; su[0] ; run        ;
; N/A                                     ; None                                                ; 45.421 ns  ; res[6]  ; su[1] ; run        ;
; N/A                                     ; None                                                ; 45.398 ns  ; res[8]  ; su[5] ; run        ;
; N/A                                     ; None                                                ; 45.392 ns  ; res[6]  ; su[0] ; run        ;
; N/A                                     ; None                                                ; 45.341 ns  ; res[8]  ; su[1] ; run        ;
; N/A                                     ; None                                                ; 45.312 ns  ; res[8]  ; su[0] ; run        ;
; N/A                                     ; None                                                ; 42.012 ns  ; res[0]  ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 42.010 ns  ; res[0]  ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 42.010 ns  ; res[0]  ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 41.661 ns  ; res[0]  ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 41.646 ns  ; res[0]  ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 41.632 ns  ; res[0]  ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 41.631 ns  ; res[31] ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 41.629 ns  ; res[31] ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 41.629 ns  ; res[31] ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 41.605 ns  ; res[0]  ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 41.280 ns  ; res[31] ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 41.269 ns  ; res[1]  ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 41.267 ns  ; res[1]  ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 41.267 ns  ; res[1]  ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 41.265 ns  ; res[31] ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 41.251 ns  ; res[31] ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 41.224 ns  ; res[31] ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 40.918 ns  ; res[1]  ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 40.903 ns  ; res[1]  ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 40.889 ns  ; res[1]  ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 40.871 ns  ; res[2]  ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 40.869 ns  ; res[2]  ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 40.869 ns  ; res[2]  ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 40.862 ns  ; res[1]  ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 40.848 ns  ; res[3]  ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 40.846 ns  ; res[3]  ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 40.846 ns  ; res[3]  ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 40.758 ns  ; res[4]  ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 40.756 ns  ; res[4]  ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 40.756 ns  ; res[4]  ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 40.520 ns  ; res[2]  ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 40.505 ns  ; res[2]  ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 40.497 ns  ; res[3]  ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 40.491 ns  ; res[2]  ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 40.482 ns  ; res[3]  ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 40.468 ns  ; res[3]  ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 40.464 ns  ; res[2]  ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 40.441 ns  ; res[3]  ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 40.407 ns  ; res[4]  ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 40.396 ns  ; res[5]  ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 40.394 ns  ; res[5]  ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 40.394 ns  ; res[5]  ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 40.392 ns  ; res[4]  ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 40.381 ns  ; res[7]  ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 40.379 ns  ; res[7]  ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 40.379 ns  ; res[7]  ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 40.378 ns  ; res[4]  ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 40.351 ns  ; res[4]  ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 40.343 ns  ; res[6]  ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 40.341 ns  ; res[6]  ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 40.341 ns  ; res[6]  ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 40.196 ns  ; res[8]  ; sd[5] ; run        ;
; N/A                                     ; None                                                ; 40.194 ns  ; res[8]  ; sd[6] ; run        ;
; N/A                                     ; None                                                ; 40.194 ns  ; res[8]  ; sd[0] ; run        ;
; N/A                                     ; None                                                ; 40.045 ns  ; res[5]  ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 40.030 ns  ; res[7]  ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 40.030 ns  ; res[5]  ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 40.016 ns  ; res[5]  ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 40.015 ns  ; res[7]  ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 40.001 ns  ; res[7]  ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 39.992 ns  ; res[6]  ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 39.989 ns  ; res[5]  ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 39.977 ns  ; res[6]  ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 39.974 ns  ; res[7]  ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 39.963 ns  ; res[6]  ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 39.936 ns  ; res[6]  ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 39.845 ns  ; res[8]  ; sd[4] ; run        ;
; N/A                                     ; None                                                ; 39.830 ns  ; res[8]  ; sd[3] ; run        ;
; N/A                                     ; None                                                ; 39.816 ns  ; res[8]  ; sd[1] ; run        ;
; N/A                                     ; None                                                ; 39.789 ns  ; res[8]  ; sd[2] ; run        ;
; N/A                                     ; None                                                ; 29.834 ns  ; res[0]  ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 29.812 ns  ; res[0]  ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 29.707 ns  ; res[0]  ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 29.699 ns  ; res[0]  ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 29.514 ns  ; res[0]  ; sc[3] ; run        ;
; N/A                                     ; None                                                ; 29.513 ns  ; res[0]  ; sc[2] ; run        ;
; N/A                                     ; None                                                ; 29.474 ns  ; res[0]  ; sc[1] ; run        ;
; N/A                                     ; None                                                ; 29.453 ns  ; res[31] ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 29.431 ns  ; res[31] ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 29.326 ns  ; res[31] ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 29.318 ns  ; res[31] ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 29.133 ns  ; res[31] ; sc[3] ; run        ;
; N/A                                     ; None                                                ; 29.132 ns  ; res[31] ; sc[2] ; run        ;
; N/A                                     ; None                                                ; 29.093 ns  ; res[31] ; sc[1] ; run        ;
; N/A                                     ; None                                                ; 29.091 ns  ; res[1]  ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 29.069 ns  ; res[1]  ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 28.964 ns  ; res[1]  ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 28.956 ns  ; res[1]  ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 28.771 ns  ; res[1]  ; sc[3] ; run        ;
; N/A                                     ; None                                                ; 28.770 ns  ; res[1]  ; sc[2] ; run        ;
; N/A                                     ; None                                                ; 28.731 ns  ; res[1]  ; sc[1] ; run        ;
; N/A                                     ; None                                                ; 28.693 ns  ; res[2]  ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 28.671 ns  ; res[2]  ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 28.670 ns  ; res[3]  ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 28.648 ns  ; res[3]  ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 28.580 ns  ; res[4]  ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 28.566 ns  ; res[2]  ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 28.558 ns  ; res[4]  ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 28.558 ns  ; res[2]  ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 28.543 ns  ; res[3]  ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 28.535 ns  ; res[3]  ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 28.453 ns  ; res[4]  ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 28.445 ns  ; res[4]  ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 28.373 ns  ; res[2]  ; sc[3] ; run        ;
; N/A                                     ; None                                                ; 28.372 ns  ; res[2]  ; sc[2] ; run        ;
; N/A                                     ; None                                                ; 28.350 ns  ; res[3]  ; sc[3] ; run        ;
; N/A                                     ; None                                                ; 28.349 ns  ; res[3]  ; sc[2] ; run        ;
; N/A                                     ; None                                                ; 28.333 ns  ; res[2]  ; sc[1] ; run        ;
; N/A                                     ; None                                                ; 28.310 ns  ; res[3]  ; sc[1] ; run        ;
; N/A                                     ; None                                                ; 28.260 ns  ; res[4]  ; sc[3] ; run        ;
; N/A                                     ; None                                                ; 28.259 ns  ; res[4]  ; sc[2] ; run        ;
; N/A                                     ; None                                                ; 28.220 ns  ; res[4]  ; sc[1] ; run        ;
; N/A                                     ; None                                                ; 28.218 ns  ; res[5]  ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 28.203 ns  ; res[7]  ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 28.196 ns  ; res[5]  ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 28.181 ns  ; res[7]  ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 28.165 ns  ; res[6]  ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 28.143 ns  ; res[6]  ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 28.099 ns  ; res[8]  ; sc[6] ; run        ;
; N/A                                     ; None                                                ; 28.091 ns  ; res[5]  ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 28.083 ns  ; res[5]  ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 28.077 ns  ; res[8]  ; sc[5] ; run        ;
; N/A                                     ; None                                                ; 28.076 ns  ; res[7]  ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 28.068 ns  ; res[7]  ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 28.038 ns  ; res[6]  ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 28.030 ns  ; res[6]  ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 27.972 ns  ; res[8]  ; sc[4] ; run        ;
; N/A                                     ; None                                                ; 27.964 ns  ; res[8]  ; sc[0] ; run        ;
; N/A                                     ; None                                                ; 27.898 ns  ; res[5]  ; sc[3] ; run        ;
; N/A                                     ; None                                                ; 27.897 ns  ; res[5]  ; sc[2] ; run        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;         ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 8.928 ns        ; load ; rclk[1] ;
; N/A   ; None              ; 8.927 ns        ; load ; rclk[3] ;
; N/A   ; None              ; 8.685 ns        ; load ; rclk[2] ;
; N/A   ; None              ; 8.351 ns        ; load ; rclk[0] ;
+-------+-------------------+-----------------+------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 31 16:25:02 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off q4 -c q4 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "bcd_dec:bcd|zt[3]" is a latch
    Warning: Node "bcd_dec:bcd|zt[0]" is a latch
    Warning: Node "bcd_dec:bcd|zt[2]" is a latch
    Warning: Node "bcd_dec:bcd|zt[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "run" is an undefined clock
    Info: Assuming node "opr_tg" is an undefined clock
    Info: Assuming node "mode_tg" is an undefined clock
    Info: Assuming node "load" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "reg_mux:sel|rclk[2]" as buffer
    Info: Detected gated clock "reg_mux:sel|rclk[0]" as buffer
    Info: Detected ripple clock "reg_mux:sel|creg[1]" as buffer
    Info: Detected ripple clock "reg_mux:sel|creg[0]" as buffer
    Info: Detected gated clock "reg_mux:sel|rclk[3]" as buffer
    Info: Detected gated clock "reg_mux:sel|rclk[1]" as buffer
Info: No valid register-to-register data paths exist for clock "run"
Info: Clock "opr_tg" Internal fmax is restricted to 405.02 MHz between source register "opr" and destination register "opr"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.454 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N17; Fanout = 12; REG Node = 'opr'
            Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X49_Y9_N16; Fanout = 1; COMB Node = 'opr~0'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X49_Y9_N17; Fanout = 12; REG Node = 'opr'
            Info: Total cell delay = 0.454 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "opr_tg" to destination register is 2.250 ns
                Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'opr_tg'
                Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X49_Y9_N17; Fanout = 12; REG Node = 'opr'
                Info: Total cell delay = 1.476 ns ( 65.60 % )
                Info: Total interconnect delay = 0.774 ns ( 34.40 % )
            Info: - Longest clock path from clock "opr_tg" to source register is 2.250 ns
                Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'opr_tg'
                Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X49_Y9_N17; Fanout = 12; REG Node = 'opr'
                Info: Total cell delay = 1.476 ns ( 65.60 % )
                Info: Total interconnect delay = 0.774 ns ( 34.40 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "mode_tg" Internal fmax is restricted to 405.02 MHz between source register "reg_mux:sel|creg[0]" and destination register "reg_mux:sel|creg[1]"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.654 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y3_N27; Fanout = 6; REG Node = 'reg_mux:sel|creg[0]'
            Info: 2: + IC(0.380 ns) + CELL(0.178 ns) = 0.558 ns; Loc. = LCCOMB_X27_Y3_N10; Fanout = 1; COMB Node = 'reg_mux:sel|creg[1]~0'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.654 ns; Loc. = LCFF_X27_Y3_N11; Fanout = 5; REG Node = 'reg_mux:sel|creg[1]'
            Info: Total cell delay = 0.274 ns ( 41.90 % )
            Info: Total interconnect delay = 0.380 ns ( 58.10 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "mode_tg" to destination register is 3.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'mode_tg'
                Info: 2: + IC(2.016 ns) + CELL(0.602 ns) = 3.482 ns; Loc. = LCFF_X27_Y3_N11; Fanout = 5; REG Node = 'reg_mux:sel|creg[1]'
                Info: Total cell delay = 1.466 ns ( 42.10 % )
                Info: Total interconnect delay = 2.016 ns ( 57.90 % )
            Info: - Longest clock path from clock "mode_tg" to source register is 3.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'mode_tg'
                Info: 2: + IC(2.016 ns) + CELL(0.602 ns) = 3.482 ns; Loc. = LCFF_X27_Y3_N27; Fanout = 6; REG Node = 'reg_mux:sel|creg[0]'
                Info: Total cell delay = 1.466 ns ( 42.10 % )
                Info: Total interconnect delay = 2.016 ns ( 57.90 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: No valid register-to-register data paths exist for clock "load"
Info: tco from clock "run" to destination pin "su[2]" through register "res[0]" is 48.800 ns
    Info: + Longest clock path from clock "run" to source register is 2.523 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 10; CLK Node = 'run'
        Info: 2: + IC(1.047 ns) + CELL(0.602 ns) = 2.523 ns; Loc. = LCFF_X46_Y9_N13; Fanout = 1; REG Node = 'res[0]'
        Info: Total cell delay = 1.476 ns ( 58.50 % )
        Info: Total interconnect delay = 1.047 ns ( 41.50 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 46.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y9_N13; Fanout = 1; REG Node = 'res[0]'
        Info: 2: + IC(0.370 ns) + CELL(0.545 ns) = 0.915 ns; Loc. = LCCOMB_X46_Y9_N8; Fanout = 2; COMB Node = 'res~10'
        Info: 3: + IC(2.570 ns) + CELL(0.495 ns) = 3.980 ns; Loc. = LCCOMB_X25_Y13_N10; Fanout = 2; COMB Node = 'Add6~1'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.060 ns; Loc. = LCCOMB_X25_Y13_N12; Fanout = 2; COMB Node = 'Add6~3'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 4.234 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'Add6~5'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 4.314 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; COMB Node = 'Add6~7'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.394 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 2; COMB Node = 'Add6~9'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.474 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 2; COMB Node = 'Add6~11'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.554 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'Add6~13'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.634 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 2; COMB Node = 'Add6~15'
        Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 5.092 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 12; COMB Node = 'Add6~16'
        Info: 12: + IC(1.918 ns) + CELL(0.517 ns) = 7.527 ns; Loc. = LCCOMB_X23_Y20_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_17~3'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.607 ns; Loc. = LCCOMB_X23_Y20_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_17~5'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 7.687 ns; Loc. = LCCOMB_X23_Y20_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_17~7'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.767 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_17~9'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 7.847 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_17~11'
        Info: 17: + IC(0.000 ns) + CELL(0.174 ns) = 8.021 ns; Loc. = LCCOMB_X23_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_17~13'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.101 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_17~15'
        Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 8.559 ns; Loc. = LCCOMB_X23_Y20_N18; Fanout = 22; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_17~16'
        Info: 20: + IC(0.860 ns) + CELL(0.491 ns) = 9.910 ns; Loc. = LCCOMB_X21_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[800]~162'
        Info: 21: + IC(0.485 ns) + CELL(0.517 ns) = 10.912 ns; Loc. = LCCOMB_X22_Y20_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~1'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.992 ns; Loc. = LCCOMB_X22_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~3'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.072 ns; Loc. = LCCOMB_X22_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~5'
        Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 11.246 ns; Loc. = LCCOMB_X22_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~7'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 11.326 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~9'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 11.406 ns; Loc. = LCCOMB_X22_Y20_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~11'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 11.486 ns; Loc. = LCCOMB_X22_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~13'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 11.566 ns; Loc. = LCCOMB_X22_Y20_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~15'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 11.646 ns; Loc. = LCCOMB_X22_Y20_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~17'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 11.726 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~19'
        Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 12.184 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 32; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_18~20'
        Info: 32: + IC(1.203 ns) + CELL(0.322 ns) = 13.709 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[832]~175'
        Info: 33: + IC(1.267 ns) + CELL(0.495 ns) = 15.471 ns; Loc. = LCCOMB_X26_Y20_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~1'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 15.551 ns; Loc. = LCCOMB_X26_Y20_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~3'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 15.631 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~5'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 15.711 ns; Loc. = LCCOMB_X26_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~7'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 15.791 ns; Loc. = LCCOMB_X26_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~9'
        Info: 38: + IC(0.000 ns) + CELL(0.174 ns) = 15.965 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~11'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 16.045 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~13'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 16.125 ns; Loc. = LCCOMB_X26_Y20_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~15'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 16.205 ns; Loc. = LCCOMB_X26_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~17'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 16.285 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~19'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 16.365 ns; Loc. = LCCOMB_X26_Y20_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~21'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 16.445 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~23'
        Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 16.903 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 38; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_19~24'
        Info: 46: + IC(0.936 ns) + CELL(0.545 ns) = 18.384 ns; Loc. = LCCOMB_X24_Y20_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[871]~259'
        Info: 47: + IC(1.625 ns) + CELL(0.495 ns) = 20.504 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_20~15'
        Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 20.584 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_20~17'
        Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 20.664 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_20~19'
        Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 20.744 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_20~21'
        Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 20.824 ns; Loc. = LCCOMB_X25_Y19_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_20~23'
        Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 20.904 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_20~25'
        Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 20.984 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_20~27'
        Info: 54: + IC(0.000 ns) + CELL(0.458 ns) = 21.442 ns; Loc. = LCCOMB_X25_Y19_N30; Fanout = 44; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_20~28'
        Info: 55: + IC(1.299 ns) + CELL(0.521 ns) = 23.262 ns; Loc. = LCCOMB_X26_Y20_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[898]~304'
        Info: 56: + IC(1.224 ns) + CELL(0.517 ns) = 25.003 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~5'
        Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 25.083 ns; Loc. = LCCOMB_X24_Y19_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~7'
        Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 25.163 ns; Loc. = LCCOMB_X24_Y19_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~9'
        Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 25.243 ns; Loc. = LCCOMB_X24_Y19_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~11'
        Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 25.323 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~13'
        Info: 61: + IC(0.000 ns) + CELL(0.161 ns) = 25.484 ns; Loc. = LCCOMB_X24_Y19_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~15'
        Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 25.564 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~17'
        Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 25.644 ns; Loc. = LCCOMB_X24_Y18_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~19'
        Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 25.724 ns; Loc. = LCCOMB_X24_Y18_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~21'
        Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 25.804 ns; Loc. = LCCOMB_X24_Y18_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~23'
        Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 25.884 ns; Loc. = LCCOMB_X24_Y18_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~25'
        Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 25.964 ns; Loc. = LCCOMB_X24_Y18_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~27'
        Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 26.044 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~29'
        Info: 69: + IC(0.000 ns) + CELL(0.174 ns) = 26.218 ns; Loc. = LCCOMB_X24_Y18_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~31'
        Info: 70: + IC(0.000 ns) + CELL(0.458 ns) = 26.676 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 50; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_21~32'
        Info: 71: + IC(1.206 ns) + CELL(0.521 ns) = 28.403 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[928]~226'
        Info: 72: + IC(1.146 ns) + CELL(0.596 ns) = 30.145 ns; Loc. = LCCOMB_X23_Y17_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~1'
        Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 30.225 ns; Loc. = LCCOMB_X23_Y17_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~3'
        Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 30.305 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~5'
        Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 30.385 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~7'
        Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 30.465 ns; Loc. = LCCOMB_X23_Y17_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~9'
        Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 30.545 ns; Loc. = LCCOMB_X23_Y17_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~11'
        Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 30.625 ns; Loc. = LCCOMB_X23_Y17_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~13'
        Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 30.705 ns; Loc. = LCCOMB_X23_Y17_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~15'
        Info: 80: + IC(0.000 ns) + CELL(0.161 ns) = 30.866 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~17'
        Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 30.946 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~19'
        Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 31.026 ns; Loc. = LCCOMB_X23_Y16_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~21'
        Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 31.106 ns; Loc. = LCCOMB_X23_Y16_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~23'
        Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 31.186 ns; Loc. = LCCOMB_X23_Y16_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~25'
        Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 31.266 ns; Loc. = LCCOMB_X23_Y16_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~27'
        Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 31.346 ns; Loc. = LCCOMB_X23_Y16_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~29'
        Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 31.426 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~31'
        Info: 88: + IC(0.000 ns) + CELL(0.174 ns) = 31.600 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~33'
        Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 31.680 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~35'
        Info: 90: + IC(0.000 ns) + CELL(0.458 ns) = 32.138 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 39; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_23~36'
        Info: 91: + IC(1.865 ns) + CELL(0.516 ns) = 34.519 ns; Loc. = LCCOMB_X24_Y18_N30; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[966]~296'
        Info: 92: + IC(1.211 ns) + CELL(0.495 ns) = 36.225 ns; Loc. = LCCOMB_X24_Y17_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~13'
        Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 36.305 ns; Loc. = LCCOMB_X24_Y17_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~15'
        Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 36.385 ns; Loc. = LCCOMB_X24_Y17_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~17'
        Info: 95: + IC(0.000 ns) + CELL(0.161 ns) = 36.546 ns; Loc. = LCCOMB_X24_Y17_N30; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~19'
        Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 36.626 ns; Loc. = LCCOMB_X24_Y16_N0; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~21'
        Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 36.706 ns; Loc. = LCCOMB_X24_Y16_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~23'
        Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 36.786 ns; Loc. = LCCOMB_X24_Y16_N4; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~25'
        Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 36.866 ns; Loc. = LCCOMB_X24_Y16_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~27'
        Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 36.946 ns; Loc. = LCCOMB_X24_Y16_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~29'
        Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 37.026 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~31'
        Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 37.106 ns; Loc. = LCCOMB_X24_Y16_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~33'
        Info: 103: + IC(0.000 ns) + CELL(0.174 ns) = 37.280 ns; Loc. = LCCOMB_X24_Y16_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~35'
        Info: 104: + IC(0.000 ns) + CELL(0.080 ns) = 37.360 ns; Loc. = LCCOMB_X24_Y16_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~37'
        Info: 105: + IC(0.000 ns) + CELL(0.458 ns) = 37.818 ns; Loc. = LCCOMB_X24_Y16_N18; Fanout = 12; COMB Node = 'lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|op_24~38'
        Info: 106: + IC(1.187 ns) + CELL(0.521 ns) = 39.526 ns; Loc. = LCCOMB_X26_Y17_N12; Fanout = 1; COMB Node = 'conv_7seg:lcd0|inst11~2'
        Info: 107: + IC(0.542 ns) + CELL(0.322 ns) = 40.390 ns; Loc. = LCCOMB_X25_Y17_N16; Fanout = 1; COMB Node = 'conv_7seg:lcd0|inst11~3'
        Info: 108: + IC(2.770 ns) + CELL(2.840 ns) = 46.000 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'su[2]'
        Info: Total cell delay = 22.316 ns ( 48.51 % )
        Info: Total interconnect delay = 23.684 ns ( 51.49 % )
Info: Longest tpd from source pin "load" to destination pin "rclk[1]" is 8.928 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'load'
    Info: 2: + IC(2.156 ns) + CELL(0.544 ns) = 3.564 ns; Loc. = LCCOMB_X27_Y3_N20; Fanout = 2; COMB Node = 'reg_mux:sel|rclk[1]'
    Info: 3: + IC(2.514 ns) + CELL(2.850 ns) = 8.928 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'rclk[1]'
    Info: Total cell delay = 4.258 ns ( 47.69 % )
    Info: Total interconnect delay = 4.670 ns ( 52.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Wed Mar 31 16:25:06 2010
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


