library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity dec_2_4 is
port (x1, x0, en :in std_logic ;
y0, y1, y2, y3:out std_logic);
end dec_2_4;

architecture dataflow of dec_2_4 is
begin
y0<= (not x1) and (not x0) and en;
y1<= (not x1) and x0 and en;
y2<= x1 and (not x0) and en;
y3<= x1 and x0 and en;
end dataflow;