Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Feb 20 16:30:00 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 r  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 r  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 r  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 r  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 r  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 r  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 r  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 4.699ns (24.040%)  route 14.848ns (75.960%))
  Logic Levels:           25  (LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.177 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.432     8.609    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.332     8.941 r  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.450     9.391    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.515 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=37, routed)          0.572    10.087    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.211 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.839    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.955 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.926    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.254 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.138    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.262 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.175 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.777    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.901 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.511    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.635 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.887    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.011 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.711    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.694    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 4.126ns (21.131%)  route 15.400ns (78.869%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.752     0.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X40Y111        LUT2 (Prop_lut2_I0_O)        0.124     0.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.628     1.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.945     2.177    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.301 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.938    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.062 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.864    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.770 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.070    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.483    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.607 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.197    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.514    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.638 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.338 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     7.999    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.123 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.426    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.550 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.845    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.399 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.066    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.190 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.818    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.934 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.905    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.233 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.117    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.241 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.745    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.869 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.030    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.154 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.756    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.880 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.490    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.613 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.690    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.814 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.673    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 3.662ns (19.283%)  route 15.329ns (80.717%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.824    -0.868    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X52Y115        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.412 f  i_ariane/i_cva6/ex_stage_i/alu_valid_q_reg/Q
                         net (fo=453, routed)         1.307     0.895    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q
    SLICE_X52Y116        LUT3 (Prop_lut3_I1_O)        0.124     1.019 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_14/O
                         net (fo=14, routed)          1.070     2.089    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I2_O)        0.124     2.213 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57/O
                         net (fo=61, routed)          0.586     2.799    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_57_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124     2.923 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49/O
                         net (fo=1, routed)           1.043     3.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_49_n_0
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.124     4.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][9]_i_33/O
                         net (fo=7, routed)           0.823     4.913    i_ariane/i_cva6/ex_stage_i/alu_i/adder_in_a[9]
    SLICE_X53Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.420 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.420    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.534    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.847 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           1.010     6.857    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X52Y122        LUT4 (Prop_lut4_I0_O)        0.306     7.163 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.433     7.596    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X52Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.720 f  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.674     8.394    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X52Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.518 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.638     9.156    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.280 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.513     9.793    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.426    10.343    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.467 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.750    11.217    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.341 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.818    12.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X47Y112        LUT5 (Prop_lut5_I3_O)        0.152    12.311 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          1.013    13.325    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.326    13.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32/O
                         net (fo=4, routed)           1.731    15.382    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[spec]_alias
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp_1/O
                         net (fo=19, routed)          1.492    16.998    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.122 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_9_comp/O
                         net (fo=4, routed)           1.001    18.123    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[1]
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.573    18.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y12         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.895    
                         clock uncertainty           -0.079    18.816    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.250    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.127    




