################################################################################
# IO constraints
################################################################################
# clk:0
set_property LOC X [get_ports {clk}]

# rst:0
set_property LOC X [get_ports {rst}]

# pcie:0.rst_n
set_property LOC X [get_ports {pcie_rst_n}]

# pcie:0.clk_p
set_property LOC X [get_ports {pcie_clk_p}]

# pcie:0.clk_n
set_property LOC X [get_ports {pcie_clk_n}]

# pcie:0.rx_p
set_property LOC X [get_ports {pcie_rx_p[0]}]

# pcie:0.rx_p
set_property LOC X [get_ports {pcie_rx_p[1]}]

# pcie:0.rx_n
set_property LOC X [get_ports {pcie_rx_n[0]}]

# pcie:0.rx_n
set_property LOC X [get_ports {pcie_rx_n[1]}]

# pcie:0.tx_p
set_property LOC X [get_ports {pcie_tx_p[0]}]

# pcie:0.tx_p
set_property LOC X [get_ports {pcie_tx_p[1]}]

# pcie:0.tx_n
set_property LOC X [get_ports {pcie_tx_n[0]}]

# pcie:0.tx_n
set_property LOC X [get_ports {pcie_tx_n[1]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[0]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[1]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[2]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[3]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[4]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[5]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[6]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[7]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[8]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[9]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[10]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[11]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[12]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[13]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[14]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[15]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[16]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[17]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[18]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[19]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[20]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[21]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[22]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[23]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[24]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[25]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[26]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[27]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[28]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[29]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[30]}]

# cntrl:0.reader_data
set_property LOC X [get_ports {cntrl_reader_data[31]}]

# cntrl:0.reader_valid
set_property LOC X [get_ports {cntrl_reader_valid}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[0]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[1]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[2]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[3]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[4]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[5]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[6]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[7]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[8]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[9]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[10]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[11]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[12]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[13]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[14]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[15]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[16]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[17]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[18]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[19]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[20]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[21]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[22]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[23]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[24]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[25]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[26]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[27]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[28]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[29]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[30]}]

# cntrl:0.writer_data
set_property LOC X [get_ports {cntrl_writer_data[31]}]

# cntrl:0.writer_valid
set_property LOC X [get_ports {cntrl_writer_valid}]

# cntrl:0.enable
set_property LOC X [get_ports {cntrl_enable}]

# dma_writer:0.valid
set_property LOC X [get_ports {dma_writer0_valid}]

# dma_writer:0.ready
set_property LOC X [get_ports {dma_writer0_ready}]

# dma_writer:0.last
set_property LOC X [get_ports {dma_writer0_last}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[0]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[1]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[2]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[3]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[4]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[5]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[6]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[7]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[8]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[9]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[10]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[11]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[12]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[13]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[14]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[15]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[16]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[17]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[18]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[19]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[20]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[21]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[22]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[23]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[24]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[25]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[26]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[27]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[28]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[29]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[30]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[31]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[32]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[33]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[34]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[35]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[36]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[37]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[38]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[39]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[40]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[41]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[42]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[43]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[44]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[45]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[46]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[47]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[48]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[49]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[50]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[51]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[52]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[53]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[54]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[55]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[56]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[57]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[58]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[59]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[60]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[61]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[62]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[63]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[64]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[65]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[66]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[67]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[68]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[69]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[70]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[71]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[72]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[73]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[74]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[75]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[76]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[77]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[78]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[79]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[80]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[81]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[82]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[83]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[84]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[85]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[86]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[87]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[88]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[89]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[90]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[91]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[92]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[93]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[94]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[95]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[96]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[97]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[98]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[99]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[100]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[101]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[102]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[103]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[104]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[105]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[106]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[107]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[108]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[109]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[110]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[111]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[112]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[113]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[114]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[115]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[116]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[117]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[118]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[119]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[120]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[121]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[122]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[123]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[124]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[125]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[126]}]

# dma_writer:0.data
set_property LOC X [get_ports {dma_writer0_data[127]}]

# dma_writer:0.enable
set_property LOC X [get_ports {dma_writer0_enable}]

# dma_reader:0.valid
set_property LOC X [get_ports {dma_reader0_valid}]

# dma_reader:0.ready
set_property LOC X [get_ports {dma_reader0_ready}]

# dma_reader:0.last
set_property LOC X [get_ports {dma_reader0_last}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[0]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[1]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[2]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[3]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[4]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[5]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[6]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[7]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[8]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[9]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[10]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[11]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[12]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[13]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[14]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[15]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[16]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[17]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[18]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[19]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[20]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[21]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[22]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[23]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[24]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[25]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[26]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[27]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[28]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[29]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[30]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[31]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[32]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[33]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[34]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[35]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[36]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[37]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[38]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[39]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[40]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[41]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[42]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[43]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[44]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[45]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[46]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[47]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[48]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[49]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[50]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[51]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[52]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[53]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[54]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[55]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[56]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[57]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[58]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[59]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[60]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[61]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[62]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[63]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[64]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[65]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[66]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[67]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[68]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[69]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[70]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[71]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[72]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[73]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[74]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[75]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[76]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[77]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[78]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[79]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[80]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[81]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[82]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[83]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[84]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[85]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[86]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[87]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[88]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[89]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[90]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[91]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[92]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[93]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[94]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[95]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[96]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[97]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[98]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[99]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[100]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[101]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[102]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[103]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[104]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[105]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[106]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[107]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[108]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[109]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[110]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[111]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[112]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[113]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[114]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[115]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[116]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[117]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[118]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[119]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[120]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[121]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[122]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[123]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[124]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[125]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[126]}]

# dma_reader:0.data
set_property LOC X [get_ports {dma_reader0_data[127]}]

# dma_reader:0.enable
set_property LOC X [get_ports {dma_reader0_enable}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[0]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[1]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[2]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[3]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[4]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[5]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[6]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[7]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[8]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[9]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[10]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[11]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[12]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[13]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[14]}]

# msi_irqs:0
set_property LOC X [get_ports {msi_irqs[15]}]

################################################################################
# Design constraints
################################################################################

################################################################################
# Clock constraints
################################################################################


create_clock -name pcie_clk_p -period 10.0 [get_ports pcie_clk_p]

################################################################################
# False path constraints
################################################################################


set_false_path -quiet -through [get_nets -hierarchical -filter {mr_ff == TRUE}]

set_false_path -quiet -to [get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]]

set_max_delay 2 -quiet -from [get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]] -to [get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]]