{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 05 16:32:46 2014 " "Info: Processing started: Mon May 05 16:32:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DDS_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_top " "Info: Found entity 1: DDS_top" {  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TLC615.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TLC615.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC5615 " "Info: Found entity 1: TLC5615" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 key_coding.v(94) " "Warning (10229): Verilog HDL Expression warning at key_coding.v(94): truncated literal to match 9 bits" {  } { { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_coding.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_coding.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_coding " "Info: Found entity 1: key_coding" {  } { { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_10 " "Info: Found entity 1: adder_10" {  } { { "adder_10.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/adder_10.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_10 " "Info: Found entity 1: reg_10" {  } { { "reg_10.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/reg_10.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Info: Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/adder_32.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Info: Found entity 1: reg32" {  } { { "reg32.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/reg32.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom " "Info: Found entity 1: sin_rom" {  } { { "sin_rom.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/sin_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tri_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_rom " "Info: Found entity 1: tri_rom" {  } { { "tri_rom.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/tri_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squ_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file squ_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 squ_rom " "Info: Found entity 1: squ_rom" {  } { { "squ_rom.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/squ_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_top " "Info: Elaborating entity \"DDS_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:u4 " "Info: Elaborating entity \"DDS\" for hierarchy \"DDS:u4\"" {  } { { "DDS_top.v" "u4" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_f DDS.v(68) " "Warning (10235): Verilog HDL Always Construct warning at DDS.v(68): variable \"set_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_f DDS.v(83) " "Warning (10235): Verilog HDL Always Construct warning at DDS.v(83): variable \"set_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DDS.v(88) " "Warning (10230): Verilog HDL assignment warning at DDS.v(88): truncated value with size 32 to match size of target (10)" {  } { { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 DDS:u4\|adder_32:u1 " "Info: Elaborating entity \"adder_32\" for hierarchy \"DDS:u4\|adder_32:u1\"" {  } { { "DDS.v" "u1" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 DDS:u4\|reg32:u2 " "Info: Elaborating entity \"reg32\" for hierarchy \"DDS:u4\|reg32:u2\"" {  } { { "DDS.v" "u2" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_10 DDS:u4\|adder_10:u7 " "Info: Elaborating entity \"adder_10\" for hierarchy \"DDS:u4\|adder_10:u7\"" {  } { { "DDS.v" "u7" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10 DDS:u4\|reg_10:u8 " "Info: Elaborating entity \"reg_10\" for hierarchy \"DDS:u4\|reg_10:u8\"" {  } { { "DDS.v" "u8" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_rom DDS:u4\|sin_rom:u3 " "Info: Elaborating entity \"sin_rom\" for hierarchy \"DDS:u4\|sin_rom:u3\"" {  } { { "DDS.v" "u3" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "altsyncram_component" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/sin_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/sin_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./512/sin.mif " "Info: Parameter \"init_file\" = \"./512/sin.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin_rom.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/sin_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mo91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mo91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mo91 " "Info: Found entity 1: altsyncram_mo91" {  } { { "db/altsyncram_mo91.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_mo91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mo91 DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated " "Info: Elaborating entity \"altsyncram_mo91\" for hierarchy \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t192.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t192.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t192 " "Info: Found entity 1: altsyncram_t192" {  } { { "db/altsyncram_t192.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_t192.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t192 DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1 " "Info: Elaborating entity \"altsyncram_t192\" for hierarchy \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\"" {  } { { "db/altsyncram_mo91.tdf" "altsyncram1" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_mo91.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mo91.tdf" "mgl_prim2" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_mo91.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mo91.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_mo91.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000 " "Info: Parameter \"CVALUE\" = \"0000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905024 " "Info: Parameter \"NODE_NAME\" = \"1919905024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Info: Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 10 " "Info: Parameter \"WIDTH_WORD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Info: Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_mo91.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_mo91.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_rom DDS:u4\|tri_rom:u4 " "Info: Elaborating entity \"tri_rom\" for hierarchy \"DDS:u4\|tri_rom:u4\"" {  } { { "DDS.v" "u4" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.v" "altsyncram_component" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/tri_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/tri_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./512/tri_rom.mif " "Info: Parameter \"init_file\" = \"./512/tri_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tri_rom.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/tri_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g881.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g881 " "Info: Found entity 1: altsyncram_g881" {  } { { "db/altsyncram_g881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_g881.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g881 DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated " "Info: Elaborating entity \"altsyncram_g881\" for hierarchy \"DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squ_rom DDS:u4\|squ_rom:u5 " "Info: Elaborating entity \"squ_rom\" for hierarchy \"DDS:u4\|squ_rom:u5\"" {  } { { "DDS.v" "u5" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\"" {  } { { "squ_rom.v" "altsyncram_component" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/squ_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\"" {  } { { "squ_rom.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/squ_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./512/squ_rom.mif " "Info: Parameter \"init_file\" = \"./512/squ_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "squ_rom.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/squ_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q881.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q881 " "Info: Found entity 1: altsyncram_q881" {  } { { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q881 DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated " "Info: Elaborating entity \"altsyncram_q881\" for hierarchy \"DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5615 TLC5615:U5 " "Info: Elaborating entity \"TLC5615\" for hierarchy \"TLC5615:U5\"" {  } { { "DDS_top.v" "U5" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u6 " "Info: Elaborating entity \"key\" for hierarchy \"key:u6\"" {  } { { "DDS_top.v" "u6" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_coding key_coding:u10 " "Info: Elaborating entity \"key_coding\" for hierarchy \"key_coding:u10\"" {  } { { "DDS_top.v" "u10" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DDS:u4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DDS:u4\|Div0\"" {  } { { "DDS.v" "Div0" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DDS:u4\|lpm_divide:Div0\"" {  } { { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|lpm_divide:Div0 " "Info: Instantiated megafunction \"DDS:u4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cem " "Info: Found entity 1: lpm_divide_cem" {  } { { "db/lpm_divide_cem.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/lpm_divide_cem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Info: Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Info: Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 60 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sin_data\[9\] GND " "Warning (13410): Pin \"sin_data\[9\]\" is stuck at GND" {  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u9\|state~13 " "Info: Register \"key:u9\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u9\|state~14 " "Info: Register \"key:u9\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u9\|state~15 " "Info: Register \"key:u9\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u8\|state~13 " "Info: Register \"key:u8\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u8\|state~14 " "Info: Register \"key:u8\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u8\|state~15 " "Info: Register \"key:u8\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u7\|state~13 " "Info: Register \"key:u7\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u7\|state~14 " "Info: Register \"key:u7\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u7\|state~15 " "Info: Register \"key:u7\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u6\|state~13 " "Info: Register \"key:u6\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u6\|state~14 " "Info: Register \"key:u6\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u6\|state~15 " "Info: Register \"key:u6\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u8\|state.s0 " "Info: Register \"key:u8\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u8\|state.s1 " "Info: Register \"key:u8\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u8\|state.s2 " "Info: Register \"key:u8\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u8\|state.s3 " "Info: Register \"key:u8\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u8\|state.s4 " "Info: Register \"key:u8\|state.s4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u8\|state.s5 " "Info: Register \"key:u8\|state.s5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_a_key_in " "Warning (15610): No output dependent on input pin \"set_a_key_in\"" {  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "511 " "Info: Implemented 511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "457 " "Info: Implemented 457 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Info: Implemented 30 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 05 16:33:00 2014 " "Info: Processing ended: Mon May 05 16:33:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 05 16:33:03 2014 " "Info: Processing started: Mon May 05 16:33:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS_sin EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"DDS_sin\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 19 " "Warning: No exact pin location assignment(s) for 10 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[0\] " "Info: Pin sin_data\[0\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[0] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[1\] " "Info: Pin sin_data\[1\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[1] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[2\] " "Info: Pin sin_data\[2\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[2] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[3\] " "Info: Pin sin_data\[3\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[3] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[4\] " "Info: Pin sin_data\[4\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[4] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[5\] " "Info: Pin sin_data\[5\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[5] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[6\] " "Info: Pin sin_data\[6\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[6] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[7\] " "Info: Pin sin_data\[7\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[7] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[8\] " "Info: Pin sin_data\[8\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[8] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[9\] " "Info: Pin sin_data\[9\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[9] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:U5\|sclk " "Info: Destination node TLC5615:U5\|sclk" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 27 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:U5|sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u6\|key_out " "Info: Destination node key:u6\|key_out" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u6|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u9\|key_out " "Info: Destination node key:u9\|key_out" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u9|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u7\|key_out " "Info: Destination node key:u7\|key_out" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u7|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u7\|key_out  " "Info: Automatically promoted node key:u7\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u7\|Selector0~1 " "Info: Destination node key:u7\|Selector0~1" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u7|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u7|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLC5615:U5\|sclk  " "Info: Automatically promoted node TLC5615:U5\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:U5\|sclk~0 " "Info: Destination node TLC5615:U5\|sclk~0" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 27 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:U5|sclk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk " "Info: Destination node sclk" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sclk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 31 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 27 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:U5|sclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u9\|key_out  " "Info: Automatically promoted node key:u9\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u9\|Selector0~1 " "Info: Destination node key:u9\|Selector0~1" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u9|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u9|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u6\|key_out  " "Info: Automatically promoted node key:u6\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u6\|Selector0~1 " "Info: Destination node key:u6\|Selector0~1" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u6|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u6|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 0 10 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 21 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 7 17 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 register TLC5615:U5\|din_reg\[0\] -38.919 ns " "Info: Slack time is -38.919 ns between source memory \"DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8\" and destination register \"TLC5615:U5\|din_reg\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.611 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.611 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 342 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 342; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns TLC5615:U5\|din_reg\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 342 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 342; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns TLC5615:U5\|din_reg\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 342 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 342; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 342 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 342; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "39.530 ns - Longest memory register " "Info: - Longest memory to register delay is 39.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.624 ns) 6.351 ns DDS:u4\|Mux9~0 3 COMB Unassigned 1 " "Info: 3: + IC(1.966 ns) + CELL(0.624 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|Mux9~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.162 ns DDS:u4\|Mux9~1 4 COMB Unassigned 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 7.162 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Mux9~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|Mux9~0 DDS:u4|Mux9~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 8.668 ns DDS:u4\|Add0~1 5 COMB Unassigned 2 " "Info: 5: + IC(0.885 ns) + CELL(0.621 ns) = 8.668 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|Mux9~1 DDS:u4|Add0~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.754 ns DDS:u4\|Add0~3 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.754 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~1 DDS:u4|Add0~3 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.840 ns DDS:u4\|Add0~5 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.840 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~3 DDS:u4|Add0~5 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.926 ns DDS:u4\|Add0~7 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 8.926 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~5 DDS:u4|Add0~7 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.012 ns DDS:u4\|Add0~9 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.012 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~7 DDS:u4|Add0~9 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.098 ns DDS:u4\|Add0~11 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.098 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~9 DDS:u4|Add0~11 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.184 ns DDS:u4\|Add0~13 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.184 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~11 DDS:u4|Add0~13 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.270 ns DDS:u4\|Add0~15 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.270 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~13 DDS:u4|Add0~15 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.776 ns DDS:u4\|Add0~16 13 COMB Unassigned 4 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 9.776 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'DDS:u4\|Add0~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|Add0~15 DDS:u4|Add0~16 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 10.975 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[1\]~1 14 COMB Unassigned 2 " "Info: 14: + IC(0.578 ns) + CELL(0.621 ns) = 10.975 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.061 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 11.061 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.147 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5 16 COMB Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.147 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.653 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6 17 COMB Unassigned 12 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 11.653 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.624 ns) 13.136 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[17\]~82 18 COMB Unassigned 2 " "Info: 18: + IC(0.859 ns) + CELL(0.624 ns) = 13.136 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[17\]~82'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 14.642 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[3\]~5 19 COMB Unassigned 1 " "Info: 19: + IC(0.885 ns) + CELL(0.621 ns) = 14.642 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.728 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7 20 COMB Unassigned 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.728 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.234 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8 21 COMB Unassigned 12 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.234 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 16.045 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74 22 COMB Unassigned 2 " "Info: 22: + IC(0.187 ns) + CELL(0.624 ns) = 16.045 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 17.917 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1 23 COMB Unassigned 2 " "Info: 23: + IC(1.251 ns) + CELL(0.621 ns) = 17.917 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.003 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.003 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.089 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5 25 COMB Unassigned 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.089 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.175 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.175 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.681 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8 27 COMB Unassigned 12 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.681 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 19.492 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64 28 COMB Unassigned 2 " "Info: 28: + IC(0.187 ns) + CELL(0.624 ns) = 19.492 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 20.998 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1 29 COMB Unassigned 2 " "Info: 29: + IC(0.885 ns) + CELL(0.621 ns) = 20.998 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.084 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 21.084 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.170 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5 31 COMB Unassigned 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 21.170 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.256 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 21.256 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.762 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8 33 COMB Unassigned 12 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 21.762 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.206 ns) 22.913 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205 34 COMB Unassigned 3 " "Info: 34: + IC(0.945 ns) + CELL(0.206 ns) = 22.913 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.621 ns) 24.452 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5 35 COMB Unassigned 1 " "Info: 35: + IC(0.918 ns) + CELL(0.621 ns) = 24.452 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.538 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7 36 COMB Unassigned 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.538 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.044 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8 37 COMB Unassigned 12 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 25.044 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.624 ns) 26.195 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43 38 COMB Unassigned 2 " "Info: 38: + IC(0.527 ns) + CELL(0.624 ns) = 26.195 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.621 ns) 28.517 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3 39 COMB Unassigned 2 " "Info: 39: + IC(1.701 ns) + CELL(0.621 ns) = 28.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.603 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5 40 COMB Unassigned 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 28.603 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.689 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7 41 COMB Unassigned 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 28.689 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.195 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8 42 COMB Unassigned 12 " "Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 29.195 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 30.006 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~34 43 COMB Unassigned 2 " "Info: 43: + IC(0.187 ns) + CELL(0.624 ns) = 30.006 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~34'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 31.512 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1 44 COMB Unassigned 2 " "Info: 44: + IC(0.885 ns) + CELL(0.621 ns) = 31.512 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.598 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3 45 COMB Unassigned 2 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 31.598 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.684 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5 46 COMB Unassigned 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 31.684 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.770 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7 47 COMB Unassigned 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 31.770 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.276 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8 48 COMB Unassigned 12 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 32.276 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 33.087 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~24 49 COMB Unassigned 2 " "Info: 49: + IC(0.187 ns) + CELL(0.624 ns) = 33.087 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.621 ns) 34.626 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1 50 COMB Unassigned 2 " "Info: 50: + IC(0.918 ns) + CELL(0.621 ns) = 34.626 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.712 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3 51 COMB Unassigned 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 34.712 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.798 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5 52 COMB Unassigned 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 34.798 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.884 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7 53 COMB Unassigned 1 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 34.884 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.390 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8 54 COMB Unassigned 10 " "Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 35.390 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.624 ns) 36.541 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13 55 COMB Unassigned 1 " "Info: 55: + IC(0.527 ns) + CELL(0.624 ns) = 36.541 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 38.047 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3 56 COMB Unassigned 1 " "Info: 56: + IC(0.885 ns) + CELL(0.621 ns) = 38.047 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.133 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5 57 COMB Unassigned 1 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 38.133 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.219 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7 58 COMB Unassigned 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 38.219 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.725 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8 59 COMB Unassigned 2 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 38.725 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 39.422 ns TLC5615:U5\|din_reg\[0\]~4 60 COMB Unassigned 1 " "Info: 60: + IC(0.160 ns) + CELL(0.537 ns) = 39.422 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'TLC5615:U5\|din_reg\[0\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 39.530 ns TLC5615:U5\|din_reg\[0\] 61 REG Unassigned 1 " "Info: 61: + IC(0.000 ns) + CELL(0.108 ns) = 39.530 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.402 ns ( 59.20 % ) " "Info: Total cell delay = 23.402 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.128 ns ( 40.80 % ) " "Info: Total interconnect delay = 16.128 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "39.530 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "39.530 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "39.530 ns memory register " "Info: Estimated most critical path is memory to register delay of 39.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 1 MEM M4K_X11_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y6 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.624 ns) 6.351 ns DDS:u4\|Mux9~0 3 COMB LAB_X20_Y7 1 " "Info: 3: + IC(1.966 ns) + CELL(0.624 ns) = 6.351 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'DDS:u4\|Mux9~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.162 ns DDS:u4\|Mux9~1 4 COMB LAB_X20_Y7 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 7.162 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Mux9~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|Mux9~0 DDS:u4|Mux9~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 8.668 ns DDS:u4\|Add0~1 5 COMB LAB_X19_Y7 2 " "Info: 5: + IC(0.885 ns) + CELL(0.621 ns) = 8.668 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|Mux9~1 DDS:u4|Add0~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.754 ns DDS:u4\|Add0~3 6 COMB LAB_X19_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.754 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~1 DDS:u4|Add0~3 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.840 ns DDS:u4\|Add0~5 7 COMB LAB_X19_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.840 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~3 DDS:u4|Add0~5 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.926 ns DDS:u4\|Add0~7 8 COMB LAB_X19_Y7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 8.926 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~5 DDS:u4|Add0~7 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.012 ns DDS:u4\|Add0~9 9 COMB LAB_X19_Y7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.012 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~7 DDS:u4|Add0~9 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.098 ns DDS:u4\|Add0~11 10 COMB LAB_X19_Y7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.098 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~9 DDS:u4|Add0~11 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.184 ns DDS:u4\|Add0~13 11 COMB LAB_X19_Y7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.184 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~11 DDS:u4|Add0~13 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.270 ns DDS:u4\|Add0~15 12 COMB LAB_X19_Y7 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.270 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~13 DDS:u4|Add0~15 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.776 ns DDS:u4\|Add0~16 13 COMB LAB_X19_Y7 4 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 9.776 ns; Loc. = LAB_X19_Y7; Fanout = 4; COMB Node = 'DDS:u4\|Add0~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|Add0~15 DDS:u4|Add0~16 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 10.975 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[1\]~1 14 COMB LAB_X19_Y7 2 " "Info: 14: + IC(0.578 ns) + CELL(0.621 ns) = 10.975 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.061 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3 15 COMB LAB_X19_Y7 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 11.061 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.147 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5 16 COMB LAB_X19_Y7 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.147 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.653 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6 17 COMB LAB_X19_Y7 12 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 11.653 ns; Loc. = LAB_X19_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.624 ns) 13.136 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[17\]~82 18 COMB LAB_X17_Y7 2 " "Info: 18: + IC(0.859 ns) + CELL(0.624 ns) = 13.136 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[17\]~82'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 14.642 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[3\]~5 19 COMB LAB_X18_Y7 1 " "Info: 19: + IC(0.885 ns) + CELL(0.621 ns) = 14.642 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.728 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7 20 COMB LAB_X18_Y7 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.728 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.234 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8 21 COMB LAB_X18_Y7 12 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.234 ns; Loc. = LAB_X18_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 16.045 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74 22 COMB LAB_X18_Y7 2 " "Info: 22: + IC(0.187 ns) + CELL(0.624 ns) = 16.045 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 17.917 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1 23 COMB LAB_X15_Y7 2 " "Info: 23: + IC(1.251 ns) + CELL(0.621 ns) = 17.917 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.003 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3 24 COMB LAB_X15_Y7 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.003 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.089 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5 25 COMB LAB_X15_Y7 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.089 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.175 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7 26 COMB LAB_X15_Y7 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.175 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.681 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8 27 COMB LAB_X15_Y7 12 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.681 ns; Loc. = LAB_X15_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 19.492 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64 28 COMB LAB_X15_Y7 2 " "Info: 28: + IC(0.187 ns) + CELL(0.624 ns) = 19.492 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 20.998 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1 29 COMB LAB_X14_Y7 2 " "Info: 29: + IC(0.885 ns) + CELL(0.621 ns) = 20.998 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.084 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3 30 COMB LAB_X14_Y7 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 21.084 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.170 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5 31 COMB LAB_X14_Y7 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 21.170 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.256 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7 32 COMB LAB_X14_Y7 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 21.256 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.762 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8 33 COMB LAB_X14_Y7 12 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 21.762 ns; Loc. = LAB_X14_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.206 ns) 22.913 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205 34 COMB LAB_X13_Y7 3 " "Info: 34: + IC(0.945 ns) + CELL(0.206 ns) = 22.913 ns; Loc. = LAB_X13_Y7; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.621 ns) 24.452 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5 35 COMB LAB_X14_Y7 1 " "Info: 35: + IC(0.918 ns) + CELL(0.621 ns) = 24.452 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.538 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7 36 COMB LAB_X14_Y7 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.538 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.044 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8 37 COMB LAB_X14_Y7 12 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 25.044 ns; Loc. = LAB_X14_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.624 ns) 26.195 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43 38 COMB LAB_X13_Y7 2 " "Info: 38: + IC(0.527 ns) + CELL(0.624 ns) = 26.195 ns; Loc. = LAB_X13_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.621 ns) 28.517 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3 39 COMB LAB_X15_Y9 2 " "Info: 39: + IC(1.701 ns) + CELL(0.621 ns) = 28.517 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.603 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5 40 COMB LAB_X15_Y9 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 28.603 ns; Loc. = LAB_X15_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.689 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7 41 COMB LAB_X15_Y9 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 28.689 ns; Loc. = LAB_X15_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.195 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8 42 COMB LAB_X15_Y9 12 " "Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 29.195 ns; Loc. = LAB_X15_Y9; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 30.006 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~34 43 COMB LAB_X15_Y9 2 " "Info: 43: + IC(0.187 ns) + CELL(0.624 ns) = 30.006 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~34'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 31.512 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1 44 COMB LAB_X14_Y9 2 " "Info: 44: + IC(0.885 ns) + CELL(0.621 ns) = 31.512 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.598 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3 45 COMB LAB_X14_Y9 2 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 31.598 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.684 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5 46 COMB LAB_X14_Y9 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 31.684 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.770 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7 47 COMB LAB_X14_Y9 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 31.770 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.276 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8 48 COMB LAB_X14_Y9 12 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 32.276 ns; Loc. = LAB_X14_Y9; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 33.087 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~24 49 COMB LAB_X14_Y9 2 " "Info: 49: + IC(0.187 ns) + CELL(0.624 ns) = 33.087 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.621 ns) 34.626 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1 50 COMB LAB_X13_Y9 2 " "Info: 50: + IC(0.918 ns) + CELL(0.621 ns) = 34.626 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.712 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3 51 COMB LAB_X13_Y9 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 34.712 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.798 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5 52 COMB LAB_X13_Y9 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 34.798 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.884 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7 53 COMB LAB_X13_Y9 1 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 34.884 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.390 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8 54 COMB LAB_X13_Y9 10 " "Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 35.390 ns; Loc. = LAB_X13_Y9; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.624 ns) 36.541 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13 55 COMB LAB_X12_Y9 1 " "Info: 55: + IC(0.527 ns) + CELL(0.624 ns) = 36.541 ns; Loc. = LAB_X12_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 38.047 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3 56 COMB LAB_X13_Y9 1 " "Info: 56: + IC(0.885 ns) + CELL(0.621 ns) = 38.047 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.133 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5 57 COMB LAB_X13_Y9 1 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 38.133 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.219 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7 58 COMB LAB_X13_Y9 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 38.219 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.725 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8 59 COMB LAB_X13_Y9 2 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 38.725 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 39.422 ns TLC5615:U5\|din_reg\[0\]~4 60 COMB LAB_X13_Y9 1 " "Info: 60: + IC(0.160 ns) + CELL(0.537 ns) = 39.422 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'TLC5615:U5\|din_reg\[0\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 39.530 ns TLC5615:U5\|din_reg\[0\] 61 REG LAB_X13_Y9 1 " "Info: 61: + IC(0.000 ns) + CELL(0.108 ns) = 39.530 ns; Loc. = LAB_X13_Y9; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.402 ns ( 59.20 % ) " "Info: Total cell delay = 23.402 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.128 ns ( 40.80 % ) " "Info: Total interconnect delay = 16.128 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "39.530 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "3 " "Info: Fitter merged 3 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y8 " "Info: Physical RAM block M4K_X23_Y8 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y7 " "Info: Physical RAM block M4K_X11_Y7 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y6 " "Info: Physical RAM block M4K_X11_Y6 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclk 0 " "Info: Pin \"sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din 0 " "Info: Pin \"din\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs 0 " "Info: Pin \"cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[0\] 0 " "Info: Pin \"sin_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[1\] 0 " "Info: Pin \"sin_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[2\] 0 " "Info: Pin \"sin_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[3\] 0 " "Info: Pin \"sin_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[4\] 0 " "Info: Pin \"sin_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[5\] 0 " "Info: Pin \"sin_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[6\] 0 " "Info: Pin \"sin_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[7\] 0 " "Info: Pin \"sin_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[8\] 0 " "Info: Pin \"sin_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[9\] 0 " "Info: Pin \"sin_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sin_data\[9\] GND " "Info: Pin sin_data\[9\] has GND driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[9] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_sin.fit.smsg " "Info: Generated suppressed messages file G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_sin.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 05 16:33:13 2014 " "Info: Processing ended: Mon May 05 16:33:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 05 16:33:16 2014 " "Info: Processing started: Mon May 05 16:33:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 05 16:33:22 2014 " "Info: Processing ended: Mon May 05 16:33:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 05 16:33:24 2014 " "Info: Processing started: Mon May 05 16:33:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TLC5615:U5\|sclk " "Info: Detected ripple clock \"TLC5615:U5\|sclk\" as buffer" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 27 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "TLC5615:U5\|sclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u7\|key_out " "Info: Detected ripple clock \"key:u7\|key_out\" as buffer" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u7\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u6\|key_out " "Info: Detected ripple clock \"key:u6\|key_out\" as buffer" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u6\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u9\|key_out " "Info: Detected ripple clock \"key:u9\|key_out\" as buffer" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u9\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_coding:u10\|set_waveform\[0\] register TLC5615:U5\|din_reg\[0\] 13.81 MHz 72.388 ns Internal " "Info: Clock \"clk\" has Internal fmax of 13.81 MHz between source register \"key_coding:u10\|set_waveform\[0\]\" and destination register \"TLC5615:U5\|din_reg\[0\]\" (period= 72.388 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.043 ns + Longest register register " "Info: + Longest register to register delay is 32.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_coding:u10\|set_waveform\[0\] 1 REG LCFF_X20_Y7_N1 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N1; Fanout = 42; REG Node = 'key_coding:u10\|set_waveform\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u10|set_waveform[0] } "NODE_NAME" } } { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.624 ns) 1.145 ns DDS:u4\|Mux9~0 2 COMB LCCOMB_X20_Y7_N8 1 " "Info: 2: + IC(0.521 ns) + CELL(0.624 ns) = 1.145 ns; Loc. = LCCOMB_X20_Y7_N8; Fanout = 1; COMB Node = 'DDS:u4\|Mux9~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { key_coding:u10|set_waveform[0] DDS:u4|Mux9~0 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.366 ns) 1.874 ns DDS:u4\|Mux9~1 3 COMB LCCOMB_X20_Y7_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.366 ns) = 1.874 ns; Loc. = LCCOMB_X20_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4\|Mux9~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { DDS:u4|Mux9~0 DDS:u4|Mux9~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.621 ns) 3.211 ns DDS:u4\|Add0~1 4 COMB LCCOMB_X19_Y7_N10 2 " "Info: 4: + IC(0.716 ns) + CELL(0.621 ns) = 3.211 ns; Loc. = LCCOMB_X19_Y7_N10; Fanout = 2; COMB Node = 'DDS:u4\|Add0~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { DDS:u4|Mux9~1 DDS:u4|Add0~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.297 ns DDS:u4\|Add0~3 5 COMB LCCOMB_X19_Y7_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.297 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 2; COMB Node = 'DDS:u4\|Add0~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~1 DDS:u4|Add0~3 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.487 ns DDS:u4\|Add0~5 6 COMB LCCOMB_X19_Y7_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 3.487 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 2; COMB Node = 'DDS:u4\|Add0~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:u4|Add0~3 DDS:u4|Add0~5 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.573 ns DDS:u4\|Add0~7 7 COMB LCCOMB_X19_Y7_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.573 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 2; COMB Node = 'DDS:u4\|Add0~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~5 DDS:u4|Add0~7 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.659 ns DDS:u4\|Add0~9 8 COMB LCCOMB_X19_Y7_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.659 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 2; COMB Node = 'DDS:u4\|Add0~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~7 DDS:u4|Add0~9 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.745 ns DDS:u4\|Add0~11 9 COMB LCCOMB_X19_Y7_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.745 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 2; COMB Node = 'DDS:u4\|Add0~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~9 DDS:u4|Add0~11 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.831 ns DDS:u4\|Add0~13 10 COMB LCCOMB_X19_Y7_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.831 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; COMB Node = 'DDS:u4\|Add0~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~11 DDS:u4|Add0~13 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.917 ns DDS:u4\|Add0~15 11 COMB LCCOMB_X19_Y7_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.917 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 2; COMB Node = 'DDS:u4\|Add0~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~13 DDS:u4|Add0~15 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.003 ns DDS:u4\|Add0~17 12 COMB LCCOMB_X19_Y7_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.003 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 2; COMB Node = 'DDS:u4\|Add0~17'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~15 DDS:u4|Add0~17 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.509 ns DDS:u4\|Add0~18 13 COMB LCCOMB_X19_Y7_N28 4 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 4.509 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 4; COMB Node = 'DDS:u4\|Add0~18'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|Add0~17 DDS:u4|Add0~18 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.596 ns) 5.495 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3 14 COMB LCCOMB_X19_Y7_N2 2 " "Info: 14: + IC(0.390 ns) + CELL(0.596 ns) = 5.495 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { DDS:u4|Add0~18 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.001 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~4 15 COMB LCCOMB_X19_Y7_N4 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 6.001 ns; Loc. = LCCOMB_X19_Y7_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.651 ns) 7.391 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[18\]~86 16 COMB LCCOMB_X18_Y7_N0 1 " "Info: 16: + IC(0.739 ns) + CELL(0.651 ns) = 7.391 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[18\]~86'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.621 ns) 8.708 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7 17 COMB LCCOMB_X18_Y7_N24 1 " "Info: 17: + IC(0.696 ns) + CELL(0.621 ns) = 8.708 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.214 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8 18 COMB LCCOMB_X18_Y7_N26 12 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 9.214 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 9.817 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74 19 COMB LCCOMB_X18_Y7_N28 2 " "Info: 19: + IC(0.397 ns) + CELL(0.206 ns) = 9.817 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.621 ns) 11.483 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1 20 COMB LCCOMB_X15_Y7_N20 2 " "Info: 20: + IC(1.045 ns) + CELL(0.621 ns) = 11.483 ns; Loc. = LCCOMB_X15_Y7_N20; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.569 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3 21 COMB LCCOMB_X15_Y7_N22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 11.569 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.655 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5 22 COMB LCCOMB_X15_Y7_N24 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 11.655 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.741 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7 23 COMB LCCOMB_X15_Y7_N26 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 11.741 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.247 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8 24 COMB LCCOMB_X15_Y7_N28 12 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 12.247 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 12.890 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64 25 COMB LCCOMB_X15_Y7_N2 2 " "Info: 25: + IC(0.437 ns) + CELL(0.206 ns) = 12.890 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.621 ns) 14.213 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1 26 COMB LCCOMB_X14_Y7_N0 2 " "Info: 26: + IC(0.702 ns) + CELL(0.621 ns) = 14.213 ns; Loc. = LCCOMB_X14_Y7_N0; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.299 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3 27 COMB LCCOMB_X14_Y7_N2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 14.299 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.385 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5 28 COMB LCCOMB_X14_Y7_N4 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 14.385 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.471 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7 29 COMB LCCOMB_X14_Y7_N6 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 14.471 ns; Loc. = LCCOMB_X14_Y7_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.977 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8 30 COMB LCCOMB_X14_Y7_N8 12 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 14.977 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.370 ns) 16.112 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205 31 COMB LCCOMB_X13_Y7_N28 3 " "Info: 31: + IC(0.765 ns) + CELL(0.370 ns) = 16.112 ns; Loc. = LCCOMB_X13_Y7_N28; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.596 ns) 17.421 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5 32 COMB LCCOMB_X14_Y7_N22 1 " "Info: 32: + IC(0.713 ns) + CELL(0.596 ns) = 17.421 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.507 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7 33 COMB LCCOMB_X14_Y7_N24 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 17.507 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.013 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8 34 COMB LCCOMB_X14_Y7_N26 12 " "Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 18.013 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.366 ns) 19.135 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43 35 COMB LCCOMB_X13_Y7_N8 2 " "Info: 35: + IC(0.756 ns) + CELL(0.366 ns) = 19.135 ns; Loc. = LCCOMB_X13_Y7_N8; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.621 ns) 21.266 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3 36 COMB LCCOMB_X15_Y9_N10 2 " "Info: 36: + IC(1.510 ns) + CELL(0.621 ns) = 21.266 ns; Loc. = LCCOMB_X15_Y9_N10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.352 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5 37 COMB LCCOMB_X15_Y9_N12 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 21.352 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 21.542 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7 38 COMB LCCOMB_X15_Y9_N14 1 " "Info: 38: + IC(0.000 ns) + CELL(0.190 ns) = 21.542 ns; Loc. = LCCOMB_X15_Y9_N14; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.048 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8 39 COMB LCCOMB_X15_Y9_N16 12 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 22.048 ns; Loc. = LCCOMB_X15_Y9_N16; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.370 ns) 22.852 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~39 40 COMB LCCOMB_X15_Y9_N6 2 " "Info: 40: + IC(0.434 ns) + CELL(0.370 ns) = 22.852 ns; Loc. = LCCOMB_X15_Y9_N6; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.621 ns) 24.175 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1 41 COMB LCCOMB_X14_Y9_N0 2 " "Info: 41: + IC(0.702 ns) + CELL(0.621 ns) = 24.175 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.261 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3 42 COMB LCCOMB_X14_Y9_N2 2 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 24.261 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.347 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5 43 COMB LCCOMB_X14_Y9_N4 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 24.347 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.433 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7 44 COMB LCCOMB_X14_Y9_N6 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 24.433 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.939 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8 45 COMB LCCOMB_X14_Y9_N8 12 " "Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 24.939 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 25.750 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~29 46 COMB LCCOMB_X14_Y9_N20 2 " "Info: 46: + IC(0.441 ns) + CELL(0.370 ns) = 25.750 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.621 ns) 27.486 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1 47 COMB LCCOMB_X13_Y9_N0 2 " "Info: 47: + IC(1.115 ns) + CELL(0.621 ns) = 27.486 ns; Loc. = LCCOMB_X13_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.572 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3 48 COMB LCCOMB_X13_Y9_N2 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 27.572 ns; Loc. = LCCOMB_X13_Y9_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.658 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5 49 COMB LCCOMB_X13_Y9_N4 1 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 27.658 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.744 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7 50 COMB LCCOMB_X13_Y9_N6 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 27.744 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 28.250 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8 51 COMB LCCOMB_X13_Y9_N8 10 " "Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 28.250 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.366 ns) 29.367 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13 52 COMB LCCOMB_X12_Y9_N0 1 " "Info: 52: + IC(0.751 ns) + CELL(0.366 ns) = 29.367 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.621 ns) 30.687 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3 53 COMB LCCOMB_X13_Y9_N22 1 " "Info: 53: + IC(0.699 ns) + CELL(0.621 ns) = 30.687 ns; Loc. = LCCOMB_X13_Y9_N22; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.773 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5 54 COMB LCCOMB_X13_Y9_N24 1 " "Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 30.773 ns; Loc. = LCCOMB_X13_Y9_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.859 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7 55 COMB LCCOMB_X13_Y9_N26 1 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 30.859 ns; Loc. = LCCOMB_X13_Y9_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 31.365 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8 56 COMB LCCOMB_X13_Y9_N28 2 " "Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 31.365 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.202 ns) 31.935 ns TLC5615:U5\|din_reg\[0\]~4 57 COMB LCCOMB_X13_Y9_N14 1 " "Info: 57: + IC(0.368 ns) + CELL(0.202 ns) = 31.935 ns; Loc. = LCCOMB_X13_Y9_N14; Fanout = 1; COMB Node = 'TLC5615:U5\|din_reg\[0\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 32.043 ns TLC5615:U5\|din_reg\[0\] 58 REG LCFF_X13_Y9_N15 1 " "Info: 58: + IC(0.000 ns) + CELL(0.108 ns) = 32.043 ns; Loc. = LCFF_X13_Y9_N15; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.783 ns ( 55.50 % ) " "Info: Total cell delay = 17.783 ns ( 55.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.260 ns ( 44.50 % ) " "Info: Total interconnect delay = 14.260 ns ( 44.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "32.043 ns" { key_coding:u10|set_waveform[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~17 DDS:u4|Add0~18 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "32.043 ns" { key_coding:u10|set_waveform[0] {} DDS:u4|Mux9~0 {} DDS:u4|Mux9~1 {} DDS:u4|Add0~1 {} DDS:u4|Add0~3 {} DDS:u4|Add0~5 {} DDS:u4|Add0~7 {} DDS:u4|Add0~9 {} DDS:u4|Add0~11 {} DDS:u4|Add0~13 {} DDS:u4|Add0~15 {} DDS:u4|Add0~17 {} DDS:u4|Add0~18 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 {} TLC5615:U5|din_reg[0]~4 {} TLC5615:U5|din_reg[0] {} } { 0.000ns 0.521ns 0.363ns 0.716ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.390ns 0.000ns 0.739ns 0.696ns 0.000ns 0.397ns 1.045ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.765ns 0.713ns 0.000ns 0.000ns 0.756ns 1.510ns 0.000ns 0.000ns 0.000ns 0.434ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.441ns 1.115ns 0.000ns 0.000ns 0.000ns 0.000ns 0.751ns 0.699ns 0.000ns 0.000ns 0.000ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.366ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.596ns 0.506ns 0.651ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.506ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.887 ns - Smallest " "Info: - Smallest clock skew is -3.887 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.743 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 117 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 117; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns TLC5615:U5\|din_reg\[0\] 3 REG LCFF_X13_Y9_N15 1 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X13_Y9_N15; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:U5|din_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.630 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.970 ns) 4.008 ns key:u6\|key_out 2 REG LCFF_X25_Y7_N17 2 " "Info: 2: + IC(1.938 ns) + CELL(0.970 ns) = 4.008 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 2; REG Node = 'key:u6\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { clk key:u6|key_out } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.000 ns) 5.137 ns key:u6\|key_out~clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(1.129 ns) + CELL(0.000 ns) = 5.137 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'key:u6\|key_out~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { key:u6|key_out key:u6|key_out~clkctrl } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 6.630 ns key_coding:u10\|set_waveform\[0\] 4 REG LCFF_X20_Y7_N1 42 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 6.630 ns; Loc. = LCFF_X20_Y7_N1; Fanout = 42; REG Node = 'key_coding:u10\|set_waveform\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { key:u6|key_out~clkctrl key_coding:u10|set_waveform[0] } "NODE_NAME" } } { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.27 % ) " "Info: Total cell delay = 2.736 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 58.73 % ) " "Info: Total interconnect delay = 3.894 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { clk key:u6|key_out key:u6|key_out~clkctrl key_coding:u10|set_waveform[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { clk {} clk~combout {} key:u6|key_out {} key:u6|key_out~clkctrl {} key_coding:u10|set_waveform[0] {} } { 0.000ns 0.000ns 1.938ns 1.129ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:U5|din_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { clk key:u6|key_out key:u6|key_out~clkctrl key_coding:u10|set_waveform[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { clk {} clk~combout {} key:u6|key_out {} key:u6|key_out~clkctrl {} key_coding:u10|set_waveform[0] {} } { 0.000ns 0.000ns 1.938ns 1.129ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "key_coding.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v" 47 -1 0 } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "32.043 ns" { key_coding:u10|set_waveform[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~17 DDS:u4|Add0~18 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "32.043 ns" { key_coding:u10|set_waveform[0] {} DDS:u4|Mux9~0 {} DDS:u4|Mux9~1 {} DDS:u4|Add0~1 {} DDS:u4|Add0~3 {} DDS:u4|Add0~5 {} DDS:u4|Add0~7 {} DDS:u4|Add0~9 {} DDS:u4|Add0~11 {} DDS:u4|Add0~13 {} DDS:u4|Add0~15 {} DDS:u4|Add0~17 {} DDS:u4|Add0~18 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 {} TLC5615:U5|din_reg[0]~4 {} TLC5615:U5|din_reg[0] {} } { 0.000ns 0.521ns 0.363ns 0.716ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.390ns 0.000ns 0.739ns 0.696ns 0.000ns 0.397ns 1.045ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.765ns 0.713ns 0.000ns 0.000ns 0.756ns 1.510ns 0.000ns 0.000ns 0.000ns 0.434ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.441ns 1.115ns 0.000ns 0.000ns 0.000ns 0.000ns 0.751ns 0.699ns 0.000ns 0.000ns 0.000ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.366ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.596ns 0.506ns 0.651ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.506ns 0.202ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:U5|din_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { clk key:u6|key_out key:u6|key_out~clkctrl key_coding:u10|set_waveform[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { clk {} clk~combout {} key:u6|key_out {} key:u6|key_out~clkctrl {} key_coding:u10|set_waveform[0] {} } { 0.000ns 0.000ns 1.938ns 1.129ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] register sld_hub:sld_hub_inst\|tdo 129.2 MHz 7.74 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 129.2 MHz between source register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 7.74 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.606 ns + Longest register register " "Info: + Longest register to register delay is 3.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] 1 REG LCFF_X27_Y6_N23 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 24; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.651 ns) 1.826 ns sld_hub:sld_hub_inst\|tdo~3 2 COMB LCCOMB_X26_Y6_N16 1 " "Info: 2: + IC(1.175 ns) + CELL(0.651 ns) = 1.826 ns; Loc. = LCCOMB_X26_Y6_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] sld_hub:sld_hub_inst|tdo~3 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 2.568 ns sld_hub:sld_hub_inst\|tdo~4 3 COMB LCCOMB_X26_Y6_N12 1 " "Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 2.568 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { sld_hub:sld_hub_inst|tdo~3 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.537 ns) 3.498 ns sld_hub:sld_hub_inst\|tdo~6 4 COMB LCCOMB_X26_Y6_N22 1 " "Info: 4: + IC(0.393 ns) + CELL(0.537 ns) = 3.498 ns; Loc. = LCCOMB_X26_Y6_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.606 ns sld_hub:sld_hub_inst\|tdo 5 REG LCFF_X26_Y6_N23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.606 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 46.20 % ) " "Info: Total cell delay = 1.666 ns ( 46.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.940 ns ( 53.80 % ) " "Info: Total interconnect delay = 1.940 ns ( 53.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.606 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] sld_hub:sld_hub_inst|tdo~3 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.606 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} sld_hub:sld_hub_inst|tdo~3 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.175ns 0.372ns 0.393ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.537ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.305 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 142 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 5.305 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X26_Y6_N23 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 5.305 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.55 % ) " "Info: Total cell delay = 0.666 ns ( 12.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.639 ns ( 87.45 % ) " "Info: Total interconnect delay = 4.639 ns ( 87.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.305 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 142 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 5.305 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] 3 REG LCFF_X27_Y6_N23 24 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 5.305 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 24; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.55 % ) " "Info: Total cell delay = 0.666 ns ( 12.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.639 ns ( 87.45 % ) " "Info: Total interconnect delay = 4.639 ns ( 87.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 3.812ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 3.812ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.606 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] sld_hub:sld_hub_inst|tdo~3 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.606 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} sld_hub:sld_hub_inst|tdo~3 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.175ns 0.372ns 0.393ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.537ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 3.812ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:u9\|key_out set_p_key_in clk 6.023 ns register " "Info: tsu for register \"key:u9\|key_out\" (data pin = \"set_p_key_in\", clock pin = \"clk\") is 6.023 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.689 ns + Longest pin register " "Info: + Longest pin to register delay is 8.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns set_p_key_in 1 PIN PIN_72 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 7; PIN Node = 'set_p_key_in'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_p_key_in } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.976 ns) + CELL(0.651 ns) 8.581 ns key:u9\|Selector0~1 2 COMB LCCOMB_X2_Y6_N8 1 " "Info: 2: + IC(6.976 ns) + CELL(0.651 ns) = 8.581 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = 'key:u9\|Selector0~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.627 ns" { set_p_key_in key:u9|Selector0~1 } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.689 ns key:u9\|key_out 3 REG LCFF_X2_Y6_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.689 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 2; REG Node = 'key:u9\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key:u9|Selector0~1 key:u9|key_out } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.713 ns ( 19.71 % ) " "Info: Total cell delay = 1.713 ns ( 19.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.976 ns ( 80.29 % ) " "Info: Total interconnect delay = 6.976 ns ( 80.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.689 ns" { set_p_key_in key:u9|Selector0~1 key:u9|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.689 ns" { set_p_key_in {} set_p_key_in~combout {} key:u9|Selector0~1 {} key:u9|key_out {} } { 0.000ns 0.000ns 6.976ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.626 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.666 ns) 2.626 ns key:u9\|key_out 2 REG LCFF_X2_Y6_N9 2 " "Info: 2: + IC(0.860 ns) + CELL(0.666 ns) = 2.626 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 2; REG Node = 'key:u9\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { clk key:u9|key_out } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 67.25 % ) " "Info: Total cell delay = 1.766 ns ( 67.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.860 ns ( 32.75 % ) " "Info: Total interconnect delay = 0.860 ns ( 32.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk key:u9|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} key:u9|key_out {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.689 ns" { set_p_key_in key:u9|Selector0~1 key:u9|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.689 ns" { set_p_key_in {} set_p_key_in~combout {} key:u9|Selector0~1 {} key:u9|key_out {} } { 0.000ns 0.000ns 6.976ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk key:u9|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} key:u9|key_out {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sin_data\[0\] DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg0 44.891 ns memory " "Info: tco from clock \"clk\" to destination pin \"sin_data\[0\]\" through memory \"DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg0\" is 44.891 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.828 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 117 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 117; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.835 ns) 2.828 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y6 2 " "Info: 3: + IC(0.750 ns) + CELL(0.835 ns) = 2.828 ns; Loc. = M4K_X11_Y6; Fanout = 2; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.42 % ) " "Info: Total cell delay = 1.935 ns ( 68.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.893 ns ( 31.58 % ) " "Info: Total interconnect delay = 0.893 ns ( 31.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.750ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "41.803 ns + Longest memory pin " "Info: + Longest memory to pin delay is 41.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y6; Fanout = 2; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y6 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.651 ns) 6.606 ns DDS:u4\|Mux9~0 3 COMB LCCOMB_X20_Y7_N8 1 " "Info: 3: + IC(2.194 ns) + CELL(0.651 ns) = 6.606 ns; Loc. = LCCOMB_X20_Y7_N8; Fanout = 1; COMB Node = 'DDS:u4\|Mux9~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.366 ns) 7.335 ns DDS:u4\|Mux9~1 4 COMB LCCOMB_X20_Y7_N2 2 " "Info: 4: + IC(0.363 ns) + CELL(0.366 ns) = 7.335 ns; Loc. = LCCOMB_X20_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4\|Mux9~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { DDS:u4|Mux9~0 DDS:u4|Mux9~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.621 ns) 8.672 ns DDS:u4\|Add0~1 5 COMB LCCOMB_X19_Y7_N10 2 " "Info: 5: + IC(0.716 ns) + CELL(0.621 ns) = 8.672 ns; Loc. = LCCOMB_X19_Y7_N10; Fanout = 2; COMB Node = 'DDS:u4\|Add0~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { DDS:u4|Mux9~1 DDS:u4|Add0~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.758 ns DDS:u4\|Add0~3 6 COMB LCCOMB_X19_Y7_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.758 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 2; COMB Node = 'DDS:u4\|Add0~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~1 DDS:u4|Add0~3 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 8.948 ns DDS:u4\|Add0~5 7 COMB LCCOMB_X19_Y7_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 8.948 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 2; COMB Node = 'DDS:u4\|Add0~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:u4|Add0~3 DDS:u4|Add0~5 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.034 ns DDS:u4\|Add0~7 8 COMB LCCOMB_X19_Y7_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.034 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 2; COMB Node = 'DDS:u4\|Add0~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~5 DDS:u4|Add0~7 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.120 ns DDS:u4\|Add0~9 9 COMB LCCOMB_X19_Y7_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.120 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 2; COMB Node = 'DDS:u4\|Add0~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~7 DDS:u4|Add0~9 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.206 ns DDS:u4\|Add0~11 10 COMB LCCOMB_X19_Y7_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.206 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 2; COMB Node = 'DDS:u4\|Add0~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~9 DDS:u4|Add0~11 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.292 ns DDS:u4\|Add0~13 11 COMB LCCOMB_X19_Y7_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.292 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; COMB Node = 'DDS:u4\|Add0~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~11 DDS:u4|Add0~13 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.378 ns DDS:u4\|Add0~15 12 COMB LCCOMB_X19_Y7_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.378 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 2; COMB Node = 'DDS:u4\|Add0~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~13 DDS:u4|Add0~15 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.464 ns DDS:u4\|Add0~17 13 COMB LCCOMB_X19_Y7_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.464 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 2; COMB Node = 'DDS:u4\|Add0~17'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~15 DDS:u4|Add0~17 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.970 ns DDS:u4\|Add0~18 14 COMB LCCOMB_X19_Y7_N28 4 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 9.970 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 4; COMB Node = 'DDS:u4\|Add0~18'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|Add0~17 DDS:u4|Add0~18 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.596 ns) 10.956 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3 15 COMB LCCOMB_X19_Y7_N2 2 " "Info: 15: + IC(0.390 ns) + CELL(0.596 ns) = 10.956 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { DDS:u4|Add0~18 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.462 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~4 16 COMB LCCOMB_X19_Y7_N4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 11.462 ns; Loc. = LCCOMB_X19_Y7_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.651 ns) 12.852 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[18\]~86 17 COMB LCCOMB_X18_Y7_N0 1 " "Info: 17: + IC(0.739 ns) + CELL(0.651 ns) = 12.852 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[18\]~86'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.621 ns) 14.169 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7 18 COMB LCCOMB_X18_Y7_N24 1 " "Info: 18: + IC(0.696 ns) + CELL(0.621 ns) = 14.169 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.675 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8 19 COMB LCCOMB_X18_Y7_N26 12 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 14.675 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 15.278 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74 20 COMB LCCOMB_X18_Y7_N28 2 " "Info: 20: + IC(0.397 ns) + CELL(0.206 ns) = 15.278 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.621 ns) 16.944 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1 21 COMB LCCOMB_X15_Y7_N20 2 " "Info: 21: + IC(1.045 ns) + CELL(0.621 ns) = 16.944 ns; Loc. = LCCOMB_X15_Y7_N20; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.030 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3 22 COMB LCCOMB_X15_Y7_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 17.030 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.116 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5 23 COMB LCCOMB_X15_Y7_N24 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 17.116 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.202 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7 24 COMB LCCOMB_X15_Y7_N26 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 17.202 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.708 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8 25 COMB LCCOMB_X15_Y7_N28 12 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 17.708 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 18.351 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64 26 COMB LCCOMB_X15_Y7_N2 2 " "Info: 26: + IC(0.437 ns) + CELL(0.206 ns) = 18.351 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.621 ns) 19.674 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1 27 COMB LCCOMB_X14_Y7_N0 2 " "Info: 27: + IC(0.702 ns) + CELL(0.621 ns) = 19.674 ns; Loc. = LCCOMB_X14_Y7_N0; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.760 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3 28 COMB LCCOMB_X14_Y7_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.760 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.846 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5 29 COMB LCCOMB_X14_Y7_N4 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.846 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.932 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7 30 COMB LCCOMB_X14_Y7_N6 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 19.932 ns; Loc. = LCCOMB_X14_Y7_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.438 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8 31 COMB LCCOMB_X14_Y7_N8 12 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 20.438 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.370 ns) 21.573 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205 32 COMB LCCOMB_X13_Y7_N28 3 " "Info: 32: + IC(0.765 ns) + CELL(0.370 ns) = 21.573 ns; Loc. = LCCOMB_X13_Y7_N28; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.596 ns) 22.882 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5 33 COMB LCCOMB_X14_Y7_N22 1 " "Info: 33: + IC(0.713 ns) + CELL(0.596 ns) = 22.882 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.968 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7 34 COMB LCCOMB_X14_Y7_N24 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 22.968 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.474 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8 35 COMB LCCOMB_X14_Y7_N26 12 " "Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 23.474 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.366 ns) 24.596 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43 36 COMB LCCOMB_X13_Y7_N8 2 " "Info: 36: + IC(0.756 ns) + CELL(0.366 ns) = 24.596 ns; Loc. = LCCOMB_X13_Y7_N8; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.621 ns) 26.727 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3 37 COMB LCCOMB_X15_Y9_N10 2 " "Info: 37: + IC(1.510 ns) + CELL(0.621 ns) = 26.727 ns; Loc. = LCCOMB_X15_Y9_N10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.813 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5 38 COMB LCCOMB_X15_Y9_N12 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 26.813 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 27.003 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7 39 COMB LCCOMB_X15_Y9_N14 1 " "Info: 39: + IC(0.000 ns) + CELL(0.190 ns) = 27.003 ns; Loc. = LCCOMB_X15_Y9_N14; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.509 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8 40 COMB LCCOMB_X15_Y9_N16 12 " "Info: 40: + IC(0.000 ns) + CELL(0.506 ns) = 27.509 ns; Loc. = LCCOMB_X15_Y9_N16; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.370 ns) 28.313 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~39 41 COMB LCCOMB_X15_Y9_N6 2 " "Info: 41: + IC(0.434 ns) + CELL(0.370 ns) = 28.313 ns; Loc. = LCCOMB_X15_Y9_N6; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.621 ns) 29.636 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1 42 COMB LCCOMB_X14_Y9_N0 2 " "Info: 42: + IC(0.702 ns) + CELL(0.621 ns) = 29.636 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.722 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3 43 COMB LCCOMB_X14_Y9_N2 2 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.722 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.808 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5 44 COMB LCCOMB_X14_Y9_N4 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 29.808 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.894 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7 45 COMB LCCOMB_X14_Y9_N6 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 29.894 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.400 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8 46 COMB LCCOMB_X14_Y9_N8 12 " "Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 30.400 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 31.211 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~29 47 COMB LCCOMB_X14_Y9_N20 2 " "Info: 47: + IC(0.441 ns) + CELL(0.370 ns) = 31.211 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.621 ns) 32.947 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1 48 COMB LCCOMB_X13_Y9_N0 2 " "Info: 48: + IC(1.115 ns) + CELL(0.621 ns) = 32.947 ns; Loc. = LCCOMB_X13_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.033 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3 49 COMB LCCOMB_X13_Y9_N2 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 33.033 ns; Loc. = LCCOMB_X13_Y9_N2; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.119 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5 50 COMB LCCOMB_X13_Y9_N4 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.119 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.205 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7 51 COMB LCCOMB_X13_Y9_N6 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.205 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.711 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8 52 COMB LCCOMB_X13_Y9_N8 10 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 33.711 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.366 ns) 34.828 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13 53 COMB LCCOMB_X12_Y9_N0 1 " "Info: 53: + IC(0.751 ns) + CELL(0.366 ns) = 34.828 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.621 ns) 36.148 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3 54 COMB LCCOMB_X13_Y9_N22 1 " "Info: 54: + IC(0.699 ns) + CELL(0.621 ns) = 36.148 ns; Loc. = LCCOMB_X13_Y9_N22; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.234 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5 55 COMB LCCOMB_X13_Y9_N24 1 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 36.234 ns; Loc. = LCCOMB_X13_Y9_N24; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.320 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7 56 COMB LCCOMB_X13_Y9_N26 1 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 36.320 ns; Loc. = LCCOMB_X13_Y9_N26; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 36.826 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8 57 COMB LCCOMB_X13_Y9_N28 2 " "Info: 57: + IC(0.000 ns) + CELL(0.506 ns) = 36.826 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(3.236 ns) 41.803 ns sin_data\[0\] 58 PIN PIN_132 0 " "Info: 58: + IC(1.741 ns) + CELL(3.236 ns) = 41.803 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'sin_data\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.977 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 sin_data[0] } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.497 ns ( 58.60 % ) " "Info: Total cell delay = 24.497 ns ( 58.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.306 ns ( 41.40 % ) " "Info: Total interconnect delay = 17.306 ns ( 41.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "41.803 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~17 DDS:u4|Add0~18 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 sin_data[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "41.803 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 {} DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] {} DDS:u4|Mux9~0 {} DDS:u4|Mux9~1 {} DDS:u4|Add0~1 {} DDS:u4|Add0~3 {} DDS:u4|Add0~5 {} DDS:u4|Add0~7 {} DDS:u4|Add0~9 {} DDS:u4|Add0~11 {} DDS:u4|Add0~13 {} DDS:u4|Add0~15 {} DDS:u4|Add0~17 {} DDS:u4|Add0~18 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 {} sin_data[0] {} } { 0.000ns 0.000ns 2.194ns 0.363ns 0.716ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.390ns 0.000ns 0.739ns 0.696ns 0.000ns 0.397ns 1.045ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.765ns 0.713ns 0.000ns 0.000ns 0.756ns 1.510ns 0.000ns 0.000ns 0.000ns 0.434ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.441ns 1.115ns 0.000ns 0.000ns 0.000ns 0.000ns 0.751ns 0.699ns 0.000ns 0.000ns 0.000ns 1.741ns } { 0.000ns 3.761ns 0.651ns 0.366ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.596ns 0.506ns 0.651ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.506ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.750ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "41.803 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~17 DDS:u4|Add0~18 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 sin_data[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "41.803 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0 {} DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] {} DDS:u4|Mux9~0 {} DDS:u4|Mux9~1 {} DDS:u4|Add0~1 {} DDS:u4|Add0~3 {} DDS:u4|Add0~5 {} DDS:u4|Add0~7 {} DDS:u4|Add0~9 {} DDS:u4|Add0~11 {} DDS:u4|Add0~13 {} DDS:u4|Add0~15 {} DDS:u4|Add0~17 {} DDS:u4|Add0~18 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 {} DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 {} sin_data[0] {} } { 0.000ns 0.000ns 2.194ns 0.363ns 0.716ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.390ns 0.000ns 0.739ns 0.696ns 0.000ns 0.397ns 1.045ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.765ns 0.713ns 0.000ns 0.000ns 0.756ns 1.510ns 0.000ns 0.000ns 0.000ns 0.434ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.441ns 1.115ns 0.000ns 0.000ns 0.000ns 0.000ns 0.751ns 0.699ns 0.000ns 0.000ns 0.000ns 1.741ns } { 0.000ns 3.761ns 0.651ns 0.366ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.596ns 0.506ns 0.651ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.506ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.054 ns register " "Info: th for register \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.326 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 142 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 5.326 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\] 3 REG LCFF_X26_Y9_N7 1 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 5.326 ns; Loc. = LCFF_X26_Y9_N7; Fanout = 1; REG Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { altera_internal_jtag~TCKUTAPclkctrl DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.50 % ) " "Info: Total cell delay = 0.666 ns ( 12.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.660 ns ( 87.50 % ) " "Info: Total interconnect delay = 4.660 ns ( 87.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.326 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] {} } { 0.000ns 3.812ns 0.848ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.578 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.370 ns) 3.470 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR~25 2 COMB LCCOMB_X26_Y9_N6 1 " "Info: 2: + IC(3.100 ns) + CELL(0.370 ns) = 3.470 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR~25'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { altera_internal_jtag~TDIUTAP DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.578 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\] 3 REG LCFF_X26_Y9_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.578 ns; Loc. = LCFF_X26_Y9_N7; Fanout = 1; REG Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 13.36 % ) " "Info: Total cell delay = 0.478 ns ( 13.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 86.64 % ) " "Info: Total interconnect delay = 3.100 ns ( 86.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { altera_internal_jtag~TDIUTAP DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { altera_internal_jtag~TDIUTAP {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] {} } { 0.000ns 3.100ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.326 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] {} } { 0.000ns 3.812ns 0.848ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { altera_internal_jtag~TDIUTAP DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { altera_internal_jtag~TDIUTAP {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 {} DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] {} } { 0.000ns 3.100ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 05 16:33:26 2014 " "Info: Processing ended: Mon May 05 16:33:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 05 16:33:28 2014 " "Info: Processing started: Mon May 05 16:33:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: The generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a hard block design partition that contains bidirectional ports" {  } {  } 0 0 "The generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a hard block design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DDS_sin.vo DDS_sin_v.sdo G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/simulation/modelsim/ simulation " "Info: Generated files \"DDS_sin.vo\" and \"DDS_sin_v.sdo\" in directory \"G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 05 16:33:30 2014 " "Info: Processing ended: Mon May 05 16:33:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
