/*
 * AM572x_C66_CTRL_MODULE_CORE.h
 *
 *  Created on: 2018. 11. 6.
 *      Author: HJHeo
 */

#ifndef AM572X_C66_CTRL_MODULE_CORE_H_
#define AM572X_C66_CTRL_MODULE_CORE_H_

#ifdef __cplusplus
extern "C" {
#endif

// CTRL_CORE_MMR_LOCK Register
//// CTRL_CORE_MMR_LOCK Register : Address Value.
#define CTRL_CORE_MMR_LOCK_1					*(Uint32 *)(0x4A002540)
#define CTRL_CORE_MMR_LOCK_2					*(Uint32 *)(0x4A002544)
#define CTRL_CORE_MMR_LOCK_3					*(Uint32 *)(0x4A002548)
#define CTRL_CORE_MMR_LOCK_4					*(Uint32 *)(0x4A00254C)
#define CTRL_CORE_MMR_LOCK_5					*(Uint32 *)(0x4A002550)

//// CTRL_CORE_MMR_LOCK Register : Byte Value.
#define CTRL_CORE_MMR_LOCK_1_Locked				0x1A1C8144
#define CTRL_CORE_MMR_LOCK_1_Unlocked			0x2FF1AC2B

#define CTRL_CORE_MMR_LOCK_2_Locked				0xFDF45530
#define CTRL_CORE_MMR_LOCK_2_Unlocked			0xF757FDC0

#define CTRL_CORE_MMR_LOCK_3_Locked				0x1AE6E320
#define CTRL_CORE_MMR_LOCK_3_Unlocked			0xE2BC3A6D

#define CTRL_CORE_MMR_LOCK_4_Locked				0x2FFA927C
#define CTRL_CORE_MMR_LOCK_4_Unlocked			0x1EBF131D

#define CTRL_CORE_MMR_LOCK_5_Locked				0x143F832C
#define CTRL_CORE_MMR_LOCK_5_Unlocked			0x6F361E05

// CTRL_CORE IRQ Registers.
//// CTRL_CORE IRQ Register : Address Value.


//// CTRL_CORE IRQ Register : Byte Value.
#define IRQCROSSBAR_ELM_IRQ								1U
#define IRQCROSSBAR_EXT_SYS_IRQ_1						2U
#define IRQCROSSBAR_CTRL_MODULE_CORE_IRQ_SEC_EVTS		3U
#define IRQCROSSBAR_L3_MAIN_IRQ_DBG_ERR					4U
#define IRQCROSSBAR_L3_MAIN_IRQ_APP_ERR					5U
#define IRQCROSSBAR_PRM_IRQ_MPU							6U
#define IRQCROSSBAR_DMA_SYSTEM_IRQ_0					7U
#define IRQCROSSBAR_DMA_SYSTEM_IRQ_1					8U
#define IRQCROSSBAR_DMA_SYSTEM_IRQ_2					9U
#define IRQCROSSBAR_DMA_SYSTEM_IRQ_3					10U
#define IRQCROSSBAR_L3_MAIN_IRQ_STAT_ALARM				11U

#define IRQCROSSBAR_GPMC_IRQ							15U
#define IRQCROSSBAR_GPU_IRQ								16U

#define IRQCROSSBAR_DISPC_IRQ							20U
#define IRQCROSSBAR_MAILBOX1_IRQ_USER0					21U

#define IRQCROSSBAR_DSP1_IRQ_MMU0						23U
#define IRQCROSSBAR_GPIO1_IRQ_1							24U
#define IRQCROSSBAR_GPIO2_IRQ_1							25U
#define IRQCROSSBAR_GPIO3_IRQ_1							26U
#define IRQCROSSBAR_GPIO4_IRQ_1							27U
#define IRQCROSSBAR_GPIO5_IRQ_1							28U
#define IRQCROSSBAR_GPIO6_IRQ_1							29U
#define IRQCROSSBAR_GPIO7_IRQ_1							30U

#define IRQCROSSBAR_TIMER1_IRQ							32U
#define IRQCROSSBAR_TIMER2_IRQ							33U
#define IRQCROSSBAR_TIMER3_IRQ							34U
#define IRQCROSSBAR_TIMER4_IRQ							35U
#define IRQCROSSBAR_TIMER5_IRQ							36U
#define IRQCROSSBAR_TIMER6_IRQ							37U
#define IRQCROSSBAR_TIMER7_IRQ							38U
#define IRQCROSSBAR_TIMER8_IRQ							39U
#define IRQCROSSBAR_TIMER9_IRQ							40U
#define IRQCROSSBAR_TIMER10_IRQ							41U
#define IRQCROSSBAR_TIMER11_IRQ							42U
#define IRQCROSSBAR_MCSPI4_IRQ							43U

#define IRQCROSSBAR_SATA_IRQ							49U

#define IRQCROSSBAR_I2C1_IRQ							51U
#define IRQCROSSBAR_I2C2_IRQ							52U
#define IRQCROSSBAR_HDQ1W_IRQ							53U

#define IRQCROSSBAR_I2C5_IRQ							55U
#define IRQCROSSBAR_I2C3_IRQ							56U
#define IRQCROSSBAR_I2C4_IRQ							57U

#define IRQCROSSBAR_MCSPI1_IRQ							60U
#define IRQCROSSBAR_MCSPI2_IRQ							61U

#define IRQCROSSBAR_UART4_IRQ							65U

#define IRQCROSSBAR_UART1_IRQ							67U
#define IRQCROSSBAR_UART2_IRQ							68U
#define IRQCROSSBAR_UART3_IRQ							69U
#define IRQCROSSBAR_PBIAS_IRQ							70U
#define IRQCROSSBAR_USB1_IRQ_INTR0						71U
#define IRQCROSSBAR_USB1_IRQ_INTR1						72U
#define IRQCROSSBAR_USB2_IRQ_INTR0						73U

#define IRQCROSSBAR_WD_TIMER2_IRQ						75U

#define IRQCROSSBAR_MMC1_IRQ							78U

#define IRQCROSSBAR_MMC2_IRQ							81U

#define IRQCROSSBAR_DEBUGSS_IRQ_CT_UART					85U
#define IRQCROSSBAR_MCSPI3_IRQ							86U
#define IRQCROSSBAR_USB2_IRQ_INTR1						87U
//#define IRQCROSSBAR_USB3_IRQ_INTR0						88U
#define IRQCROSSBAR_MMC3_IRQ							89U
#define IRQCROSSBAR_TIMER12_IRQ							90U
#define IRQCROSSBAR_MMC4_IRQ							91U

#define IRQCROSSBAR_HDMI_IRQ							96U

#define IRQCROSSBAR_IVA_IRQ_SYNC_1						98U
#define IRQCROSSBAR_IVA_IRQ_SYNC_0						99U
#define IRQCROSSBAR_UART5_IRQ							100U
#define IRQCROSSBAR_UART6_IRQ							101U
#define IRQCROSSBAR_IVA_IRQ_MAILBOX_0					102U
#define IRQCROSSBAR_McASP1_IRQ_AREVT					103U
#define IRQCROSSBAR_McASP1_IRQ_AXEVT					104U
#define IRQCROSSBAR_EMIF1_IRQ							105U
#define IRQCROSSBAR_EMIF2_IRQ							106U

#define IRQCROSSBAR_DMM_IRQ								108U

#define IRQCROSSBAR_EXT_SYS_IRQ_2						114U
#define IRQCROSSBAR_KBD_IRQ								115U
#define IRQCROSSBAR_GPIO8_IRQ_1							116U

#define IRQCROSSBAR_BB2D_IRQ							120U
#define IRQCROSSBAR_CTRL_MODULE_CORE_IRQ_THERMAL_ALERT	121U

#define IRQCROSSBAR_IVA_IRQ_MAILBOX_2					132U
#define IRQCROSSBAR_PRM_IRQ_IPU1						133U
#define IRQCROSSBAR_MAILBOX1_IRQ_USER2					134U
#define IRQCROSSBAR_MAILBOX1_IRQ_USER1					135U
#define IRQCROSSBAR_IVA_IRQ_MAILBOX_1					136U
#define IRQCROSSBAR_PRM_IRQ_DSP1						137U
#define IRQCROSSBAR_GPIO1_IRQ_2							138U
#define IRQCROSSBAR_GPIO2_IRQ_2							139U
#define IRQCROSSBAR_GPIO3_IRQ_2							140U
#define IRQCROSSBAR_GPIO4_IRQ_2							141U
#define IRQCROSSBAR_GPIO5_IRQ_2							142U
#define IRQCROSSBAR_GPIO6_IRQ_2							143U

#define IRQCROSSBAR_DSP1_IRQ_MMU1						145U
#define IRQCROSSBAR_DSP2_IRQ_MMU0						146U
#define IRQCROSSBAR_DSP2_IRQ_MMU1						147U
#define IRQCROSSBAR_McASP2_IRQ_AREVT					148U
#define IRQCROSSBAR_McASP2_IRQ_AXEVT					149U
#define IRQCROSSBAR_McASP3_IRQ_AREVT					150U
#define IRQCROSSBAR_McASP3_IRQ_AXEVT					151U
#define IRQCROSSBAR_McASP4_IRQ_AREVT					152U
#define IRQCROSSBAR_McASP4_IRQ_AXEVT					153U
#define IRQCROSSBAR_McASP5_IRQ_AREVT					154U
#define IRQCROSSBAR_McASP5_IRQ_AXEVT					155U
#define IRQCROSSBAR_McASP6_IRQ_AREVT					156U
#define IRQCROSSBAR_McASP6_IRQ_AXEVT					157U
#define IRQCROSSBAR_McASP7_IRQ_AREVT					158U
#define IRQCROSSBAR_McASP7_IRQ_AXEVT					159U
#define IRQCROSSBAR_McASP8_IRQ_AREVT					160U
#define IRQCROSSBAR_McASP8_IRQ_AXEVT					161U

#define IRQCROSSBAR_OCMC_RAM1_IRQ						164U
#define IRQCROSSBAR_OCMC_RAM2_IRQ						165U
#define IRQCROSSBAR_OCMC_RAM3_IRQ						166U

#define IRQCROSSBAR_EVE1_IRQ_OUT0						168U
#define IRQCROSSBAR_EVE1_IRQ_OUT1						169U
#define IRQCROSSBAR_EVE1_IRQ_OUT2						170U
#define IRQCROSSBAR_EVE1_IRQ_OUT3						171U
#define IRQCROSSBAR_EVE2_IRQ_OUT0						172U
#define IRQCROSSBAR_EVE2_IRQ_OUT1						173U
#define IRQCROSSBAR_EVE2_IRQ_OUT2						174U
#define IRQCROSSBAR_EVE2_IRQ_OUT3						175U
#define IRQCROSSBAR_EVE3_IRQ_OUT0						176U
#define IRQCROSSBAR_EVE3_IRQ_OUT1						177U
#define IRQCROSSBAR_EVE3_IRQ_OUT2						178U
#define IRQCROSSBAR_EVE3_IRQ_OUT3						179U
#define IRQCROSSBAR_EVE4_IRQ_OUT0						180U
#define IRQCROSSBAR_EVE4_IRQ_OUT1						181U
#define IRQCROSSBAR_EVE4_IRQ_OUT2						182U
#define IRQCROSSBAR_EVE4_IRQ_OUT3						183U

#define IRQCROSSBAR_PRUSS1_IRQ_HOST2					186U
#define IRQCROSSBAR_PRUSS1_IRQ_HOST3					187U
#define IRQCROSSBAR_PRUSS1_IRQ_HOST4					188U
#define IRQCROSSBAR_PRUSS1_IRQ_HOST5					189U
#define IRQCROSSBAR_PRUSS1_IRQ_HOST6					190U
#define IRQCROSSBAR_PRUSS1_IRQ_HOST7					191U
#define IRQCROSSBAR_PRUSS1_IRQ_HOST8					192U
#define IRQCROSSBAR_PRUSS1_IRQ_HOST9					193U

#define IRQCROSSBAR_PRUSS2_IRQ_HOST2					196U
#define IRQCROSSBAR_PRUSS2_IRQ_HOST3					197U
#define IRQCROSSBAR_PRUSS2_IRQ_HOST4					198U
#define IRQCROSSBAR_PRUSS2_IRQ_HOST5					199U
#define IRQCROSSBAR_PRUSS2_IRQ_HOST6					200U
#define IRQCROSSBAR_PRUSS2_IRQ_HOST7					201U
#define IRQCROSSBAR_PRUSS2_IRQ_HOST8					202U
#define IRQCROSSBAR_PRUSS2_IRQ_HOST9					203U
#define IRQCROSSBAR_PWMSS1_IRQ_ePWM0_TZINT				204U
#define IRQCROSSBAR_PWMSS2_IRQ_ePWM1_TZINT				205U
#define IRQCROSSBAR_PWMSS3_IRQ_ePWM2_TZINT				206U
#define IRQCROSSBAR_PWMSS1_IRQ_ePWM0INT					207U
#define IRQCROSSBAR_PWMSS2_IRQ_ePWM1INT					208U
#define IRQCROSSBAR_PWMSS3_IRQ_ePWM2INT					209U
#define IRQCROSSBAR_PWMSS1_IRQ_eQEP0INT					210U
#define IRQCROSSBAR_PWMSS2_IRQ_eQEP1INT					211U
#define IRQCROSSBAR_PWMSS3_IRQ_eQEP2INT					212U
#define IRQCROSSBAR_PWMSS1_IRQ_eCAP0INT					213U
#define IRQCROSSBAR_PWMSS2_IRQ_eCAP1INT					214U
#define IRQCROSSBAR_PWMSS3_IRQ_eCAP2INT					215U

#define IRQCROSSBAR_RTC_SS_IRQ_ALARM					217U
#define IRQCROSSBAR_UART7_IRQ							218U
#define IRQCROSSBAR_UART8_IRQ							219U
#define IRQCROSSBAR_UART9_IRQ							220U
#define IRQCROSSBAR_UART10_IRQ							221U
#define IRQCROSSBAR_DCAN1_IRQ_INT0						222U
#define IRQCROSSBAR_DCAN1_IRQ_INT1						223U
#define IRQCROSSBAR_DCAN1_IRQ_PARITY					224U
#define IRQCROSSBAR_DCAN2_IRQ_INT0						225U
#define IRQCROSSBAR_DCAN2_IRQ_INT1						226U
#define IRQCROSSBAR_DCAN2_IRQ_PARITY					227U
//#define IRQCROSSBAR_MLB_IRQ_SYS_INT0					228U
//#define IRQCROSSBAR_MLB_IRQ_SYS_INT1					229U
//#define IRQCROSSBAR_VCP1_IRQ_INT						230U
//#define IRQCROSSBAR_VCP2_IRQ_INT						231U
#define IRQCROSSBAR_PCIe_SS1_IRQ_INT0					232U
#define IRQCROSSBAR_PCIe_SS1_IRQ_INT1					233U

#define IRQCROSSBAR_MAILBOX2_IRQ_USER0					237U
#define IRQCROSSBAR_MAILBOX2_IRQ_USER1					238U
#define IRQCROSSBAR_MAILBOX2_IRQ_USER2					239U
#define IRQCROSSBAR_MAILBOX2_IRQ_USER3					240U
#define IRQCROSSBAR_MAILBOX3_IRQ_USER0					241U
#define IRQCROSSBAR_MAILBOX3_IRQ_USER1					242U
#define IRQCROSSBAR_MAILBOX3_IRQ_USER2					243U
#define IRQCROSSBAR_MAILBOX3_IRQ_USER3					244U
#define IRQCROSSBAR_MAILBOX4_IRQ_USER0					245U
#define IRQCROSSBAR_MAILBOX4_IRQ_USER1					246U
#define IRQCROSSBAR_MAILBOX4_IRQ_USER2					247U
#define IRQCROSSBAR_MAILBOX4_IRQ_USER3					248U
#define IRQCROSSBAR_MAILBOX5_IRQ_USER0					249U
#define IRQCROSSBAR_MAILBOX5_IRQ_USER1					250U
#define IRQCROSSBAR_MAILBOX5_IRQ_USER2					251U
#define IRQCROSSBAR_MAILBOX5_IRQ_USER3					252U
#define IRQCROSSBAR_MAILBOX6_IRQ_USER0					253U
#define IRQCROSSBAR_MAILBOX6_IRQ_USER1					254U
#define IRQCROSSBAR_MAILBOX6_IRQ_USER2					255U
#define IRQCROSSBAR_MAILBOX6_IRQ_USER3					256U
#define IRQCROSSBAR_MAILBOX7_IRQ_USER0					257U
#define IRQCROSSBAR_MAILBOX7_IRQ_USER1					258U
#define IRQCROSSBAR_MAILBOX7_IRQ_USER2					259U
#define IRQCROSSBAR_MAILBOX7_IRQ_USER3					260U
#define IRQCROSSBAR_MAILBOX8_IRQ_USER0					261U
#define IRQCROSSBAR_MAILBOX8_IRQ_USER1					262U
#define IRQCROSSBAR_MAILBOX8_IRQ_USER2					263U
#define IRQCROSSBAR_MAILBOX8_IRQ_USER3					264U
#define IRQCROSSBAR_MAILBOX9_IRQ_USER0					265U
#define IRQCROSSBAR_MAILBOX9_IRQ_USER1					266U
#define IRQCROSSBAR_MAILBOX9_IRQ_USER2					267U
#define IRQCROSSBAR_MAILBOX9_IRQ_USER3					268U
#define IRQCROSSBAR_MAILBOX10_IRQ_USER0					269U
#define IRQCROSSBAR_MAILBOX10_IRQ_USER1					270U
#define IRQCROSSBAR_MAILBOX10_IRQ_USER2					271U
#define IRQCROSSBAR_MAILBOX10_IRQ_USER3					272U
#define IRQCROSSBAR_MAILBOX11_IRQ_USER0					273U
#define IRQCROSSBAR_MAILBOX11_IRQ_USER1					274U
#define IRQCROSSBAR_MAILBOX11_IRQ_USER2					275U
#define IRQCROSSBAR_MAILBOX11_IRQ_USER3					276U
#define IRQCROSSBAR_MAILBOX12_IRQ_USER0					277U
#define IRQCROSSBAR_MAILBOX12_IRQ_USER1					278U
#define IRQCROSSBAR_MAILBOX12_IRQ_USER2					279U
#define IRQCROSSBAR_MAILBOX12_IRQ_USER3					280U
#define IRQCROSSBAR_EVE1_IRQ_TPCC_REGION1				281U
#define IRQCROSSBAR_EVE1_IRQ_TPCC_REGION2				282U
#define IRQCROSSBAR_EVE1_IRQ_TPCC_REGION3				283U
#define IRQCROSSBAR_EVE1_IRQ_MBX0_USER1					284U
#define IRQCROSSBAR_EVE1_IRQ_MBX0_USER2					285U
#define IRQCROSSBAR_EVE1_IRQ_MBX0_USER3					286U
#define IRQCROSSBAR_EVE1_IRQ_MBX1_USER1					287U
#define IRQCROSSBAR_EVE1_IRQ_MBX1_USER2					288U
#define IRQCROSSBAR_EVE1_IRQ_MBX1_USER3					289U
#define IRQCROSSBAR_EVE2_IRQ_TPCC_REGION1				290U
#define IRQCROSSBAR_EVE2_IRQ_TPCC_REGION2				291U
#define IRQCROSSBAR_EVE2_IRQ_TPCC_REGION3				292U
#define IRQCROSSBAR_EVE2_IRQ_MBX0_USER1					293U
#define IRQCROSSBAR_EVE2_IRQ_MBX0_USER2					294U
#define IRQCROSSBAR_EVE2_IRQ_MBX0_USER3					295U
#define IRQCROSSBAR_EVE2_IRQ_MBX1_USER1					296U
#define IRQCROSSBAR_EVE2_IRQ_MBX1_USER2					297U
#define IRQCROSSBAR_EVE2_IRQ_MBX1_USER3					298U
#define IRQCROSSBAR_EVE3_IRQ_TPCC_REGION1				299U
#define IRQCROSSBAR_EVE3_IRQ_TPCC_REGION2				300U
#define IRQCROSSBAR_EVE3_IRQ_TPCC_REGION3				301U
#define IRQCROSSBAR_EVE3_IRQ_MBX0_USER1					302U
#define IRQCROSSBAR_EVE3_IRQ_MBX0_USER2					303U
#define IRQCROSSBAR_EVE3_IRQ_MBX0_USER3					304U
#define IRQCROSSBAR_EVE3_IRQ_MBX1_USER1					305U
#define IRQCROSSBAR_EVE3_IRQ_MBX1_USER2					306U
#define IRQCROSSBAR_EVE3_IRQ_MBX1_USER3					307U
#define IRQCROSSBAR_EVE4_IRQ_TPCC_REGION1				308U
#define IRQCROSSBAR_EVE4_IRQ_TPCC_REGION2				309U
#define IRQCROSSBAR_EVE4_IRQ_TPCC_REGION3				310U
#define IRQCROSSBAR_EVE4_IRQ_MBX0_USER1					311U
#define IRQCROSSBAR_EVE4_IRQ_MBX0_USER2					312U
#define IRQCROSSBAR_EVE4_IRQ_MBX0_USER3					313U
#define IRQCROSSBAR_EVE4_IRQ_MBX1_USER1					314U
#define IRQCROSSBAR_EVE4_IRQ_MBX1_USER2					315U
#define IRQCROSSBAR_EVE4_IRQ_MBX1_USER3					316U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_ERR					317U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_GLOBAR				318U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_REGION0				319U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_REGION1				320U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_REGION2				321U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_REGION3				322U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_REGION4				323U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_REGION5				324U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_ERR					325U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_GLOBAR				326U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_REGION0				327U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_REGION1				328U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_REGION2				329U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_REGION3				330U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_REGION4				331U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_REGION5				332U
#define IRQCROSSBAR_MMU1_IRQ							333U
#define IRQCROSSBAR_GMAC_SW_IRQ_RX_THRESH_PULSE			334U
#define IRQCROSSBAR_GMAC_SW_IRQ_RX_PULSE				335U
#define IRQCROSSBAR_GMAC_SW_IRQ_TX_PULSE				336U
#define IRQCROSSBAR_GMAC_SW_IRQ_MISC_PULSE				337U

#define IRQCROSSBAR_TIMER13_IRQ							339U
#define IRQCROSSBAR_TIMER14_IRQ							340U
#define IRQCROSSBAR_TIMER15_IRQ							341U
#define IRQCROSSBAR_TIMER16_IRQ							342U
#define IRQCROSSBAR_QSPI_IRQ							343U
//#define IRQCROSSBAR_USB3_IRQ_INTR1						344U
//#define IRQCROSSBAR_USB4_IRQ_INTR0						345U
//#define IRQCROSSBAR_USB4_IRQ_INTR1						346U
#define IRQCROSSBAR_GPIO7_IRQ_2							347U
#define IRQCROSSBAR_GPIO8_IRQ_2							348U

#define IRQCROSSBAR_VIP1_IRQ_1							351U
#define IRQCROSSBAR_VIP2_IRQ_1							352U
#define IRQCROSSBAR_VPE_IRQ								353U

#define IRQCROSSBAR_PCIe_SS2_IRQ_INT0					355U
#define IRQCROSSBAR_PCIe_SS2_IRQ_INT1					356U

#define IRQCROSSBAR_EDMA_TPCC_IRQ_ERR					359U
#define IRQCROSSBAR_EDMA_TPCC_IRQ_MP					360U
#define IRQCROSSBAR_EDMA_TPCC_IRQ_REGION0				361U
#define IRQCROSSBAR_EDMA_TPCC_IRQ_REGION1				362U
#define IRQCROSSBAR_EDMA_TPCC_IRQ_REGION2				363U
#define IRQCROSSBAR_EDMA_TPCC_IRQ_REGION3				364U
#define IRQCROSSBAR_EDMA_TPCC_IRQ_REGION4				365U
#define IRQCROSSBAR_EDMA_TPCC_IRQ_REGION5				366U
#define IRQCROSSBAR_EDMA_TPCC_IRQ_REGION6				367U
#define IRQCROSSBAR_EDMA_TPCC_IRQ_REGION7				368U
#define IRQCROSSBAR_MMU2_IRQ							369U
#define IRQCROSSBAR_EDMA_TC0_IRQ_ERR					370U
#define IRQCROSSBAR_EDMA_TC1_IRQ_ERR					371U
#define IRQCROSSBAR_OCMC_RAM1_IRQ_CBUF					372U
#define IRQCROSSBAR_OCMC_RAM2_IRQ_CBUF					373U
#define IRQCROSSBAR_OCMC_RAM3_IRQ_CBUF					374U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_REGION6				375U
#define IRQCROSSBAR_DSP1_IRQ_TPCC_REGION7				376U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_REGION6				377U
#define IRQCROSSBAR_DSP2_IRQ_TPCC_REGION7				378U
#define IRQCROSSBAR_MAILBOX13_IRQ_USER0					379U
#define IRQCROSSBAR_MAILBOX13_IRQ_USER1					380U
#define IRQCROSSBAR_MAILBOX13_IRQ_USER2					381U
#define IRQCROSSBAR_MAILBOX13_IRQ_USER3					382U

#define IRQCROSSBAR_PRM_IRQ_IPU2						386U
#define IRQCROSSBAR_PRM_IRQ_DSP2						387U
#define IRQCROSSBAR_PRM_IRQ_EVE1						388U
#define IRQCROSSBAR_PRM_IRQ_EVE2						389U

#define IRQCROSSBAR_VIP1_IRQ_2							392U
#define IRQCROSSBAR_VIP2_IRQ_2							393U

#define IRQCROSSBAR_IPU1_IRQ_MMU						395U
#define IRQCROSSBAR_IPU2_IRQ_MMU						396U
//#define IRQCROSSBAR_MLB_IRQ								397U
#define IRQCROSSBAR_EVE1_IRQ_TPCC_REGION4				398U
#define IRQCROSSBAR_EVE2_IRQ_TPCC_REGION4				399U
#define IRQCROSSBAR_EVE3_IRQ_TPCC_REGION4				400U
#define IRQCROSSBAR_EVE4_IRQ_TPCC_REGION4				401U


// CTRL_CORE_PAD Register.
//// CTRL_CORE_PAD Register : Address Value.
#define CTRL_CORE_PAD_GPMC_AD0							*(Uint32 *)0x4A003400
#define CTRL_CORE_PAD_GPMC_AD1							*(Uint32 *)0x4A003404
#define CTRL_CORE_PAD_GPMC_AD2							*(Uint32 *)0x4A003408
#define CTRL_CORE_PAD_GPMC_AD3							*(Uint32 *)0x4A00340C
#define CTRL_CORE_PAD_GPMC_AD4							*(Uint32 *)0x4A003410
#define CTRL_CORE_PAD_GPMC_AD5							*(Uint32 *)0x4A003414
#define CTRL_CORE_PAD_GPMC_AD6							*(Uint32 *)0x4A003418
#define CTRL_CORE_PAD_GPMC_AD7							*(Uint32 *)0x4A00341C
#define CTRL_CORE_PAD_GPMC_AD8							*(Uint32 *)0x4A003420
#define CTRL_CORE_PAD_GPMC_AD9							*(Uint32 *)0x4A003424
#define CTRL_CORE_PAD_GPMC_AD10							*(Uint32 *)0x4A003428
#define CTRL_CORE_PAD_GPMC_AD11							*(Uint32 *)0x4A00342C
#define CTRL_CORE_PAD_GPMC_AD12							*(Uint32 *)0x4A003430
#define CTRL_CORE_PAD_GPMC_AD13							*(Uint32 *)0x4A003434
#define CTRL_CORE_PAD_GPMC_AD14							*(Uint32 *)0x4A003438
#define CTRL_CORE_PAD_GPMC_AD15							*(Uint32 *)0x4A00343C
#define CTRL_CORE_PAD_GPMC_A0							*(Uint32 *)0x4A003440
#define CTRL_CORE_PAD_GPMC_A1							*(Uint32 *)0x4A003444
#define CTRL_CORE_PAD_GPMC_A2							*(Uint32 *)0x4A003448
#define CTRL_CORE_PAD_GPMC_A3							*(Uint32 *)0x4A00344C
#define CTRL_CORE_PAD_GPMC_A4							*(Uint32 *)0x4A003450
#define CTRL_CORE_PAD_GPMC_A5							*(Uint32 *)0x4A003454
#define CTRL_CORE_PAD_GPMC_A6							*(Uint32 *)0x4A003458
#define CTRL_CORE_PAD_GPMC_A7							*(Uint32 *)0x4A00345C
#define CTRL_CORE_PAD_GPMC_A8							*(Uint32 *)0x4A003460
#define CTRL_CORE_PAD_GPMC_A9							*(Uint32 *)0x4A003464
#define CTRL_CORE_PAD_GPMC_A10							*(Uint32 *)0x4A003468
#define CTRL_CORE_PAD_GPMC_A11							*(Uint32 *)0x4A00346C
#define CTRL_CORE_PAD_GPMC_A12							*(Uint32 *)0x4A003470
#define CTRL_CORE_PAD_GPMC_A13							*(Uint32 *)0x4A003474
#define CTRL_CORE_PAD_GPMC_A14							*(Uint32 *)0x4A003478
#define CTRL_CORE_PAD_GPMC_A15							*(Uint32 *)0x4A00347C
#define CTRL_CORE_PAD_GPMC_A16							*(Uint32 *)0x4A003480
#define CTRL_CORE_PAD_GPMC_A17							*(Uint32 *)0x4A003484
#define CTRL_CORE_PAD_GPMC_A18							*(Uint32 *)0x4A003488
#define CTRL_CORE_PAD_GPMC_A19							*(Uint32 *)0x4A00348C
#define CTRL_CORE_PAD_GPMC_A20							*(Uint32 *)0x4A003490
#define CTRL_CORE_PAD_GPMC_A21							*(Uint32 *)0x4A003494
#define CTRL_CORE_PAD_GPMC_A22							*(Uint32 *)0x4A003498
#define CTRL_CORE_PAD_GPMC_A23							*(Uint32 *)0x4A00349C
#define CTRL_CORE_PAD_GPMC_A24							*(Uint32 *)0x4A0034A0
#define CTRL_CORE_PAD_GPMC_A25							*(Uint32 *)0x4A0034A4
#define CTRL_CORE_PAD_GPMC_A26							*(Uint32 *)0x4A0034A8
#define CTRL_CORE_PAD_GPMC_A27							*(Uint32 *)0x4A0034AC
#define CTRL_CORE_PAD_GPMC_CS1							*(Uint32 *)0x4A0034B0
#define CTRL_CORE_PAD_GPMC_CS0							*(Uint32 *)0x4A0034B4
#define CTRL_CORE_PAD_GPMC_CS2							*(Uint32 *)0x4A0034B8
#define CTRL_CORE_PAD_GPMC_CS3							*(Uint32 *)0x4A0034BC
#define CTRL_CORE_PAD_GPMC_CLK							*(Uint32 *)0x4A0034C0
#define CTRL_CORE_PAD_GPMC_ADVN_ALE						*(Uint32 *)0x4A0034C4
#define CTRL_CORE_PAD_GPMC_OEN_REN						*(Uint32 *)0x4A0034C8
#define CTRL_CORE_PAD_GPMC_WEN							*(Uint32 *)0x4A0034CC
#define CTRL_CORE_PAD_GPMC_BEN0							*(Uint32 *)0x4A0034D0
#define CTRL_CORE_PAD_GPMC_BEN1							*(Uint32 *)0x4A0034D4
#define CTRL_CORE_PAD_GPMC_WAIT0						*(Uint32 *)0x4A0034D8
#define CTRL_CORE_PAD_VIN1A_CLK0						*(Uint32 *)0x4A0034DC
#define CTRL_CORE_PAD_VIN1B_CLK1						*(Uint32 *)0x4A0034E0
#define CTRL_CORE_PAD_VIN1A_DE0							*(Uint32 *)0x4A0034E4
#define CTRL_CORE_PAD_VIN1A_FLD0						*(Uint32 *)0x4A0034E8
#define CTRL_CORE_PAD_VIN1A_HSYNC0						*(Uint32 *)0x4A0034EC
#define CTRL_CORE_PAD_VIN1A_VSYNC0						*(Uint32 *)0x4A0034F0
#define CTRL_CORE_PAD_VIN1A_D0							*(Uint32 *)0x4A0034F4
#define CTRL_CORE_PAD_VIN1A_D1							*(Uint32 *)0x4A0034F8
#define CTRL_CORE_PAD_VIN1A_D2							*(Uint32 *)0x4A0034FC
#define CTRL_CORE_PAD_VIN1A_D3							*(Uint32 *)0x4A003500
#define CTRL_CORE_PAD_VIN1A_D4							*(Uint32 *)0x4A003504
#define CTRL_CORE_PAD_VIN1A_D5							*(Uint32 *)0x4A003508
#define CTRL_CORE_PAD_VIN1A_D6							*(Uint32 *)0x4A00350C
#define CTRL_CORE_PAD_VIN1A_D7							*(Uint32 *)0x4A003510
#define CTRL_CORE_PAD_VIN1A_D8							*(Uint32 *)0x4A003514
#define CTRL_CORE_PAD_VIN1A_D9                          *(Uint32 *)0x4A003518
#define CTRL_CORE_PAD_VIN1A_D10                         *(Uint32 *)0x4A00351C
#define CTRL_CORE_PAD_VIN1A_D11                         *(Uint32 *)0x4A003520
#define CTRL_CORE_PAD_VIN1A_D16                         *(Uint32 *)0x4A003534
#define CTRL_CORE_PAD_VIN1A_D18                         *(Uint32 *)0x4A00353C
#define CTRL_CORE_PAD_VIN1A_D19                         *(Uint32 *)0x4A003540
#define CTRL_CORE_PAD_VIN1A_D20                         *(Uint32 *)0x4A003544
#define CTRL_CORE_PAD_VIN1A_D21                         *(Uint32 *)0x4A003548

#define CTRL_CORE_PAD_VIN2A_VSYNC0                      *(Uint32 *)0x4A003564
#define CTRL_CORE_PAD_GPIO6_14                          *(Uint32 *)0x4A003688
#define CTRL_CORE_PAD_GPIO6_15                          *(Uint32 *)0x4A00368C
#define CTRL_CORE_PAD_UART1_RXD							*(Uint32 *)0x4A0037E0
#define CTRL_CORE_PAD_UART1_TXD							*(Uint32 *)0x4A0037E4
#define CTRL_CORE_PAD_UART1_CTSN						*(Uint32 *)0x4A0037E8
#define CTRL_CORE_PAD_UART1_RTSN						*(Uint32 *)0x4A0037EC

#define CTRL_CORE_PAD_SPI1_SCLK                         *(Uint32 *)0x4A0037A4           // GPIO7_7

#define CTRL_CORE_PAD_SPI2_SCLK                         *(Uint32 *)0x4A0037C0
#define CTRL_CORE_PAD_SPI2_D1                           *(Uint32 *)0x4A0037C4
#define CTRL_CORE_PAD_SPI2_D0                           *(Uint32 *)0x4A0037C8
#define CTRL_CORE_PAD_SPI2_CS0                          *(Uint32 *)0x4A0037CC

//// CTRL_CORE_PAD Register : Byte Value.
#define CTRL_CORE_PAD_WAKEUPENABLE_WKUPDis				0x00000000
#define CTRL_CORE_PAD_WAKEUPENABLE_WKUPEn				0x01000000

#define CTRL_CORE_PAD_SLEWCONTROL_FastSlew				0x00000000
#define CTRL_CORE_PAD_SLEWCONTROL_SlowSlew				0x00080000

#define CTRL_CORE_PAD_INPUTENABLE_RXModeDis				0x00000000
#define CTRL_CORE_PAD_INPUTENABLE_RXModeEn				0x00040000

#define CTRL_CORE_PAD_PULLTYPESELECT_PullDown			0x00000000
#define CTRL_CORE_PAD_PULLTYPESELECT_PullUp				0x00020000

#define CTRL_CORE_PAD_PULLUDENABLE_PullUDEn				0x00000000
#define CTRL_CORE_PAD_PULLUDENABLE_PullUDDis			0x00010000

#define CTRL_CORE_PAD_MODESELECT_DefaultIOTiming		0x00000000
#define CTRL_CORE_PAD_MODESELECT_UserIOTiming			0x00000100

//#define CTRL_CORE_PAD_DELAYMODE_

#define CTRL_CORE_PAD_MUXMODE_MuxMode(val)				((Uint32)val & 0x0000000F)


#ifdef __cplusplus
}
#endif

#endif /* AM572X_C66_CTRL_MODULE_CORE_H_ */
