<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1467' type='bool llvm::TargetLoweringBase::allowsMemoryAccess(llvm::LLVMContext &amp; Context, const llvm::DataLayout &amp; DL, llvm::EVT VT, const llvm::MachineMemOperand &amp; MMO, bool * Fast = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1463'>/// Return true if the target supports a memory access of this type for the
  /// given MachineMemOperand. If the access is allowed, the optional
  /// final parameter returns if the access is also fast (as defined by the
  /// target).</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='6463' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17MatchStoreCombineEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='6626' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16MatchLoadCombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10852' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15461' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15473' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15493' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15565' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15696' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15699' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15710' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15713' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15729' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15733' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='16055' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner10visitSTOREEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='500' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize16LegalizeStoreOpsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='611' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize16LegalizeStoreOpsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='672' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize15LegalizeLoadOpsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='859' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize15LegalizeLoadOpsEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1486' ll='1492' type='bool llvm::TargetLoweringBase::allowsMemoryAccess(llvm::LLVMContext &amp; Context, const llvm::DataLayout &amp; DL, llvm::EVT VT, const llvm::MachineMemOperand &amp; MMO, bool * Fast = nullptr) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6772' u='c' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7241' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2633' u='c' c='_ZNK4llvm21HexagonTargetLowering18LowerUnalignedLoadENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2641' u='c' c='_ZNK4llvm21HexagonTargetLowering18LowerUnalignedLoadENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2233' u='c' c='_ZNK4llvm19NVPTXTargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2276' u='c' c='_ZNK4llvm19NVPTXTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38985' u='c' c='_ZL11combineLoadPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39497' u='c' c='_ZL12combineStorePN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='42993' u='c' c='_ZL22combineConcatVectorOpsRKN4llvm5SDLocENS_3MVTENS_8ArrayRefINS_7SDValueEEERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='417' u='c' c='_ZNK4llvm19XCoreTargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='489' u='c' c='_ZNK4llvm19XCoreTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1781' u='c' c='_ZNK4llvm19XCoreTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
