<!-- ë°°ë„ˆ -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:2C5364,100:0F2027&height=120&section=header&text=kimhanbut%20|%20Digital%20Hardware%20Engineer&fontColor=ffffff&fontSize=28&animation=fadeIn&fontAlignY=55"/>
</p>

---

### ğŸ‘‹ About Me  
I'm **kimhanbut**, a **Digital Hardware Engineer** focusing on **RTL design, FPGA implementation**, and **signal processing architectures**.  
I enjoy designing timing-accurate, resource-efficient hardware systems and exploring optimized fixed-point data paths.

---

### ğŸ§  Core Interests  
- ğŸ§© Digital Circuit Design & RTL Implementation  
- ğŸ§ª Verification (VCS + Verdi)  
- ğŸ§® System Modeling (MATLAB)

---

### ğŸš€ Featured Projects

#### ğŸš¦ [**VGA ê¸°ë°˜ ì‹¤ì‹œê°„ êµí†µê´€ì œ ì‹œìŠ¤í…œ**](https://github.com/drgn88/ai_2_final_project_VGA_RoadControll_System)
> FPGA ê¸°ë°˜ VGA ì»¨íŠ¸ë¡¤ëŸ¬ ì„¤ê³„ ë° ì‹¤ì‹œê°„ ì˜ìƒ í‘œì‹œ  
> ì°¨ëŸ‰ ê²€ì¶œ ë° ìƒíƒœ í‘œì‹œë¥¼ ìœ„í•œ í•˜ë“œì›¨ì–´, ì†Œí”„íŠ¸ì›¨ì–´ ë¡œì§ êµ¬í˜„

#### âš™ï¸ [**Radix-2Â² ê¸°ë°˜ 512pt Fixed-Point FFT**](https://github.com/kimhanbut/FFT_Hardware)
> 3ë‹¨ê³„ íŒŒì´í”„ë¼ì¸ êµ¬ì¡°, CBFP ê¸°ë°˜ ë™ì  ìŠ¤ì¼€ì¼ë§ ì„¤ê³„  
> System Verilogë¡œ êµ¬í˜„ ë° VCS/Verdi ê²€ì¦ ì™„ë£Œ  

#### ğŸ›ï¸ [**RV32I Multi Cycle CPU**](https://github.com/kimhanbut/RV32I_CPU_Project)
> RISC-V ê¸°ë°˜ 32bit multi cylce cpu ì„¤ê³„ ë° ê²€ì¦  
> R, L, I, S, B, LU, AU, J, JL Type instruction êµ¬í˜„

#### ğŸ§­ [**Multi Function Display with Sensor, Watch**](https://github.com/kimhanbut/Sensor_watch_dispaly)
> SR04, DHT11, Stopwatch, Clock module ê²°ê³¼ë¥¼ FNDë¡œ ì¶œë ¥
> UART FIFOêµ¬ì¡°ë¥¼ í†µí•´ DATAì „ì†¡ ë° PCì—ì„œ ì¡°ì‘

#### ğŸ•¹ï¸ [**Embeded C Game Project**](https://github.com/kimhanbut/System_C)
> Cortex-M3 ê¸°ë°˜ STM32 embeded C ì½”ë”©ì„ ì´ìš©í•œ ê²Œì„ í”„ë¡œì íŠ¸
> GPIO, UART, TIMERë“±ì˜ peripheralì— ë ˆì§€ìŠ¤í„° ì§ì ‘ ì ‘ê·¼ì„ í†µí•œ control

#### ğŸ›ï¸ [**On-Device AIë¥¼ ì´ìš©í•œ ìŠ¤ë§ˆíŠ¸ ì£¼ì°¨ì¥**](https://github.com/kimhanbut/AI_parking_project)
> Raspberry Pi 5ì™€ Webcamì„ ì´ìš©í•œ ìŠ¤ë§ˆíŠ¸ ì£¼ì°¨ì¥ êµ¬í˜„
> YOLOv5ì™€ EasyOCRì„ ì´ìš©í•œ ë™ì‘ êµ¬í˜„

---

### ğŸ’» Skills & Tools
<p align="left">
  <img src="https://img.shields.io/badge/Verilog-00979D?style=for-the-badge&logoColor=white"/>
  <img src="https://img.shields.io/badge/SystemVerilog-007ACC?style=for-the-badge&logoColor=white"/>
  <img src="https://img.shields.io/badge/Vivado-FFB400?style=for-the-badge&logo=xilinx&logoColor=black"/>
  <img src="https://img.shields.io/badge/Quartus%20Prime-00B7E7?style=for-the-badge&logo=intel&logoColor=white"/>
  <img src="https://img.shields.io/badge/VCS%20%2B%20Verdi-FF6F00?style=for-the-badge&logo=synopsys&logoColor=white"/>
  <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white"/>
  <img src="https://img.shields.io/badge/C%20Language-A8B9CC?style=for-the-badge&logo=c&logoColor=black"/>
  <img src="https://img.shields.io/badge/VScode-0078D7?style=for-the-badge&logo=visualstudiocode&logoColor=white"/>
  <img src="https://img.shields.io/badge/GVim-019733?style=for-the-badge&logo=vim&logoColor=white"/>
</p>

---

### ğŸ“Š GitHub Stats
<p align="center">
  <img height="150px" 
       src="https://github-readme-stats.vercel.app/api/top-langs/?username=kimhanbut&exclude_repo=baekjoon&layout=compact&theme=tokyonight"/>
</p>


</p>

---

### ğŸ“¨ Contact
- ğŸ“§ **Email:** [bigfriend28@naver.com]  
- ğŸ§  **Notion:** [https://www.notion.so/25e48d20c0e580a988c3ede1070836ae]  

---

<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0F2027&height=60&section=footer&text=Logic%20Defines%20Precision&fontColor=ffffff&fontSize=18&fontAlignY=40"/>
</p>
