C:/Users/Skodra/Documents/Radovi/VDHL/Final_DSP/simulation/modelsim/TriStateBuffer14/TriStateBuffer14_tb.vhd {1 {vcom -work work -2002 -explicit C:/Users/Skodra/Documents/Radovi/VDHL/Final_DSP/simulation/modelsim/TriStateBuffer14/TriStateBuffer14_tb.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tristatebuffer14_tb
-- Compiling architecture tristatebuffer14_arch of tristatebuffer14_tb

} {} {}} C:/Users/Skodra/Documents/Radovi/VDHL/Final_DSP/simulation/modelsim/TriStateBuffer14/TriStateBuffer14.vhd {1 {vcom -work work -2002 -explicit C:/Users/Skodra/Documents/Radovi/VDHL/Final_DSP/simulation/modelsim/TriStateBuffer14/TriStateBuffer14.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity TriStateBuffer14
-- Compiling architecture behav of TriStateBuffer14

} {} {}}
