   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g4xx_hal_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.TIM_OC1_SetConfig,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	TIM_OC1_SetConfig:
  26              	.LVL0:
  27              	.LFB427:
  28              		.file 1 "../../..\\CubeG4\\src\\stm32g4xx_hal_tim.c"
   1:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
   2:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ******************************************************************************
   3:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @file    stm32g4xx_hal_tim.c
   4:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @author  MCD Application Team
   5:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief   TIM HAL module driver.
   6:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This file provides firmware functions to manage the following
   7:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          functionalities of the Timer (TIM) peripheral:
   8:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Time Base Initialization
   9:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Time Base Start
  10:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Time Base Start Interruption
  11:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Time Base Start DMA
  12:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Output Compare/PWM Initialization
  13:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Output Compare/PWM Channel Configuration
  14:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Output Compare/PWM  Start
  15:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Output Compare/PWM  Start Interruption
  16:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Output Compare/PWM Start DMA
  17:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Input Capture Initialization
  18:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Input Capture Channel Configuration
  19:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Input Capture Start
  20:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Input Capture Start Interruption
  21:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Input Capture Start DMA
  22:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM One Pulse Initialization
  23:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM One Pulse Channel Configuration
  24:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM One Pulse Start
  25:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Encoder Interface Initialization
  26:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Encoder Interface Start
  27:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Encoder Interface Start Interruption
  28:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM Encoder Interface Start DMA
  29:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + Commutation Event configuration with Interruption and DMA
  30:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM OCRef clear configuration
  31:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *           + TIM External Clock configuration
  32:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   @verbatim
  33:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
  34:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       ##### TIMER Generic features #####
  35:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
  36:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..] The Timer features include:
  37:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (#) 16-bit up, down, up/down auto-reload counter.
  38:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (#) 16-bit programmable prescaler allowing dividing (also on the fly) the
  39:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            counter clock frequency either by any factor between 1 and 65536.
  40:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (#) Up to 4 independent channels for:
  41:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Input Capture
  42:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Output Compare
  43:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) PWM generation (Edge and Center-aligned Mode)
  44:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) One-pulse mode output
  45:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (#) Synchronization circuit to control the timer with external signals and to interconnect
  46:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             several timers together.
  47:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (#) Supports incremental encoder for positioning purposes
  48:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
  49:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             ##### How to use this driver #####
  50:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
  51:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     [..]
  52:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****      (#) Initialize the TIM low level resources by implementing the following functions
  53:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****          depending on the selected feature:
  54:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Time Base : HAL_TIM_Base_MspInit()
  55:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Input Capture : HAL_TIM_IC_MspInit()
  56:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Output Compare : HAL_TIM_OC_MspInit()
  57:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) PWM generation : HAL_TIM_PWM_MspInit()
  58:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit()
  59:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Encoder mode output : HAL_TIM_Encoder_MspInit()
  60:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
  61:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****      (#) Initialize the TIM low level resources :
  62:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE();
  63:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         (##) TIM pins configuration
  64:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             (+++) Enable the clock for the TIM GPIOs using the following function:
  65:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****              __HAL_RCC_GPIOx_CLK_ENABLE();
  66:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();
  67:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
  68:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****      (#) The external Clock can be configured, if needed (the default clock is the
  69:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****          internal clock from the APBx), using the following function:
  70:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****          HAL_TIM_ConfigClockSource, the clock configuration should be done before
  71:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****          any start function.
  72:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
  73:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****      (#) Configure the TIM in the desired functioning mode using one of the
  74:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        Initialization function of this driver:
  75:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base
  76:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (++) HAL_TIM_OC_Init, HAL_TIM_OC_ConfigChannel and optionally HAL_TIMEx_OC_ConfigPulseOnComp
  77:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             to use the Timer to generate an Output Compare signal.
  78:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a
  79:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             PWM signal.
  80:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an
  81:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             external signal.
  82:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer
  83:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             in One Pulse Mode.
  84:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****        (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface.
  85:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
  86:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****      (#) Activate the TIM peripheral using one of the start functions depending from the feature us
  87:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT()
  88:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Input Capture :  HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT()
  89:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT()
  90:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT
  91:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT()
  92:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****            (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM
  93:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
  94:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****      (#) The DMA Burst is managed with the two following functions:
  95:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****          HAL_TIM_DMABurst_WriteStart()
  96:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****          HAL_TIM_DMABurst_ReadStart()
  97:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
  98:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     *** Callback registration ***
  99:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   =============================================
 100:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 101:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 102:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   The compilation define  USE_HAL_TIM_REGISTER_CALLBACKS when set to 1
 103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   allows the user to configure dynamically the driver callbacks.
 104:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 105:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 106:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   Use Function @ref HAL_TIM_RegisterCallback() to register a callback.
 107:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   @ref HAL_TIM_RegisterCallback() takes as parameters the HAL peripheral handle,
 108:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   the Callback ID and a pointer to the user callback function.
 109:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 111:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   Use function @ref HAL_TIM_UnRegisterCallback() to reset a callback to the default
 112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   weak function.
 113:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   @ref HAL_TIM_UnRegisterCallback takes as parameters the HAL peripheral handle,
 114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   and the Callback ID.
 115:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 117:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   These functions allow to register/unregister following callbacks:
 118:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Base_MspInitCallback              : TIM Base Msp Init Callback.
 119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Base_MspDeInitCallback            : TIM Base Msp DeInit Callback.
 120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) IC_MspInitCallback                : TIM IC Msp Init Callback.
 121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) IC_MspDeInitCallback              : TIM IC Msp DeInit Callback.
 122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) OC_MspInitCallback                : TIM OC Msp Init Callback.
 123:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) OC_MspDeInitCallback              : TIM OC Msp DeInit Callback.
 124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) PWM_MspInitCallback               : TIM PWM Msp Init Callback.
 125:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) PWM_MspDeInitCallback             : TIM PWM Msp DeInit Callback.
 126:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) OnePulse_MspInitCallback          : TIM One Pulse Msp Init Callback.
 127:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) OnePulse_MspDeInitCallback        : TIM One Pulse Msp DeInit Callback.
 128:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Encoder_MspInitCallback           : TIM Encoder Msp Init Callback.
 129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Encoder_MspDeInitCallback         : TIM Encoder Msp DeInit Callback.
 130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) HallSensor_MspInitCallback        : TIM Hall Sensor Msp Init Callback.
 131:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) HallSensor_MspDeInitCallback      : TIM Hall Sensor Msp DeInit Callback.
 132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) PeriodElapsedCallback             : TIM Period Elapsed Callback.
 133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) PeriodElapsedHalfCpltCallback     : TIM Period Elapsed half complete Callback.
 134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) TriggerCallback                   : TIM Trigger Callback.
 135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) TriggerHalfCpltCallback           : TIM Trigger half complete Callback.
 136:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) IC_CaptureCallback                : TIM Input Capture Callback.
 137:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) IC_CaptureHalfCpltCallback        : TIM Input Capture half complete Callback.
 138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) OC_DelayElapsedCallback           : TIM Output Compare Delay Elapsed Callback.
 139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) PWM_PulseFinishedCallback         : TIM PWM Pulse Finished Callback.
 140:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) PWM_PulseFinishedHalfCpltCallback : TIM PWM Pulse Finished half complete Callback.
 141:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) ErrorCallback                     : TIM Error Callback.
 142:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) CommutationCallback               : TIM Commutation Callback.
 143:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) CommutationHalfCpltCallback       : TIM Commutation half complete Callback.
 144:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) BreakCallback                     : TIM Break Callback.
 145:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Break2Callback                    : TIM Break2 Callback.
 146:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) EncoderIndexCallback              : TIM Encoder Index Callback.
 147:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) DirectionChangeCallback           : TIM Direction Change Callback
 148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) IndexErrorCallback                : TIM Index Error Callback.
 149:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) TransitionErrorCallback           : TIM Transition Error Callback
 150:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 151:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 152:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** By default, after the Init and when the state is HAL_TIM_STATE_RESET
 153:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** all interrupt callbacks are set to the corresponding weak functions:
 154:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   examples @ref HAL_TIM_TriggerCallback(), @ref HAL_TIM_ErrorCallback().
 155:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 156:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 157:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   Exception done for MspInit and MspDeInit functions that are reset to the legacy weak
 158:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   functionalities in the Init / DeInit only when these callbacks are null
 159:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init / DeInit
 160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     keep and use the user MspInit / MspDeInit callbacks(registered beforehand)
 161:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 162:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 163:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     Callbacks can be registered / unregistered in HAL_TIM_STATE_READY state only.
 164:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     Exception done MspInit / MspDeInit that can be registered / unregistered
 165:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     in HAL_TIM_STATE_READY or HAL_TIM_STATE_RESET state,
 166:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     thus registered(user) MspInit / DeInit callbacks can be used during the Init / DeInit.
 167:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   In that case first register the MspInit/MspDeInit user callbacks
 168:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       using @ref HAL_TIM_RegisterCallback() before calling DeInit or Init function.
 169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 170:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 171:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       When The compilation define USE_HAL_TIM_REGISTER_CALLBACKS is set to 0 or
 172:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       not defined, the callback registration feature is not available and all callbacks
 173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       are set to the corresponding weak functions.
 174:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 175:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   @endverbatim
 176:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ******************************************************************************
 177:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @attention
 178:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
 179:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
 180:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * All rights reserved.</center></h2>
 181:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
 182:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
 183:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * the "License"; You may not use this file except in compliance with the
 184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * License. You may obtain a copy of the License at:
 185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
 186:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
 187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ******************************************************************************
 188:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 189:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 190:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /* Includes ------------------------------------------------------------------*/
 191:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #include "stm32g4xx_hal.h"
 192:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 193:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @addtogroup STM32G4xx_HAL_Driver
 194:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
 195:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 196:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 197:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM TIM
 198:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief TIM HAL module driver
 199:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
 200:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 201:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 202:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #ifdef HAL_TIM_MODULE_ENABLED
 203:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 204:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /* Private typedef -----------------------------------------------------------*/
 205:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /* Private define ------------------------------------------------------------*/
 206:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #define TIMx_AF2_OCRSEL TIM1_AF2_OCRSEL
 207:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 208:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /* Private macro -------------------------------------------------------------*/
 209:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /* Private variables ---------------------------------------------------------*/
 210:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /* Private function prototypes -----------------------------------------------*/
 211:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @addtogroup TIM_Private_Functions
 212:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
 213:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 214:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 215:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 216:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 217:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 218:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 219:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
 220:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
 221:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter);
 222:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
 223:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
 224:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter);
 225:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
 226:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter);
 227:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource);
 228:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma);
 229:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma);
 230:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma);
 231:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma);
 232:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
 233:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                                   TIM_SlaveConfigTypeDef *sSlaveConfig);
 234:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 235:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
 236:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 237:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /* Exported functions --------------------------------------------------------*/
 238:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 239:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions TIM Exported Functions
 240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
 241:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 242:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 243:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group1 TIM Time Base functions
 244:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief    Time Base functions
 245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
 246:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
 247:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
 248:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****               ##### Time Base functions #####
 249:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
 250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 251:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     This section provides functions allowing to:
 252:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Initialize and configure the TIM base.
 253:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) De-initialize the TIM base.
 254:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the Time Base.
 255:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the Time Base.
 256:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the Time Base and enable interrupt.
 257:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the Time Base and disable interrupt.
 258:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the Time Base and enable DMA transfer.
 259:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the Time Base and disable DMA transfer.
 260:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 261:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
 262:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
 263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 264:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 265:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Time base Unit according to the specified
 266:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
 267:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
 268:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
 269:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
 270:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
 271:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 272:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 273:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 274:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
 275:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 276:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 277:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim == NULL)
 278:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 279:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
 280:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 281:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 282:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 283:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 284:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 286:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 287:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 288:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
 289:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 290:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
 291:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
 292:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 293:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 294:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy weak callbacks */
 295:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_ResetCallback(htim);
 296:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 297:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (htim->Base_MspInitCallback == NULL)
 298:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 299:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 300:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 301:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
 302:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Base_MspInitCallback(htim);
 303:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
 304:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
 305:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     HAL_TIM_Base_MspInit(htim);
 306:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 307:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 308:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 309:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TIM state */
 310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 311:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 312:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Time Base configuration */
 313:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
 314:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 315:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Initialize the TIM state*/
 316:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 317:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 318:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 319:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 320:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 321:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 322:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes the TIM Base peripheral
 323:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 324:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 326:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
 327:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 328:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 329:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 330:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 331:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 332:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 333:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
 334:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 335:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 336:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 337:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->Base_MspDeInitCallback == NULL)
 338:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 339:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit;
 340:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 341:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware */
 342:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Base_MspDeInitCallback(htim);
 343:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
 344:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
 345:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_Base_MspDeInit(htim);
 346:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 347:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 348:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change TIM state */
 349:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
 350:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Release Lock */
 352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 353:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 354:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 355:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 356:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 357:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 358:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Base MSP.
 359:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
 361:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 362:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
 363:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 365:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
 366:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 367:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 368:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_Base_MspInit could be implemented in the user file
 369:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
 370:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 371:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 372:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 373:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes TIM Base MSP.
 374:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 375:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
 376:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 377:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
 378:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 379:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 380:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
 381:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 382:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 383:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_Base_MspDeInit could be implemented in the user file
 384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
 385:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 386:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 387:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 388:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 389:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Base generation.
 390:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 391:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 392:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 393:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
 394:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 395:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 396:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 398:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 399:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 400:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TIM state */
 401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 402:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 403:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 406:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 408:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 409:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 410:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the TIM state*/
 411:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 412:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 413:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 414:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 415:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 416:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 417:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 418:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Base generation.
 419:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 420:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 421:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 422:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
 423:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 424:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 425:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 426:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 427:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TIM state */
 428:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 429:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 430:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
 431:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 432:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 433:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the TIM state*/
 434:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 435:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 436:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 437:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 438:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 439:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 440:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 441:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Base generation in interrupt mode.
 442:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 443:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 444:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 445:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
 446:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 447:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 448:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 449:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 450:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 451:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 452:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM Update interrupt */
 453:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 454:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 455:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 456:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 457:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 458:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 459:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 460:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 461:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 462:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 463:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 464:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 465:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 466:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 467:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Base generation in interrupt mode.
 468:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 470:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 471:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
 472:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 473:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 474:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 475:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Update interrupt */
 476:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 477:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 478:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
 479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 480:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 481:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 483:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 484:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 485:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 486:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Base generation in DMA mode.
 487:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 488:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  pData The source Buffer address.
 489:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from memory to peripheral.
 490:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 491:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 492:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
 493:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 494:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 495:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 496:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 497:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
 498:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_BUSY)
 500:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 501:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_BUSY;
 502:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 503:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_READY)
 504:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 505:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if ((pData == NULL) && (Length > 0U))
 506:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 507:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       return HAL_ERROR;
 508:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 509:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     else
 510:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 511:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 512:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 513:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 514:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
 515:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 516:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
 517:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 518:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 519:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the DMA Period elapsed callbacks */
 520:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 521:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 522:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 523:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the DMA error callback */
 524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 525:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 526:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the DMA channel */
 527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->A
 528:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 529:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
 530:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 531:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 532:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM Update DMA request */
 533:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 534:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 535:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 536:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 537:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 538:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 540:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 541:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 542:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 543:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 544:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 545:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 546:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 547:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Base generation in DMA mode.
 548:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
 549:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 550:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 551:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
 552:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 553:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 554:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
 555:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 556:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Update DMA request */
 557:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 558:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 559:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 560:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 561:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
 562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 563:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 564:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the htim state */
 565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 566:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 567:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 568:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 569:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 570:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 571:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 572:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
 573:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 574:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 575:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group2 TIM Output Compare functions
 576:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief    TIM Output Compare functions
 577:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
 578:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
 579:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
 580:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                   ##### TIM Output Compare functions #####
 581:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
 582:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
 583:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     This section provides functions allowing to:
 584:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Initialize and configure the TIM Output Compare.
 585:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) De-initialize the TIM Output Compare.
 586:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM Output Compare.
 587:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM Output Compare.
 588:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM Output Compare and enable interrupt.
 589:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM Output Compare and disable interrupt.
 590:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM Output Compare and enable DMA transfer.
 591:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM Output Compare and disable DMA transfer.
 592:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 593:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
 594:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
 595:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 596:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 597:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Output Compare according to the specified
 598:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
 599:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
 600:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
 601:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
 602:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
 603:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 604:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 605:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 606:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
 607:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 608:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 609:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim == NULL)
 610:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 611:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
 612:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 613:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 614:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 615:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 616:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 617:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 618:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 619:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
 621:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 622:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
 623:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
 624:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 625:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 626:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy weak callbacks */
 627:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_ResetCallback(htim);
 628:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 629:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (htim->OC_MspInitCallback == NULL)
 630:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 631:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 632:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 633:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
 634:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->OC_MspInitCallback(htim);
 635:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
 636:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
 637:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     HAL_TIM_OC_MspInit(htim);
 638:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 639:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 640:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 641:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TIM state */
 642:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 643:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 644:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Init the base time for the Output Compare */
 645:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 646:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 647:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Initialize the TIM state*/
 648:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 649:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 650:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 651:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 652:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 653:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 654:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes the TIM peripheral
 655:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 656:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 657:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 658:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
 659:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 660:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 661:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 662:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 663:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 664:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 665:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
 666:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 667:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 668:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 669:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->OC_MspDeInitCallback == NULL)
 670:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 671:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit;
 672:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 673:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware */
 674:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->OC_MspDeInitCallback(htim);
 675:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
 676:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
 677:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_OC_MspDeInit(htim);
 678:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 679:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change TIM state */
 681:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
 682:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 683:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Release Lock */
 684:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 685:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 687:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 688:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 689:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 690:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Output Compare MSP.
 691:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 692:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
 693:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 694:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 695:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 696:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 697:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
 698:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 699:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_OC_MspInit could be implemented in the user file
 701:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
 702:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 703:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 704:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes TIM Output Compare MSP.
 706:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 707:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
 708:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 709:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
 710:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 711:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
 713:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 714:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 715:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_OC_MspDeInit could be implemented in the user file
 716:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
 717:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 718:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 719:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 720:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Output Compare signal generation.
 721:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 722:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channel to be enabled
 723:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 724:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 725:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 726:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 727:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 728:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
 729:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
 730:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 731:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 732:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 733:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 734:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 735:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 737:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 738:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 739:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Output compare channel */
 740:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 741:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 743:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 744:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Enable the main output */
 745:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 747:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 748:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 749:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 751:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 752:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 753:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 754:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 755:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 756:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 757:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 758:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 759:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 760:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Output Compare signal generation.
 761:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 762:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channel to be disabled
 763:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 765:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 766:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 767:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 768:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
 769:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
 770:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 771:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 772:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 773:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 774:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 775:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 776:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 777:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Output compare channel */
 778:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 779:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 782:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the Main Output */
 783:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 784:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 785:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 786:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
 787:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 788:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 789:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 790:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 791:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 792:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 793:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 794:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Output Compare signal generation in interrupt mode.
 795:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 796:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channel to be enabled
 797:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 798:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 799:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 800:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 801:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 802:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 803:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 804:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
 805:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 806:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 807:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 808:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 809:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 810:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 811:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
 812:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 813:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
 814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 815:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 interrupt */
 816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 817:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 818:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 819:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 820:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
 821:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 822:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 interrupt */
 823:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 824:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 825:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 826:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 827:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
 828:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 829:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 interrupt */
 830:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 831:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 832:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 833:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 834:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
 835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 836:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 interrupt */
 837:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 839:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 840:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 841:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
 842:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 843:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 844:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 845:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Output compare channel */
 846:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 847:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 849:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 850:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Enable the main output */
 851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 852:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 853:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 857:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 858:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 859:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 860:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 861:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 862:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 863:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 864:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 865:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 866:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Output Compare signal generation in interrupt mode.
 867:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 868:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channel to be disabled
 869:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 870:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 871:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 872:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 873:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 874:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 875:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 876:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
 877:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 878:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 879:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 880:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
 882:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 883:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
 884:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 885:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 interrupt */
 886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 887:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 888:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 889:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
 891:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 892:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 interrupt */
 893:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 895:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 896:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
 898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 899:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 interrupt */
 900:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 901:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 902:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 903:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 904:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
 905:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 906:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
 907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 908:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 909:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 910:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 911:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
 912:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 913:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 914:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 915:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Output compare channel */
 916:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 917:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 919:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 920:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the Main Output */
 921:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 922:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 923:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 924:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
 925:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 926:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 927:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
 928:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
 929:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 930:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 931:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 932:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Output Compare signal generation in DMA mode.
 933:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channel to be enabled
 935:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 936:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 937:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 939:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 940:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  pData The source Buffer address.
 941:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from memory to TIM peripheral
 942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
 943:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
 944:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, 
 945:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 946:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 947:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 948:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 949:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 950:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_BUSY)
 952:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 953:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_BUSY;
 954:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_READY)
 956:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if ((pData == NULL) && (Length > 0U))
 958:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 959:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       return HAL_ERROR;
 960:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 961:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     else
 962:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 963:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 965:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 966:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
 967:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
 969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 970:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 971:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
 972:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
 974:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 975:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
 976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 978:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 979:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
 980:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 981:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 982:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
 983:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->
 984:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 985:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
 986:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 987:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 988:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 DMA request */
 989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 990:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 991:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 992:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
 994:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 995:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
 996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 997:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 998:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 999:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
1000:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
1001:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1002:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
1003:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->
1004:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
1005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
1006:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
1007:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1008:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 DMA request */
1009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
1010:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1011:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1012:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1015:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
1016:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
1017:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1018:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1019:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
1020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
1021:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1022:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
1023:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->
1024:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
1025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
1026:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
1027:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 DMA request */
1028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
1029:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1030:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1031:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1033:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
1035:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
1036:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1037:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1038:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
1039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
1040:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1041:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
1042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->
1043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
1044:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
1045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
1046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 DMA request */
1047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
1048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1049:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1050:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1051:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
1052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1053:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1054:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1055:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Output compare channel */
1056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1057:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1059:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1060:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Enable the main output */
1061:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
1062:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1063:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1064:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1067:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1068:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1070:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1071:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1072:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1073:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1074:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1075:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Output Compare signal generation in DMA mode.
1077:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
1078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channel to be disabled
1079:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1080:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1081:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1082:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1085:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1086:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
1087:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1088:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1089:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1090:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
1092:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1093:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1094:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 DMA request */
1096:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
1097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
1098:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1099:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1100:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1101:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1102:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 DMA request */
1104:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
1105:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
1106:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1107:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1108:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1109:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1111:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 DMA request */
1112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
1113:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
1114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1115:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1116:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1117:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1118:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
1121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
1122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1123:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1124:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1125:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
1126:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1127:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1128:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Output compare channel */
1130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1131:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the Main Output */
1135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
1136:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1137:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
1139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1140:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1141:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the htim state */
1142:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1143:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1144:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1145:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1146:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1147:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1149:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
1150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1151:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1152:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group3 TIM PWM functions
1153:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief    TIM PWM functions
1154:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
1155:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
1156:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
1157:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                           ##### TIM PWM functions #####
1158:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
1159:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
1160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     This section provides functions allowing to:
1161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Initialize and configure the TIM PWM.
1162:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) De-initialize the TIM PWM.
1163:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM PWM.
1164:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM PWM.
1165:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM PWM and enable interrupt.
1166:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM PWM and disable interrupt.
1167:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM PWM and enable DMA transfer.
1168:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM PWM and disable DMA transfer.
1169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1170:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
1171:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
1172:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1173:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM PWM Time Base according to the specified
1175:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
1176:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1177:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
1178:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
1179:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
1180:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1181:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1182:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1183:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
1184:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
1186:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim == NULL)
1187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1188:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
1189:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1190:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1191:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1192:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1193:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
1194:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
1195:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
1196:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1197:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
1198:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1199:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
1200:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
1201:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1202:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1203:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy weak callbacks */
1204:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_ResetCallback(htim);
1205:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1206:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (htim->PWM_MspInitCallback == NULL)
1207:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1208:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
1209:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1210:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
1211:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->PWM_MspInitCallback(htim);
1212:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
1213:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
1214:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     HAL_TIM_PWM_MspInit(htim);
1215:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1216:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1217:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1218:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TIM state */
1219:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
1220:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1221:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Init the base time for the PWM */
1222:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
1223:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1224:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Initialize the TIM state*/
1225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1226:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1227:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1228:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1229:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1230:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1231:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes the TIM peripheral
1232:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1233:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1234:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1235:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
1236:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1237:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1239:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
1241:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1242:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
1243:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1244:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1245:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1246:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->PWM_MspDeInitCallback == NULL)
1247:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1248:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit;
1249:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware */
1251:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->PWM_MspDeInitCallback(htim);
1252:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
1253:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
1254:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_PWM_MspDeInit(htim);
1255:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1256:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1257:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change TIM state */
1258:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
1259:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1260:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Release Lock */
1261:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
1262:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1264:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1265:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1266:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1267:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM PWM MSP.
1268:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1269:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
1270:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1271:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
1272:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1273:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
1274:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
1275:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1276:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1277:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_PWM_MspInit could be implemented in the user file
1278:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
1279:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1280:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1281:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1282:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes TIM PWM MSP.
1283:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1284:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
1285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1286:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
1287:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1288:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
1289:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
1290:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1291:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1292:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_PWM_MspDeInit could be implemented in the user file
1293:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
1294:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1295:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1296:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1297:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the PWM signal generation.
1298:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
1299:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
1300:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1301:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1302:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1303:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1304:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1305:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
1306:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
1307:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1308:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1309:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
1310:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1311:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
1312:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1313:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1314:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1315:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1316:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Capture compare channel */
1317:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1318:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1319:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1320:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1321:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Enable the main output */
1322:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
1323:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1324:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1326:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1327:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1328:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1329:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1330:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1331:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1332:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1333:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1334:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1335:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1336:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1337:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the PWM signal generation.
1338:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1339:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
1340:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1341:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1342:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1343:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1344:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1345:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
1346:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
1347:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1348:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1349:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
1350:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1353:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1354:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Capture compare channel */
1355:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1356:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1358:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1359:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the Main Output */
1360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
1361:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1362:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1363:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
1364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1365:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1366:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the htim state */
1367:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1368:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1369:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1370:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1371:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1372:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1373:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1374:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the PWM signal generation in interrupt mode.
1375:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1376:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channel to be enabled
1377:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1378:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1379:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1380:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1381:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1382:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1383:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1384:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1385:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1386:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
1387:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1388:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1389:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1390:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
1391:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1392:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1393:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1394:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 interrupt */
1395:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
1396:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1398:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1399:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1400:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 interrupt */
1402:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
1403:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1405:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1406:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1408:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 interrupt */
1409:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
1410:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1411:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1412:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1413:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1414:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1415:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 interrupt */
1416:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
1417:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1418:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1419:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1420:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
1421:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1422:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1423:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1424:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Capture compare channel */
1425:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1426:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1427:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1428:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1429:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Enable the main output */
1430:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
1431:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1432:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1433:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1434:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1435:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1436:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1437:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1438:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1439:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1440:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1441:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1442:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1443:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1444:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1445:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the PWM signal generation in interrupt mode.
1446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1447:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
1448:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1449:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1450:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1451:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1452:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1453:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1454:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1455:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1456:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1457:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1458:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1459:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1460:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
1461:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1462:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1463:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1464:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 interrupt */
1465:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
1466:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1467:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1468:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1470:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1471:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 interrupt */
1472:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
1473:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1474:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1475:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1476:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1477:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1478:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 interrupt */
1479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
1480:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1481:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1482:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1483:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1484:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1485:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1486:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
1487:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1488:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1489:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1490:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
1491:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1492:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1493:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1494:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Capture compare channel */
1495:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1496:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1497:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1498:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the Main Output */
1500:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
1501:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1502:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1503:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
1504:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1505:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1506:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1507:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1508:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1509:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1510:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1511:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM PWM signal generation in DMA mode.
1512:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1513:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
1514:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1515:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1516:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1517:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1518:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1519:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  pData The source Buffer address.
1520:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from memory to TIM peripheral
1521:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1522:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1523:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData,
1524:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1525:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
1526:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1528:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1529:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1530:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_BUSY)
1531:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1532:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_BUSY;
1533:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1534:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_READY)
1535:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1536:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if ((pData == NULL) && (Length > 0U))
1537:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1538:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       return HAL_ERROR;
1539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1540:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     else
1541:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1542:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
1543:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1544:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1545:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
1546:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1547:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
1548:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1549:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1550:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
1551:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1552:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1553:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1554:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
1555:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
1556:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1557:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1558:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
1559:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
1560:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1561:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
1562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->
1563:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
1564:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
1565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
1566:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1567:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 DMA request */
1568:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
1569:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1570:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1571:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1572:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1573:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1574:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
1575:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
1576:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1577:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1578:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
1579:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
1580:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1581:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
1582:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->
1583:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
1584:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
1585:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
1586:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 DMA request */
1587:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
1588:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1589:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1590:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1591:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1592:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1593:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
1594:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
1595:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1596:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1597:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
1598:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
1599:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1600:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
1601:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->
1602:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
1603:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
1604:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
1605:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Output Capture/Compare 3 request */
1606:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
1607:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1608:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1609:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1610:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1611:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1612:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
1613:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
1614:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1615:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1616:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
1617:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
1618:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1619:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
1620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->
1621:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
1622:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
1623:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
1624:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 DMA request */
1625:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
1626:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1627:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1628:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1629:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
1630:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1631:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1632:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1633:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Capture compare channel */
1634:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1635:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1636:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1637:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1638:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Enable the main output */
1639:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
1640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1641:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1642:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1643:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1644:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1645:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1646:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1647:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1648:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1649:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1650:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1651:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1652:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1653:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1654:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM PWM signal generation in DMA mode.
1655:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1656:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
1657:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1659:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1660:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1661:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1662:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1663:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1664:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
1665:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1666:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1667:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1668:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1669:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
1670:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1671:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1672:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1673:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 DMA request */
1674:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
1675:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
1676:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1677:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1678:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1679:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1681:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 DMA request */
1682:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
1683:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
1684:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1685:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1686:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1687:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1688:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1689:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 DMA request */
1690:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
1691:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
1692:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1693:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1694:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1695:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1696:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1697:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1698:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
1699:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
1700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1701:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1702:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1703:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
1704:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1706:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1707:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Capture compare channel */
1708:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1709:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1710:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1711:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the Main Output */
1713:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
1714:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1715:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1716:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
1717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1718:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1719:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the htim state */
1720:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1721:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1722:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1723:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1724:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1725:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1726:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1727:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
1728:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1729:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1730:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group4 TIM Input Capture functions
1731:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief    TIM Input Capture functions
1732:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
1733:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
1734:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
1735:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****               ##### TIM Input Capture functions #####
1736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
1737:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****  [..]
1738:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    This section provides functions allowing to:
1739:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) Initialize and configure the TIM Input Capture.
1740:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) De-initialize the TIM Input Capture.
1741:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) Start the TIM Input Capture.
1742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) Stop the TIM Input Capture.
1743:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) Start the TIM Input Capture and enable interrupt.
1744:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) Stop the TIM Input Capture and disable interrupt.
1745:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) Start the TIM Input Capture and enable DMA transfer.
1746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) Stop the TIM Input Capture and disable DMA transfer.
1747:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1748:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
1749:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
1750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1751:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1752:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Input Capture Time base according to the specified
1753:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
1754:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1755:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
1756:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
1757:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
1758:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1759:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1760:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1761:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
1762:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1763:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
1764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim == NULL)
1765:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1766:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
1767:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1768:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1769:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1770:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1771:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
1772:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
1773:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
1774:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1775:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
1776:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1777:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
1778:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
1779:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1780:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy weak callbacks */
1782:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_ResetCallback(htim);
1783:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1784:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (htim->IC_MspInitCallback == NULL)
1785:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1786:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
1787:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1788:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
1789:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->IC_MspInitCallback(htim);
1790:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
1791:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
1792:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     HAL_TIM_IC_MspInit(htim);
1793:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1794:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1795:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1796:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TIM state */
1797:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
1798:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1799:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Init the base time for the input capture */
1800:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
1801:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1802:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Initialize the TIM state*/
1803:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1804:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1805:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1806:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1807:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1808:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1809:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes the TIM peripheral
1810:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1811:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1812:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1813:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
1814:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1815:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1817:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1818:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
1819:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1820:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
1821:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1822:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1823:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1824:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->IC_MspDeInitCallback == NULL)
1825:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1826:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit;
1827:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1828:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware */
1829:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->IC_MspDeInitCallback(htim);
1830:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
1831:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
1832:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_IC_MspDeInit(htim);
1833:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1834:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change TIM state */
1836:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
1837:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Release Lock */
1839:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
1840:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1841:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1842:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1843:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1844:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1845:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Input Capture MSP.
1846:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1847:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
1848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1849:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
1850:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
1852:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
1853:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_IC_MspInit could be implemented in the user file
1856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
1857:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1858:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1859:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1860:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes TIM Input Capture MSP.
1861:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
1862:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
1863:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1864:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
1865:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1866:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
1867:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
1868:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1869:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1870:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_IC_MspDeInit could be implemented in the user file
1871:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
1872:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1873:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1874:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1875:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Input Capture measurement.
1876:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1877:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
1878:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1879:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1880:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1882:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1883:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1884:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1885:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
1886:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1887:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
1888:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1889:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1892:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Input Capture channel */
1893:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1894:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1895:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1899:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1900:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1901:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1902:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1903:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1904:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1905:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1906:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Input Capture measurement.
1908:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1909:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
1910:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1911:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1912:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1913:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1914:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1915:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1916:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1917:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
1918:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1919:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1920:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1921:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1922:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Input Capture channel */
1923:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1924:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1925:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
1926:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1927:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1928:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1930:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1931:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1932:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1933:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Input Capture measurement in interrupt mode.
1934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1935:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
1936:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1937:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1939:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1940:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1941:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
1942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
1943:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1944:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
1945:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
1946:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1947:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
1948:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1949:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1950:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
1951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1952:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1953:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1954:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 interrupt */
1955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
1956:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1958:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1959:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1960:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1961:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 interrupt */
1962:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
1963:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1965:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1966:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1967:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 interrupt */
1969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
1970:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1971:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1972:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1974:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
1975:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 interrupt */
1976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
1977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1978:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
1979:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1980:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
1981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
1982:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1983:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Input Capture channel */
1984:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1985:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1986:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1987:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1988:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
1990:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1991:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
1992:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
1994:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
1995:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
1996:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
1997:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
1998:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Input Capture measurement in interrupt mode.
1999:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
2000:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
2001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2002:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2003:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2004:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
2005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
2006:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2007:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2008:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
2009:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2010:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2011:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2012:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
2014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2015:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2016:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2017:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 interrupt */
2018:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
2019:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2021:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2022:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2023:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2024:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 interrupt */
2025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
2026:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2027:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2028:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2029:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
2030:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2031:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 interrupt */
2032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
2033:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2035:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2036:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
2037:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2038:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
2039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
2040:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2041:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2042:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
2044:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2046:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Input Capture channel */
2048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
2049:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2050:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
2051:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2052:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2053:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2054:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2055:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2056:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2057:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Input Capture measurement in DMA mode.
2059:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
2060:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
2061:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2062:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2063:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2064:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
2065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
2066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  pData The destination Buffer address.
2067:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from TIM peripheral to memory.
2068:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2070:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, 
2071:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2072:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
2073:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2074:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2075:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2077:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_BUSY)
2079:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2080:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_BUSY;
2081:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2082:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_READY)
2083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if ((pData == NULL) && (Length > 0U))
2085:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       return HAL_ERROR;
2087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2088:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     else
2089:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2090:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
2091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2092:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2093:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
2094:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
2096:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2097:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2098:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
2099:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2100:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2101:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2102:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
2103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
2104:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
2105:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2106:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
2107:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
2108:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2109:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
2110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)p
2111:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
2112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
2113:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
2114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 DMA request */
2115:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
2116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2117:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
2122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
2123:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
2124:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2125:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
2126:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
2127:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2128:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
2129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)p
2130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
2131:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
2132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
2133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2  DMA request */
2134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
2135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2136:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2137:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
2139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2140:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
2141:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
2142:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
2143:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2144:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
2145:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
2146:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2147:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
2148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)p
2149:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
2150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
2151:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
2152:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3  DMA request */
2153:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
2154:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2155:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2156:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2157:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
2158:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2159:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
2160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
2161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
2162:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2163:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
2164:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
2165:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2166:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
2167:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)p
2168:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
2169:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
2170:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
2171:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4  DMA request */
2172:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
2173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2176:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
2177:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2178:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2179:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2180:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Input Capture channel */
2181:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
2182:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2183:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
2184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
2185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
2186:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
2188:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2189:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2190:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2191:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2192:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2193:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2194:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2195:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Input Capture measurement in DMA mode.
2196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
2197:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
2198:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2199:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2200:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2201:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
2202:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
2203:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2204:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2205:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
2206:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2207:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2208:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2209:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2210:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2211:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
2212:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2213:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2214:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 DMA request */
2216:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
2217:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
2218:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2219:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2220:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2221:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2222:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2223:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 DMA request */
2224:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
2225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
2226:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2227:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2228:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2229:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
2230:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2231:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3  DMA request */
2232:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
2233:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
2234:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2235:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2236:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2237:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
2238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2239:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4  DMA request */
2240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
2241:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
2242:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2243:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2244:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
2246:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2247:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2248:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2249:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Input Capture channel */
2250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
2251:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2252:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
2253:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2254:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2255:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the htim state */
2256:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
2257:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2258:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2259:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2260:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2261:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2262:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
2263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2264:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2265:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group5 TIM One Pulse functions
2266:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief    TIM One Pulse functions
2267:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
2268:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
2269:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
2270:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         ##### TIM One Pulse functions #####
2271:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
2272:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
2273:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     This section provides functions allowing to:
2274:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Initialize and configure the TIM One Pulse.
2275:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) De-initialize the TIM One Pulse.
2276:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM One Pulse.
2277:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM One Pulse.
2278:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM One Pulse and enable interrupt.
2279:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM One Pulse and disable interrupt.
2280:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM One Pulse and enable DMA transfer.
2281:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM One Pulse and disable DMA transfer.
2282:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2283:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
2284:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
2285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2286:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2287:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM One Pulse Time Base according to the specified
2288:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
2289:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
2290:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
2291:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
2292:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_OnePulse_DeInit() before HAL_TIM_OnePulse_Init()
2293:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2294:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OnePulseMode Select the One pulse mode.
2295:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         This parameter can be one of the following values:
2296:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
2297:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
2298:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2299:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2300:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
2301:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2302:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
2303:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim == NULL)
2304:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2305:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
2306:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2307:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2308:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2309:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
2310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
2311:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
2312:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OPM_MODE(OnePulseMode));
2313:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
2314:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2315:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
2316:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2317:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
2318:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
2319:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2320:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2321:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy weak callbacks */
2322:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_ResetCallback(htim);
2323:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2324:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (htim->OnePulse_MspInitCallback == NULL)
2325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2326:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
2327:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2328:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
2329:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->OnePulse_MspInitCallback(htim);
2330:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
2331:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
2332:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     HAL_TIM_OnePulse_MspInit(htim);
2333:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2334:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2335:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2336:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TIM state */
2337:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
2338:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2339:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Configure the Time base in the One Pulse Mode */
2340:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
2341:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2342:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the OPM Bit */
2343:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->CR1 &= ~TIM_CR1_OPM;
2344:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2345:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Configure the OPM Mode */
2346:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->CR1 |= OnePulseMode;
2347:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2348:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Initialize the TIM state*/
2349:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
2350:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2352:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2353:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2354:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2355:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes the TIM One Pulse
2356:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2358:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2359:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
2360:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2361:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2362:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
2363:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
2365:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2366:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
2367:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2368:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2369:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2370:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->OnePulse_MspDeInitCallback == NULL)
2371:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2372:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit;
2373:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2374:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware */
2375:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->OnePulse_MspDeInitCallback(htim);
2376:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
2377:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
2378:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_OnePulse_MspDeInit(htim);
2379:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2380:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2381:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change TIM state */
2382:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
2383:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Release Lock */
2385:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
2386:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2387:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2388:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2389:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2390:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2391:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM One Pulse MSP.
2392:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2393:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
2394:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2395:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
2396:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2398:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
2399:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2400:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_OnePulse_MspInit could be implemented in the user file
2402:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
2403:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2404:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2405:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2406:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes TIM One Pulse MSP.
2407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2408:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
2409:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2410:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
2411:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2412:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2413:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
2414:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2415:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2416:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
2417:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
2418:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2419:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2420:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2421:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM One Pulse signal generation.
2422:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2423:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OutputChannel TIM Channels to be enabled
2424:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2425:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2426:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2427:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2428:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2429:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2430:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2431:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2432:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(OutputChannel);
2433:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2434:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Capture compare and the Input Capture channels
2435:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2
2436:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2437:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2438:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
2439:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2440:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     No need to enable the counter, it's enabled automatically by hardware
2441:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (the counter starts in response to a stimulus and generate a pulse */
2442:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2443:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2444:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2445:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2447:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2448:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Enable the main output */
2449:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
2450:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2451:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2452:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2453:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2454:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2455:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2456:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2457:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM One Pulse signal generation.
2458:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2459:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OutputChannel TIM Channels to be disable
2460:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2461:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2462:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2463:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2464:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2465:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2466:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2467:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2468:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(OutputChannel);
2469:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2470:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Capture compare and the Input Capture channels
2471:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2472:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2473:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2474:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
2475:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2476:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2477:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2478:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2480:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2481:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the Main Output */
2482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
2483:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2484:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2485:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
2486:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2487:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2488:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2489:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2490:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2491:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2492:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM One Pulse signal generation in interrupt mode.
2494:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2495:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OutputChannel TIM Channels to be enabled
2496:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2497:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2498:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2500:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2501:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2502:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2503:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2504:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(OutputChannel);
2505:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2506:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Capture compare and the Input Capture channels
2507:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2
2508:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2509:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2510:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
2511:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2512:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     No need to enable the counter, it's enabled automatically by hardware
2513:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (the counter starts in response to a stimulus and generate a pulse */
2514:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2515:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM Capture/Compare 1 interrupt */
2516:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
2517:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2518:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM Capture/Compare 2 interrupt */
2519:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
2520:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2521:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2522:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2523:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2525:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2526:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Enable the main output */
2527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
2528:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2529:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2530:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2531:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2532:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2533:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2534:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2535:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM One Pulse signal generation in interrupt mode.
2536:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2537:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OutputChannel TIM Channels to be enabled
2538:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2540:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2541:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2542:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2543:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2544:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2545:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2546:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(OutputChannel);
2547:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2548:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Capture/Compare 1 interrupt */
2549:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
2550:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2551:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Capture/Compare 2 interrupt */
2552:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
2553:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2554:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Capture compare and the Input Capture channels
2555:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2556:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2557:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2558:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
2559:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2560:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2561:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2563:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2564:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the Main Output */
2565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
2566:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2567:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2568:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
2569:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2570:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2571:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2572:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2573:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2574:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2575:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2576:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
2577:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2578:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2579:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group6 TIM Encoder functions
2580:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief    TIM Encoder functions
2581:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
2582:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
2583:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
2584:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                           ##### TIM Encoder functions #####
2585:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
2586:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
2587:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     This section provides functions allowing to:
2588:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Initialize and configure the TIM Encoder.
2589:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) De-initialize the TIM Encoder.
2590:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM Encoder.
2591:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM Encoder.
2592:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM Encoder and enable interrupt.
2593:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM Encoder and disable interrupt.
2594:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Start the TIM Encoder and enable DMA transfer.
2595:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (+) Stop the TIM Encoder and disable DMA transfer.
2596:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2597:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
2598:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
2599:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2600:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2601:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Encoder Interface and initialize the associated handle.
2602:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
2603:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
2604:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
2605:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_Encoder_DeInit() before HAL_TIM_Encoder_Init()
2606:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   Encoder mode and External clock mode 2 are not compatible and must not be selected toge
2607:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         Ex: A call for @ref HAL_TIM_Encoder_Init will erase the settings of @ref HAL_TIM_Config
2608:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         using TIM_CLOCKSOURCE_ETRMODE2 and vice versa
2609:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2610:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sConfig TIM Encoder Interface configuration structure
2611:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2612:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2613:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
2614:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2615:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
2616:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
2617:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
2618:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2619:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
2620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim == NULL)
2621:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2622:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
2623:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2624:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2625:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2626:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
2627:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
2628:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
2629:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2630:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
2631:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
2632:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
2633:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
2634:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->IC2Polarity));
2635:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
2636:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
2637:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
2638:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
2639:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
2641:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2642:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
2643:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
2644:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2645:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2646:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy weak callbacks */
2647:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_ResetCallback(htim);
2648:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2649:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (htim->Encoder_MspInitCallback == NULL)
2650:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2651:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
2652:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
2654:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Encoder_MspInitCallback(htim);
2655:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
2656:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
2657:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     HAL_TIM_Encoder_MspInit(htim);
2658:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2659:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2660:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2661:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TIM state */
2662:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
2663:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2664:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the SMS and ECE bits */
2665:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
2666:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2667:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Configure the Time base in the Encoder Mode */
2668:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
2669:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2670:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx SMCR register value */
2671:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR;
2672:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2673:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
2674:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = htim->Instance->CCMR1;
2675:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2676:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
2677:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = htim->Instance->CCER;
2678:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2679:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the encoder Mode */
2680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr |= sConfig->EncoderMode;
2681:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2682:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
2683:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
2684:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
2685:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
2687:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
2688:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
2689:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
2690:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
2691:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2692:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TI1 and the TI2 Polarities */
2693:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
2694:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
2695:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
2696:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2697:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
2698:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
2699:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR1 */
2701:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->CCMR1 = tmpccmr1;
2702:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2703:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCER */
2704:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->CCER = tmpccer;
2705:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2706:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Initialize the TIM state*/
2707:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
2708:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2709:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2710:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2711:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2712:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2713:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2714:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes the TIM Encoder interface
2715:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2716:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2718:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
2719:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2720:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2721:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
2722:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2723:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
2724:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2725:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
2726:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2727:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2728:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2729:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->Encoder_MspDeInitCallback == NULL)
2730:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2731:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit;
2732:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2733:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware */
2734:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Encoder_MspDeInitCallback(htim);
2735:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
2736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
2737:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_Encoder_MspDeInit(htim);
2738:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2739:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2740:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change TIM state */
2741:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
2742:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2743:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Release Lock */
2744:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
2745:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2747:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2748:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2749:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Encoder Interface MSP.
2751:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2752:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
2753:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2754:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
2755:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2756:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2757:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
2758:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2759:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2760:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_Encoder_MspInit could be implemented in the user file
2761:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
2762:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2763:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2764:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2765:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  DeInitializes TIM Encoder Interface MSP.
2766:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2767:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
2768:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2769:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
2770:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2771:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2772:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
2773:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2774:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2775:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
2776:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
2777:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2778:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2779:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Encoder Interface.
2781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2782:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
2783:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2784:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2785:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2786:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2787:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2788:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2789:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
2790:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2791:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2792:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2793:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2794:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the encoder interface channels */
2795:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
2796:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2797:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2798:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2799:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2800:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2801:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2802:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2803:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2804:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2805:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2806:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2807:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2808:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2809:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default :
2810:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2811:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2812:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2813:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2815:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral */
2817:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
2818:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2819:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2820:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2822:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2823:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2824:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Encoder Interface.
2825:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2826:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
2827:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2828:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2829:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2830:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2831:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2832:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2833:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
2834:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2836:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2837:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Input Capture channels 1 and 2
2839:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_C
2840:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
2841:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2842:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2843:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2845:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2846:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2847:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2849:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2850:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2852:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2853:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default :
2855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2857:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2858:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2859:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2860:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2861:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2862:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
2863:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2864:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2865:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2866:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2867:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2868:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2869:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2870:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Encoder Interface in interrupt mode.
2871:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2872:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
2873:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2874:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2875:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2876:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2877:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2878:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2879:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
2880:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2882:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2883:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2884:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the encoder interface channels */
2885:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the capture compare Interrupts 1 and/or 2 */
2886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
2887:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2888:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2889:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2891:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
2892:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2893:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2894:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2895:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
2899:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2900:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2901:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2902:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default :
2903:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2904:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2905:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2906:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
2907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
2908:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
2909:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2910:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2911:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2912:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the Peripheral */
2913:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
2914:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2915:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2916:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2917:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2918:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2919:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2920:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Encoder Interface in interrupt mode.
2921:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2922:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
2923:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2924:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2925:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2926:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2927:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2928:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2929:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
2930:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2931:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2932:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2933:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Input Capture channels 1 and 2
2935:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_C
2936:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (Channel == TIM_CHANNEL_1)
2937:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2940:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the capture compare Interrupts 1 */
2941:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
2942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2943:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_2)
2944:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2945:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2946:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2947:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the capture compare Interrupts 2 */
2948:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
2949:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2950:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
2951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2952:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2953:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2954:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the capture compare Interrupts 1 and 2 */
2956:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
2957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
2958:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2959:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2960:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
2961:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2962:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2963:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the htim state */
2964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
2965:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2966:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
2967:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
2968:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
2969:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2970:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
2971:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Starts the TIM Encoder Interface in DMA mode.
2972:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
2974:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2975:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2978:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  pData1 The destination Buffer address for IC1.
2979:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  pData2 The destination Buffer address for IC2.
2980:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from TIM peripheral to memory.
2981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
2982:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
2983:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pD
2984:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                             uint32_t *pData2, uint16_t Length)
2985:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
2986:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
2987:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2988:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
2989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_BUSY)
2990:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2991:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_BUSY;
2992:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
2993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_READY)
2994:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
2995:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U))
2996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
2997:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       return HAL_ERROR;
2998:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
2999:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     else
3000:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
3002:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3003:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3004:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
3005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3006:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
3007:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3008:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
3010:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3011:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
3012:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
3014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
3015:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
3016:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3017:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
3018:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
3019:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
3021:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)p
3022:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3023:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
3024:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Input Capture DMA request */
3026:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
3027:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the Peripheral */
3029:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE(htim);
3030:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3031:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the Capture compare channel */
3032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
3033:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3035:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3036:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
3037:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3038:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
3039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
3040:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
3041:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
3043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
3044:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
3045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)p
3046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
3048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3049:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
3050:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
3051:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the Peripheral */
3053:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE(htim);
3054:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3055:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the Capture compare channel */
3056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
3057:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3059:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3060:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_ALL:
3061:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3062:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
3063:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
3064:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
3065:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
3067:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
3068:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
3070:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)p
3071:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3072:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
3073:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3074:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3075:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
3076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
3077:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
3078:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3079:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
3080:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
3081:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3082:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
3083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)p
3084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3085:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
3086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the Peripheral */
3088:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE(htim);
3089:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3090:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the Capture compare channel */
3091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
3092:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
3093:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3094:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
3095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
3096:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
3097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
3098:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3099:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3100:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3101:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
3102:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3104:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
3105:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
3106:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
3107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3108:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3109:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM Encoder Interface in DMA mode.
3110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
3111:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
3112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3113:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3115:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
3116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
3117:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
3119:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
3120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
3121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
3122:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3123:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Input Capture channels 1 and 2
3124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_C
3125:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (Channel == TIM_CHANNEL_1)
3126:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3127:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3128:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the capture compare DMA Request 1 */
3130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
3131:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
3132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_2)
3134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3136:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3137:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the capture compare DMA Request 2 */
3138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
3139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
3140:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3141:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
3142:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3143:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3144:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3145:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3146:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the capture compare DMA Request 1 and 2 */
3147:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
3148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
3149:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
3150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
3151:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3152:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3153:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Peripheral */
3154:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
3155:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3156:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the htim state */
3157:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
3158:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3159:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
3160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
3161:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
3162:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3163:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3164:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
3165:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3166:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group7 TIM IRQ handler management
3167:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief    TIM IRQ handler management
3168:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
3169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
3170:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
3171:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         ##### IRQ handler management #####
3172:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
3173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   [..]
3174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     This section provides Timer IRQ handler function.
3175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3176:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
3177:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
3178:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3179:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3180:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  This function handles TIM interrupts requests.
3181:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM  handle
3182:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
3183:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3184:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
3185:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
3186:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Capture compare 1 event */
3187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
3188:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3189:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
3190:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3191:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3192:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
3193:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
3194:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3195:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Input capture event */
3196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
3197:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         {
3198:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3199:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****           htim->IC_CaptureCallback(htim);
3200:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3201:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****           HAL_TIM_IC_CaptureCallback(htim);
3202:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3203:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         }
3204:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Output compare event */
3205:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         else
3206:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         {
3207:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3208:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****           htim->OC_DelayElapsedCallback(htim);
3209:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****           htim->PWM_PulseFinishedCallback(htim);
3210:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3211:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****           HAL_TIM_OC_DelayElapsedCallback(htim);
3212:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****           HAL_TIM_PWM_PulseFinishedCallback(htim);
3213:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3214:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         }
3215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3216:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3217:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3218:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3219:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Capture compare 2 event */
3220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
3221:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3222:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
3223:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3224:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
3225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
3226:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
3227:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
3228:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3229:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3230:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_CaptureCallback(htim);
3231:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3232:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_IC_CaptureCallback(htim);
3233:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3234:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3235:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Output compare event */
3236:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
3237:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3238:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3239:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback(htim);
3240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback(htim);
3241:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3242:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_OC_DelayElapsedCallback(htim);
3243:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
3244:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3246:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3247:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3248:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3249:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Capture compare 3 event */
3250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
3251:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3252:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
3253:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3254:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
3255:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
3256:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
3257:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
3258:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3259:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3260:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_CaptureCallback(htim);
3261:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3262:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_IC_CaptureCallback(htim);
3263:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3264:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3265:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Output compare event */
3266:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
3267:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3268:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3269:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback(htim);
3270:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback(htim);
3271:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3272:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_OC_DelayElapsedCallback(htim);
3273:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
3274:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3275:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3276:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3277:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3278:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3279:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Capture compare 4 event */
3280:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
3281:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3282:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
3283:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3284:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
3285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
3286:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
3287:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
3288:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3289:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3290:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_CaptureCallback(htim);
3291:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3292:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_IC_CaptureCallback(htim);
3293:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3294:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3295:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Output compare event */
3296:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
3297:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3298:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3299:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback(htim);
3300:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback(htim);
3301:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3302:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_OC_DelayElapsedCallback(htim);
3303:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
3304:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3305:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3306:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3307:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3308:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3309:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* TIM Update event */
3310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
3311:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3312:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
3313:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3314:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
3315:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3316:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->PeriodElapsedCallback(htim);
3317:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3318:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       HAL_TIM_PeriodElapsedCallback(htim);
3319:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3320:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3321:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3322:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* TIM Break input event */
3323:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
3324:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
3326:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3327:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
3328:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3329:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->BreakCallback(htim);
3330:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3331:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       HAL_TIMEx_BreakCallback(htim);
3332:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3333:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3334:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3335:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* TIM Break2 input event */
3336:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
3337:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3338:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
3339:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3340:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
3341:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3342:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Break2Callback(htim);
3343:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3344:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       HAL_TIMEx_Break2Callback(htim);
3345:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3346:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3347:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3348:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* TIM Trigger detection event */
3349:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
3350:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
3352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3353:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
3354:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3355:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->TriggerCallback(htim);
3356:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       HAL_TIM_TriggerCallback(htim);
3358:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3359:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3361:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* TIM commutation event */
3362:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
3363:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
3365:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3366:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
3367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3368:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->CommutationCallback(htim);
3369:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3370:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       HAL_TIMEx_CommutCallback(htim);
3371:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3372:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3373:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3374:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* TIM Encoder index event */
3375:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
3376:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3377:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
3378:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3379:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
3380:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3381:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->EncoderIndexCallback(htim);
3382:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3383:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       HAL_TIMEx_EncoderIndexCallback(htim);
3384:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3385:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3386:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3387:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* TIM Direction change event */
3388:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
3389:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3390:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
3391:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3392:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
3393:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3394:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->DirectionChangeCallback(htim);
3395:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3396:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       HAL_TIMEx_DirectionChangeCallback(htim);
3397:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3398:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3399:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3400:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* TIM Index error event */
3401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
3402:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3403:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
3404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
3406:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->IndexErrorCallback(htim);
3408:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3409:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       HAL_TIMEx_IndexErrorCallback(htim);
3410:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3411:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3412:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3413:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* TIM Transition error event */
3414:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
3415:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3416:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
3417:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3418:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
3419:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3420:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->TransitionErrorCallback(htim);
3421:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
3422:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       HAL_TIMEx_TransitionErrorCallback(htim);
3423:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3424:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3425:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3426:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
3427:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3428:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3429:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
3430:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3431:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3432:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions
3433:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief    TIM Peripheral Control functions
3434:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
3435:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
3436:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
3437:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                    ##### Peripheral Control functions #####
3438:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
3439:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****  [..]
3440:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    This section provides functions allowing to:
3441:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode.
3442:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (+) Configure External Clock source.
3443:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (+) Configure Complementary channels, break features and dead time.
3444:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (+) Configure Master and the Slave synchronization.
3445:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (+) Configure the DMA Burst Mode.
3446:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3447:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
3448:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
3449:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3450:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3451:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3452:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Output Compare Channels according to the specified
3453:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         parameters in the TIM_OC_InitTypeDef.
3454:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
3455:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sConfig TIM Output Compare configuration structure
3456:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to configure
3457:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3458:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3459:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3460:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
3461:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
3462:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
3463:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
3464:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
3465:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3466:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
3467:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                            TIM_OC_InitTypeDef *sConfig,
3468:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                            uint32_t Channel)
3469:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
3470:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
3471:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
3472:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
3473:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
3474:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3475:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Process Locked */
3476:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
3477:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3478:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
3479:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3480:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
3481:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
3483:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3484:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3485:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3486:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3487:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the TIM Channel 1 in Output Compare */
3488:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC1_SetConfig(htim->Instance, sConfig);
3489:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3490:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3491:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3492:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
3493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3494:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3495:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3496:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3497:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the TIM Channel 2 in Output Compare */
3498:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC2_SetConfig(htim->Instance, sConfig);
3499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3500:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3501:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3502:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
3503:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3504:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3505:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
3506:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3507:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the TIM Channel 3 in Output Compare */
3508:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC3_SetConfig(htim->Instance, sConfig);
3509:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3510:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3511:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3512:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
3513:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3514:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3515:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
3516:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3517:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the TIM Channel 4 in Output Compare */
3518:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC4_SetConfig(htim->Instance, sConfig);
3519:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3520:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3521:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3522:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_5:
3523:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3525:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
3526:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the TIM Channel 5 in Output Compare */
3528:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC5_SetConfig(htim->Instance, sConfig);
3529:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3530:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3531:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3532:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_6:
3533:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3534:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3535:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
3536:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3537:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the TIM Channel 6 in Output Compare */
3538:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC6_SetConfig(htim->Instance, sConfig);
3539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3540:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3541:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3542:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
3543:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3544:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3545:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3546:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
3547:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3548:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
3549:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3550:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
3551:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
3552:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3553:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3554:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM Input Capture Channels according to the specified
3555:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         parameters in the TIM_IC_InitTypeDef.
3556:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM IC handle
3557:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sConfig TIM Input Capture configuration structure
3558:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channel to configure
3559:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3560:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3561:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
3563:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
3564:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
3565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3566:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, ui
3567:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
3568:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
3569:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3570:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
3571:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
3572:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
3573:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
3574:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3575:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Process Locked */
3576:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
3577:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3578:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
3579:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3580:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (Channel == TIM_CHANNEL_1)
3581:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3582:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* TI1 Configuration */
3583:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_TI1_SetConfig(htim->Instance,
3584:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICPolarity,
3585:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICSelection,
3586:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICFilter);
3587:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3588:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the IC1PSC Bits */
3589:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
3590:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3591:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the IC1PSC value */
3592:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Instance->CCMR1 |= sConfig->ICPrescaler;
3593:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3594:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_2)
3595:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3596:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* TI2 Configuration */
3597:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3598:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3599:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_TI2_SetConfig(htim->Instance,
3600:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICPolarity,
3601:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICSelection,
3602:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICFilter);
3603:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3604:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the IC2PSC Bits */
3605:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
3606:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3607:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the IC2PSC value */
3608:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
3609:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3610:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_3)
3611:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3612:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* TI3 Configuration */
3613:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
3614:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3615:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_TI3_SetConfig(htim->Instance,
3616:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICPolarity,
3617:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICSelection,
3618:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICFilter);
3619:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the IC3PSC Bits */
3621:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
3622:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3623:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the IC3PSC value */
3624:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Instance->CCMR2 |= sConfig->ICPrescaler;
3625:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3626:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
3627:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3628:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* TI4 Configuration */
3629:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
3630:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3631:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_TI4_SetConfig(htim->Instance,
3632:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICPolarity,
3633:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICSelection,
3634:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICFilter);
3635:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3636:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the IC4PSC Bits */
3637:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
3638:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3639:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the IC4PSC value */
3640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
3641:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3642:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3643:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
3644:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3645:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
3646:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3647:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
3648:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
3649:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3650:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3651:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM PWM  channels according to the specified
3652:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         parameters in the TIM_OC_InitTypeDef.
3653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM PWM handle
3654:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sConfig TIM PWM configuration structure
3655:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be configured
3656:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3657:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3659:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
3660:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
3661:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
3662:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
3663:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
3664:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3665:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
3666:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                             TIM_OC_InitTypeDef *sConfig,
3667:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                             uint32_t Channel)
3668:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
3669:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
3670:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
3671:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
3672:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
3673:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
3674:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3675:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Process Locked */
3676:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
3677:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3678:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
3679:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
3681:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3682:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
3683:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3684:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3685:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3686:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3687:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Channel 1 in PWM mode */
3688:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC1_SetConfig(htim->Instance, sConfig);
3689:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3690:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the Preload enable bit for channel1 */
3691:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
3692:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3693:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3694:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
3695:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode;
3696:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3697:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3698:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3699:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
3700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3701:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3702:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3703:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3704:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Channel 2 in PWM mode */
3705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC2_SetConfig(htim->Instance, sConfig);
3706:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3707:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the Preload enable bit for channel2 */
3708:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
3709:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3710:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3711:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
3712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
3713:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3714:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3715:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3716:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
3717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3718:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3719:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
3720:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3721:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Channel 3 in PWM mode */
3722:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC3_SetConfig(htim->Instance, sConfig);
3723:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3724:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the Preload enable bit for channel3 */
3725:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
3726:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3727:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3728:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
3729:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode;
3730:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3731:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3732:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3733:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
3734:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3735:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
3737:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3738:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Channel 4 in PWM mode */
3739:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC4_SetConfig(htim->Instance, sConfig);
3740:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3741:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the Preload enable bit for channel4 */
3742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
3743:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3744:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3745:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
3746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
3747:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3748:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3749:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_5:
3751:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3752:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3753:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
3754:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3755:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Channel 5 in PWM mode */
3756:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC5_SetConfig(htim->Instance, sConfig);
3757:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3758:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the Preload enable bit for channel5*/
3759:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
3760:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3761:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3762:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
3763:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode;
3764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3765:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3766:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3767:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_6:
3768:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3769:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
3770:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
3771:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3772:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Channel 6 in PWM mode */
3773:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_OC6_SetConfig(htim->Instance, sConfig);
3774:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3775:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the Preload enable bit for channel6 */
3776:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
3777:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3778:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3779:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
3780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
3781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3782:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3783:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3784:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
3785:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
3786:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3787:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3788:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
3789:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3790:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
3791:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3792:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
3793:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
3794:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3795:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3796:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Initializes the TIM One Pulse Channels according to the specified
3797:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         parameters in the TIM_OnePulse_InitTypeDef.
3798:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
3799:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sConfig TIM One Pulse configuration structure
3800:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OutputChannel TIM output channel to configure
3801:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3802:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3803:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3804:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  InputChannel TIM input Channel to configure
3805:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3806:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3807:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3808:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note  To output a waveform with a minimum delay user can enable the fast
3809:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *        mode by calling the @ref __HAL_TIM_ENABLE_OCxFAST macro. Then CCx
3810:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *        output is forced in response to the edge detection on TIx input,
3811:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *        without taking in account the comparison.
3812:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
3813:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3814:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef
3815:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                                  uint32_t OutputChannel,  uint32_t InputChannel)
3816:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
3817:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_OC_InitTypeDef temp1;
3818:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3819:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
3820:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
3821:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OPM_CHANNELS(InputChannel));
3822:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3823:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (OutputChannel != InputChannel)
3824:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3825:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Process Locked */
3826:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_LOCK(htim);
3827:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3828:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->State = HAL_TIM_STATE_BUSY;
3829:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3830:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Extract the Output compare configuration from sConfig structure */
3831:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCMode = sConfig->OCMode;
3832:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.Pulse = sConfig->Pulse;
3833:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCPolarity = sConfig->OCPolarity;
3834:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCNPolarity = sConfig->OCNPolarity;
3835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCIdleState = sConfig->OCIdleState;
3836:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCNIdleState = sConfig->OCNIdleState;
3837:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     switch (OutputChannel)
3839:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3840:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case TIM_CHANNEL_1:
3841:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3842:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3843:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         TIM_OC1_SetConfig(htim->Instance, &temp1);
3845:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
3846:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3847:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case TIM_CHANNEL_2:
3848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3849:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3850:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         TIM_OC2_SetConfig(htim->Instance, &temp1);
3852:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
3853:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       default:
3855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
3856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3857:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3858:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     switch (InputChannel)
3859:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
3860:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case TIM_CHANNEL_1:
3861:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3862:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3863:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3864:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
3865:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                           sConfig->ICSelection, sConfig->ICFilter);
3866:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3867:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Reset the IC1PSC Bits */
3868:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
3869:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3870:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Select the Trigger source */
3871:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_TS;
3872:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI1FP1;
3873:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3874:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Select the Slave Mode */
3875:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_SMS;
3876:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
3877:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
3878:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3879:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case TIM_CHANNEL_2:
3880:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
3881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3882:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3883:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
3884:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                           sConfig->ICSelection, sConfig->ICFilter);
3885:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Reset the IC2PSC Bits */
3887:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
3888:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3889:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Select the Trigger source */
3890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_TS;
3891:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI2FP2;
3892:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3893:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Select the Slave Mode */
3894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_SMS;
3895:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
3896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
3897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
3898:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3899:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       default:
3900:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
3901:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
3902:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3903:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->State = HAL_TIM_STATE_READY;
3904:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3905:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_UNLOCK(htim);
3906:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_OK;
3908:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3909:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
3910:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
3911:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
3912:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
3913:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
3914:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3915:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3916:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the DMA Burst to transfer Data from the memory to the TIM peripheral
3917:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
3918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data write
3919:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         This parameter can be one of the following values:
3920:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR1
3921:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR2
3922:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SMCR
3923:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DIER
3924:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SR
3925:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_EGR
3926:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR1
3927:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR2
3928:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCER
3929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CNT
3930:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_PSC
3931:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ARR
3932:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_RCR
3933:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR1
3934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR2
3935:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR3
3936:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR4
3937:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_BDTR
3938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR3
3939:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR5
3940:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR6
3941:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DTR2
3942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ECR
3943:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_TISEL
3944:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_AF1
3945:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_AF2
3946:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_OR
3947:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources
3948:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         This parameter can be one of the following values:
3949:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
3950:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
3951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
3952:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
3953:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
3954:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
3955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
3956:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstBuffer The Buffer address.
3957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstLength DMA Burst length. This parameter can be one value
3958:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_26TRANSFER.
3959:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   This function should be used only when BurstLength is equal to DMA data transfer length
3960:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
3961:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
3962:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
3963:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                               uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint
3964:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
3965:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, Bur
3966:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                           ((BurstLength) >> 8U) + 1U);
3967:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
3968:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
3969:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
3970:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the DMA Burst to transfer multiple Data from the memory to the TIM peripheral
3971:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
3972:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstBaseAddress TIM Base address from where the DMA will start the Data write
3973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         This parameter can be one of the following values:
3974:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR1
3975:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR2
3976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SMCR
3977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DIER
3978:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SR
3979:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_EGR
3980:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR1
3981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR2
3982:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCER
3983:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CNT
3984:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_PSC
3985:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ARR
3986:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_RCR
3987:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR1
3988:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR2
3989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR3
3990:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR4
3991:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_BDTR
3992:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR3
3993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR5
3994:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR6
3995:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DTR2
3996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ECR
3997:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_TISEL
3998:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_AF1
3999:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_AF2
4000:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_OR
4001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources
4002:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         This parameter can be one of the following values:
4003:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
4004:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
4005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
4006:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
4007:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
4008:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
4009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
4010:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstBuffer The Buffer address.
4011:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstLength DMA Burst length. This parameter can be one value
4012:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_26TRANSFER.
4013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  DataLength Data length. This parameter can be one value
4014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         between 1 and 0xFFFF.
4015:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
4016:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
4017:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddre
4018:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                                    uint32_t BurstRequestSrc, uint32_t *BurstBuffer,
4019:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                                    uint32_t  BurstLength,  uint32_t  DataLength)
4020:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
4021:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
4022:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
4023:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
4024:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
4025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(BurstLength));
4026:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
4027:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_BUSY)
4029:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4030:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_BUSY;
4031:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_READY)
4033:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if ((BurstBuffer == NULL) && (BurstLength > 0U))
4035:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4036:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       return HAL_ERROR;
4037:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4038:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     else
4039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4040:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
4041:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
4044:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
4046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (BurstRequestSrc)
4048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4049:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_UPDATE:
4050:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4051:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA Period elapsed callbacks */
4052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
4053:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
4054:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4055:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
4057:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4059:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
4060:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4061:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4062:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4063:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4064:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC1:
4067:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4068:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
4069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
4070:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
4071:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4072:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4073:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
4074:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4075:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
4077:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4079:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4080:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4081:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4082:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC2:
4084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4085:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
4086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
4087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
4088:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4089:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4090:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
4091:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4092:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4093:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
4094:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4096:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4098:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4099:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4100:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC3:
4101:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4102:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
4103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
4104:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
4105:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4106:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4107:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
4108:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4109:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
4111:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4113:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4115:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4117:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC4:
4118:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA compare callbacks */
4120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
4121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
4122:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4123:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
4125:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4126:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4127:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
4128:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4131:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_COM:
4135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4136:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA commutation callbacks */
4137:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
4138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
4139:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4140:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4141:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
4142:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4143:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4144:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
4145:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4146:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4147:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4149:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4151:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
4152:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4153:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA trigger callbacks */
4154:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
4155:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
4156:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4157:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4158:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
4159:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
4162:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4163:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4164:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4165:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4166:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4167:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4168:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
4169:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4170:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4172:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Configure the DMA Burst Mode */
4173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->DCR = (BurstBaseAddress | BurstLength);
4174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM DMA Request */
4175:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
4176:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4177:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4178:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4179:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
4180:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
4181:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
4182:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4183:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
4184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stops the TIM DMA Burst mode
4185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
4186:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources to disable
4187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
4188:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
4189:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
4190:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
4191:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
4192:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
4193:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
4194:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4195:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Abort the DMA transfer (at least disable the DMA channel) */
4196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (BurstRequestSrc)
4197:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4198:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_UPDATE:
4199:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4200:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
4201:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4202:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4203:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC1:
4204:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4205:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
4206:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4207:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4208:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC2:
4209:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4210:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
4211:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4212:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4213:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC3:
4214:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status =  HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
4216:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4217:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4218:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC4:
4219:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
4221:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4222:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4223:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_COM:
4224:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
4226:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4227:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4228:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
4229:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4230:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
4231:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4232:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4233:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
4234:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4235:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4236:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4237:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (HAL_OK == status)
4238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4239:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the TIM Update DMA request */
4240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
4241:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4242:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4243:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
4244:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return status;
4245:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
4246:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4247:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
4248:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory
4249:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
4250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data read
4251:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         This parameter can be one of the following values:
4252:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR1
4253:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR2
4254:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SMCR
4255:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DIER
4256:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SR
4257:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_EGR
4258:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR1
4259:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR2
4260:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCER
4261:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CNT
4262:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_PSC
4263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ARR
4264:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_RCR
4265:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR1
4266:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR2
4267:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR3
4268:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR4
4269:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_BDTR
4270:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR3
4271:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR5
4272:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR6
4273:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DTR2
4274:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ECR
4275:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_TISEL
4276:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_AF1
4277:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_AF2
4278:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_OR
4279:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources
4280:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         This parameter can be one of the following values:
4281:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
4282:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
4283:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
4284:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
4285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
4286:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
4287:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
4288:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstBuffer The Buffer address.
4289:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstLength DMA Burst length. This parameter can be one value
4290:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_26TRANSFER.
4291:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   This function should be used only when BurstLength is equal to DMA data transfer length
4292:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
4293:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
4294:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
4295:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                              uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint
4296:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
4297:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, Burs
4298:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                          ((BurstLength) >> 8U) + 1U);
4299:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
4300:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4301:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
4302:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory
4303:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
4304:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data read
4305:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         This parameter can be one of the following values:
4306:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR1
4307:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR2
4308:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SMCR
4309:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DIER
4310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SR
4311:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_EGR
4312:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR1
4313:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR2
4314:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCER
4315:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CNT
4316:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_PSC
4317:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ARR
4318:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_RCR
4319:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR1
4320:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR2
4321:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR3
4322:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR4
4323:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_BDTR
4324:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR3
4325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR5
4326:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR6
4327:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DTR2
4328:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ECR
4329:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_TISEL
4330:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_AF1
4331:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_AF2
4332:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMABASE_OR
4333:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources
4334:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         This parameter can be one of the following values:
4335:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
4336:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
4337:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
4338:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
4339:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
4340:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
4341:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
4342:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstBuffer The Buffer address.
4343:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstLength DMA Burst length. This parameter can be one value
4344:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_26TRANSFER.
4345:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  DataLength Data length. This parameter can be one value
4346:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         between 1 and 0xFFFF.
4347:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
4348:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
4349:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddres
4350:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                                   uint32_t BurstRequestSrc, uint32_t  *BurstBuffer,
4351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                                   uint32_t  BurstLength, uint32_t  DataLength)
4352:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
4353:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
4354:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
4355:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
4356:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
4357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(BurstLength));
4358:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
4359:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_BUSY)
4361:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4362:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_BUSY;
4363:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_READY)
4365:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4366:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     if ((BurstBuffer == NULL) && (BurstLength > 0U))
4367:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4368:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       return HAL_ERROR;
4369:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4370:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     else
4371:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4372:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
4373:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4374:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4375:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
4376:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4377:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
4378:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4379:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (BurstRequestSrc)
4380:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4381:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_UPDATE:
4382:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4383:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA Period elapsed callbacks */
4384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
4385:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
4386:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4387:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4388:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
4389:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4390:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4391:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_
4392:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
4393:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4394:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4395:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4396:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4398:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC1:
4399:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4400:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
4401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
4402:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
4403:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
4406:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4408:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
4409:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
4410:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4411:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4412:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4413:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4414:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4415:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC2:
4416:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4417:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
4418:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
4419:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
4420:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4421:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4422:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
4423:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4424:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4425:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
4426:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
4427:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4428:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4429:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4430:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4431:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4432:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC3:
4433:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4434:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
4435:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
4436:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
4437:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4438:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4439:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
4440:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4441:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4442:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
4443:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
4444:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4445:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4447:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4448:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4449:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC4:
4450:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4451:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA capture callbacks */
4452:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
4453:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
4454:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4455:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4456:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
4457:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4458:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4459:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
4460:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
4461:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4462:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4463:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4464:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4465:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4466:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_COM:
4467:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4468:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA commutation callbacks */
4469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
4470:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
4471:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4472:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4473:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
4474:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4475:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4476:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (ui
4477:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
4478:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4480:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4481:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4483:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
4484:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4485:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA trigger callbacks */
4486:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
4487:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
4488:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4489:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the DMA error callback */
4490:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
4491:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4492:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
4493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32
4494:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
4495:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4496:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4497:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4498:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4500:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
4501:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4502:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4503:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4504:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Configure the DMA Burst Mode */
4505:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->DCR = (BurstBaseAddress | BurstLength);
4506:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4507:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM DMA Request */
4508:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
4509:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4510:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4511:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4512:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
4513:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
4514:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
4515:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4516:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
4517:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Stop the DMA burst reading
4518:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
4519:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources to disable.
4520:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
4521:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
4522:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
4523:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
4524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
4525:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
4526:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
4527:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4528:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Abort the DMA transfer (at least disable the DMA channel) */
4529:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (BurstRequestSrc)
4530:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4531:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_UPDATE:
4532:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4533:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
4534:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4535:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4536:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC1:
4537:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4538:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
4539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4540:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4541:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC2:
4542:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4543:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
4544:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4545:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4546:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC3:
4547:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4548:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
4549:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4550:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4551:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_CC4:
4552:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4553:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
4554:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4555:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4556:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_COM:
4557:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4558:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
4559:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4560:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4561:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
4562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4563:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
4564:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4566:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
4567:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4568:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4569:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4570:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (HAL_OK == status)
4571:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4572:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Disable the TIM Update DMA request */
4573:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
4574:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4575:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4576:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
4577:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return status;
4578:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
4579:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4580:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
4581:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Generate a software event
4582:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
4583:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  EventSource specifies the event source.
4584:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
4585:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_UPDATE: Timer update Event source
4586:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_CC1: Timer Capture Compare 1 Event source
4587:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_CC2: Timer Capture Compare 2 Event source
4588:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_CC3: Timer Capture Compare 3 Event source
4589:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_CC4: Timer Capture Compare 4 Event source
4590:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_COM: Timer COM event source
4591:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_TRIGGER: Timer Trigger Event source
4592:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_BREAK: Timer Break event source
4593:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_BREAK2: Timer Break2 event source
4594:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   Basic timers can only generate an update event.
4595:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   TIM_EVENTSOURCE_COM is relevant only with advanced timer instances.
4596:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note   TIM_EVENTSOURCE_BREAK and TIM_EVENTSOURCE_BREAK2 are relevant
4597:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         only for timer instances supporting break input(s).
4598:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
4599:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
4600:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4601:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
4602:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
4603:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
4604:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
4605:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(EventSource));
4606:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4607:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Process Locked */
4608:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
4609:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4610:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the TIM state */
4611:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
4612:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4613:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the event sources */
4614:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->EGR = EventSource;
4615:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4616:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Change the TIM state */
4617:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4618:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4619:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
4620:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4621:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Return function status */
4622:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
4623:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
4624:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4625:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
4626:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configures the OCRef clear feature
4627:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
4628:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sClearInputConfig pointer to a TIM_ClearInputConfigTypeDef structure that
4629:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         contains the OCREF clear feature and parameters for the TIM peripheral.
4630:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel specifies the TIM Channel
4631:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
4632:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1
4633:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2
4634:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3
4635:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4
4636:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5
4637:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6
4638:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
4639:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
4640:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,
4641:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                            TIM_ClearInputConfigTypeDef *sClearInputConfig,
4642:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                            uint32_t Channel)
4643:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
4644:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
4645:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance));
4646:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));
4647:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4648:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Process Locked */
4649:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
4650:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4651:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
4652:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (sClearInputConfig->ClearInputSource)
4654:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4655:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_NONE:
4656:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4657:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Clear the OCREF clear selection bit and the the ETR Bits */
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (IS_TIM_OCCS_INSTANCE(htim->Instance))
4659:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4660:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_OCCS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_EC
4661:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4662:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Clear TIMx_AF2_OCRSEL (reset value) */
4663:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->AF2, TIMx_AF2_OCRSEL);
4664:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4665:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
4666:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4667:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****          CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ET
4668:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4669:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4670:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4671:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4672:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_COMP1:
4673:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_COMP2:
4674:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_COMP3:
4675:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_COMP4:
4676:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if defined (COMP5)
4677:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_COMP5:
4678:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* COMP5 */
4679:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if defined (COMP6)
4680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_COMP6:
4681:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* COMP6 */
4682:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if defined (COMP7)
4683:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_COMP7:
4684:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* COMP7 */
4685:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (IS_TIM_OCCS_INSTANCE(htim->Instance))
4687:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4688:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Clear the OCREF clear selection bit */
4689:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
4690:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4691:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Clear TIM1_AF2_OCRSEL (reset value) */
4692:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         MODIFY_REG(htim->Instance->AF2, TIMx_AF2_OCRSEL, sClearInputConfig->ClearInputSource);
4693:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4694:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4695:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4696:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4697:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_ETR:
4698:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4699:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
4700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
4701:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
4702:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));
4703:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4704:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */
4705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
4706:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4707:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->State = HAL_TIM_STATE_READY;
4708:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         __HAL_UNLOCK(htim);
4709:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
4710:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4711:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance,
4713:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClearInputConfig->ClearInputPrescaler,
4714:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClearInputConfig->ClearInputPolarity,
4715:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClearInputConfig->ClearInputFilter);
4716:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (IS_TIM_OCCS_INSTANCE(htim->Instance))
4718:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4719:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Set the OCREF clear selection bit */
4720:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         SET_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
4721:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4722:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Clear TIMx_AF2_OCRSEL (reset value) */
4723:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->AF2, TIMx_AF2_OCRSEL);
4724:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4725:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4726:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4727:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4728:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
4729:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4730:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4731:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4732:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
4733:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4734:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
4735:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4737:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4738:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 1 */
4739:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
4740:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4741:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
4742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4743:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 1 */
4744:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
4745:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4747:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4748:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
4749:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4751:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4752:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 2 */
4753:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
4754:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4755:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
4756:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4757:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 2 */
4758:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
4759:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4760:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4761:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4762:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
4763:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4765:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4766:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 3 */
4767:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
4768:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4769:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
4770:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4771:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 3 */
4772:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
4773:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4774:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4775:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4776:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
4777:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4778:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4779:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 4 */
4781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
4782:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4783:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
4784:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4785:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 4 */
4786:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
4787:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4788:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4789:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4790:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_5:
4791:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4792:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4793:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4794:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 5 */
4795:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
4796:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4797:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
4798:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4799:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 5 */
4800:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
4801:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4802:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4803:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4804:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_6:
4805:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4806:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4807:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4808:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 6 */
4809:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
4810:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4811:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       else
4812:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
4813:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 6 */
4814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
4815:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
4816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4817:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4818:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
4819:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4820:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4822:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4823:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4824:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
4825:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4826:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
4827:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
4828:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4829:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
4830:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief   Configures the clock source to be used
4831:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
4832:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
4833:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         contains the clock source information for the TIM peripheral.
4834:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
4835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
4836:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClock
4837:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
4838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
4839:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4840:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Process Locked */
4841:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
4842:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4843:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
4844:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4845:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
4846:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
4847:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
4849:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR;
4850:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
4851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
4852:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
4853:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (sClockSourceConfig->ClockSource)
4855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
4856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_INTERNAL:
4857:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4858:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_INSTANCE(htim->Instance));
4859:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4860:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4861:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4862:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ETRMODE1:
4863:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4864:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
4865:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
4866:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4867:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check ETR input conditioning related parameters */
4868:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
4869:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4870:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4871:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4872:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the ETR Clock source */
4873:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance,
4874:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
4875:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity,
4876:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockFilter);
4877:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4878:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Select the External clock mode1 and the ETRF trigger */
4879:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpsmcr = htim->Instance->SMCR;
4880:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
4881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Write to TIMx SMCR */
4882:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->SMCR = tmpsmcr;
4883:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4884:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4885:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ETRMODE2:
4887:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4888:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
4889:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
4890:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4891:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check ETR input conditioning related parameters */
4892:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
4893:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the ETR Clock source */
4897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance,
4898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
4899:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity,
4900:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockFilter);
4901:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the External clock mode2 */
4902:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->SMCR |= TIM_SMCR_ECE;
4903:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4904:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4905:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4906:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI1:
4907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4908:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external clock mode 1 */
4909:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
4910:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4911:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check TI1 input conditioning related parameters */
4912:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4913:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4914:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4915:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_TI1_ConfigInputStage(htim->Instance,
4916:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
4917:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sClockSourceConfig->ClockFilter);
4918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
4919:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4920:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4921:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4922:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI2:
4923:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4924:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
4925:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
4926:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4927:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check TI2 input conditioning related parameters */
4928:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4930:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4931:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_TI2_ConfigInputStage(htim->Instance,
4932:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
4933:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sClockSourceConfig->ClockFilter);
4934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
4935:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4936:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4937:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI1ED:
4939:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4940:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external clock mode 1 */
4941:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
4942:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4943:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check TI1 input conditioning related parameters */
4944:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4945:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4946:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4947:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_TI1_ConfigInputStage(htim->Instance,
4948:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
4949:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sClockSourceConfig->ClockFilter);
4950:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
4951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4952:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4953:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4954:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR0:
4955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR1:
4956:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR2:
4957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR3:
4958:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if defined (TIM5)
4959:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR4:
4960:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* TIM5 */
4961:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR5:
4962:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR6:
4963:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR7:
4964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR8:
4965:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if defined (TIM20)
4966:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR9:
4967:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* TIM20 */
4968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR10:
4969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR11:
4970:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
4971:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check whether or not the timer instance supports internal trigger input */
4972:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));
4973:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4974:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
4975:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
4977:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4978:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
4979:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
4980:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
4981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4982:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4983:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
4984:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4985:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
4986:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
4987:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
4988:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
4989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Selects the signal connected to the TI1 input: direct from CH1_input
4990:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         or a XOR combination between CH1_input, CH2_input & CH3_input
4991:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle.
4992:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TI1_Selection Indicate whether or not channel 1 is connected to the
4993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         output of a XOR gate.
4994:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
4995:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input
4996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
4997:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            pins are connected to the TI1 input (XOR combination)
4998:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
4999:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5000:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
5001:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5002:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr2;
5003:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5004:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
5005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
5006:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_TI1SELECTION(TI1_Selection));
5007:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5008:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
5009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr2 = htim->Instance->CR2;
5010:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5011:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TI1 selection */
5012:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr2 &= ~TIM_CR2_TI1S;
5013:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the TI1 selection */
5015:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr2 |= TI1_Selection;
5016:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5017:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMxCR2 */
5018:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->CR2 = tmpcr2;
5019:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
5021:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5022:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5023:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5024:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configures the TIM in Slave mode
5025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle.
5026:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
5027:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         contains the selected trigger (internal trigger input, filtered
5028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         timer input or external trigger input) and the Slave mode
5029:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset)
5030:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
5031:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5032:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlav
5033:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
5035:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
5036:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
5037:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));
5038:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
5040:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5041:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
5042:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
5044:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->State = HAL_TIM_STATE_READY;
5046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_UNLOCK(htim);
5047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
5048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5049:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5050:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable Trigger Interrupt */
5051:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
5052:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5053:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable Trigger DMA request */
5054:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
5055:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
5057:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
5059:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5060:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
5061:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5062:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5063:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5064:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configures the TIM in Slave mode in interrupt mode
5065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle.
5066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
5067:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         contains the selected trigger (internal trigger input, filtered
5068:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         timer input or external trigger input) and the Slave mode
5069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset)
5070:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL status
5071:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5072:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim,
5073:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                                 TIM_SlaveConfigTypeDef *sSlaveConfig)
5074:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5075:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
5076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
5077:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
5078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));
5079:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5080:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
5081:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5082:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
5083:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
5085:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->State = HAL_TIM_STATE_READY;
5087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_UNLOCK(htim);
5088:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
5089:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5090:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable Trigger Interrupt */
5092:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
5093:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5094:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable Trigger DMA request */
5095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
5096:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
5098:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5099:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
5100:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5101:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
5102:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5103:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5104:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5105:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Read the captured value from Capture Compare unit
5106:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle.
5107:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
5108:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
5109:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
5110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
5111:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
5112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
5113:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval Captured value
5114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5115:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
5116:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5117:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpreg = 0U;
5118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (Channel)
5120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_1:
5122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
5123:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
5124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
5125:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5126:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Return the capture 1 value */
5127:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpreg =  htim->Instance->CCR1;
5128:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
5130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
5131:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_2:
5132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
5133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
5134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
5135:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5136:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Return the capture 2 value */
5137:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpreg =   htim->Instance->CCR2;
5138:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
5140:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
5141:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5142:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_3:
5143:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
5144:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
5145:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
5146:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5147:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Return the capture 3 value */
5148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpreg =   htim->Instance->CCR3;
5149:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
5151:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
5152:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5153:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_CHANNEL_4:
5154:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
5155:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
5156:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
5157:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5158:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Return the capture 4 value */
5159:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpreg =   htim->Instance->CCR4;
5160:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
5162:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
5163:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5164:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
5165:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
5166:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5167:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5168:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return tmpreg;
5169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5170:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5172:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
5173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5174:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions
5176:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief    TIM Callbacks functions
5177:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
5178:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
5179:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
5180:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         ##### TIM Callbacks functions #####
5181:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
5182:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****  [..]
5183:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    This section provides TIM callback functions:
5184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) TIM Period elapsed callback
5185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) TIM Output Compare callback
5186:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) TIM Input capture callback
5187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) TIM Trigger callback
5188:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) TIM Error callback
5189:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) TIM Index callback
5190:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) TIM Direction change callback
5191:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) TIM Index error callback
5192:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    (+) TIM Transition error callback
5193:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5194:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
5195:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
5196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5197:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5198:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5199:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Period elapsed callback in non-blocking mode
5200:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
5201:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5202:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5203:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
5204:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5205:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5206:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5207:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5208:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5209:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
5210:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5211:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5212:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5213:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5214:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Period elapsed half complete callback in non-blocking mode
5215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
5216:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5217:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5218:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
5219:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5221:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5222:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5223:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5224:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
5225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5226:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5227:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5228:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5229:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Output Compare callback in non-blocking mode
5230:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM OC handle
5231:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5232:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5233:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
5234:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5235:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5236:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5237:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5239:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
5240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5241:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5242:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5243:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5244:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Input Capture callback in non-blocking mode
5245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM IC handle
5246:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5247:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5248:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
5249:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5251:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5252:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5253:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5254:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_IC_CaptureCallback could be implemented in the user file
5255:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5256:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5257:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5258:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5259:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Input Capture half complete callback in non-blocking mode
5260:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM IC handle
5261:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5262:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5263:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
5264:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5265:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5266:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5267:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5268:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5269:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
5270:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5271:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5272:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5273:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5274:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  PWM Pulse finished callback in non-blocking mode
5275:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
5276:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5277:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5278:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
5279:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5280:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5281:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5282:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5283:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5284:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
5285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5286:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5287:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5288:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5289:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  PWM Pulse finished half complete callback in non-blocking mode
5290:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
5291:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5292:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5293:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
5294:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5295:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5296:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5297:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5298:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5299:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
5300:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5301:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5302:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5303:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5304:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Hall Trigger detection callback in non-blocking mode
5305:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
5306:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5307:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5308:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
5309:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5311:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5312:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5313:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5314:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_TriggerCallback could be implemented in the user file
5315:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5316:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5317:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5318:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5319:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Hall Trigger detection half complete callback in non-blocking mode
5320:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
5321:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5322:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5323:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
5324:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5326:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5327:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5328:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5329:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
5330:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5331:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5332:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5333:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5334:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Timer error callback in non-blocking mode
5335:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
5336:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5337:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5338:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** __weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
5339:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5340:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
5341:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   UNUSED(htim);
5342:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5343:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
5344:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****             the HAL_TIM_ErrorCallback could be implemented in the user file
5345:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****    */
5346:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5347:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5348:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
5349:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5350:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Register a User TIM callback to be used instead of the weak predefined callback
5351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param htim tim handle
5352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param CallbackID ID of the callback to be registered
5353:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *        This parameter can be one of the following values:
5354:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
5355:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
5356:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
5357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
5358:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
5359:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
5360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
5361:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
5362:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
5363:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
5364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
5365:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
5366:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
5367:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
5368:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
5369:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID
5370:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
5371:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID
5372:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
5373:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID
5374:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
5375:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
5376:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callb
5377:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
5378:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
5379:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID
5380:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
5381:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID
5382:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_INDEX_CB_ID Encoder Index Callback ID
5383:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_DIRECTION_CHANGE_CB_ID Direction Change Callback ID
5384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_INDEX_ERROR_CB_ID Index Error Callback ID
5385:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_TRANSITION_ERROR_CB_ID Transition Error Callback ID
5386:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @param pCallback pointer to the callback function
5387:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @retval status
5388:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5389:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef Callb
5390:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                            pTIM_CallbackTypeDef pCallback)
5391:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5392:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
5393:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5394:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (pCallback == NULL)
5395:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5396:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
5397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5398:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Process locked */
5399:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
5400:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_READY)
5402:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5403:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     switch (CallbackID)
5404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
5405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPINIT_CB_ID :
5406:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Base_MspInitCallback                 = pCallback;
5407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5408:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5409:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPDEINIT_CB_ID :
5410:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Base_MspDeInitCallback               = pCallback;
5411:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5412:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5413:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_MSPINIT_CB_ID :
5414:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_MspInitCallback                   = pCallback;
5415:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5416:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5417:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_MSPDEINIT_CB_ID :
5418:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_MspDeInitCallback                 = pCallback;
5419:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5420:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5421:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_MSPINIT_CB_ID :
5422:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_MspInitCallback                   = pCallback;
5423:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5424:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5425:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_MSPDEINIT_CB_ID :
5426:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_MspDeInitCallback                 = pCallback;
5427:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5428:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5429:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPINIT_CB_ID :
5430:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_MspInitCallback                  = pCallback;
5431:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5432:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5433:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPDEINIT_CB_ID :
5434:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_MspDeInitCallback                = pCallback;
5435:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5436:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5437:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
5438:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OnePulse_MspInitCallback             = pCallback;
5439:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5440:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5441:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
5442:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OnePulse_MspDeInitCallback           = pCallback;
5443:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5444:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5445:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPINIT_CB_ID :
5446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Encoder_MspInitCallback              = pCallback;
5447:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5448:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5449:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
5450:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Encoder_MspDeInitCallback            = pCallback;
5451:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5452:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5453:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
5454:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->HallSensor_MspInitCallback           = pCallback;
5455:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5456:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5457:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
5458:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->HallSensor_MspDeInitCallback         = pCallback;
5459:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5460:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5461:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PERIOD_ELAPSED_CB_ID :
5462:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PeriodElapsedCallback                = pCallback;
5463:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5464:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5465:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
5466:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PeriodElapsedHalfCpltCallback        = pCallback;
5467:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5468:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_TRIGGER_CB_ID :
5470:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->TriggerCallback                      = pCallback;
5471:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5472:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5473:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_TRIGGER_HALF_CB_ID :
5474:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->TriggerHalfCpltCallback              = pCallback;
5475:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5476:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5477:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_CAPTURE_CB_ID :
5478:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_CaptureCallback                   = pCallback;
5479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5480:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5481:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
5482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_CaptureHalfCpltCallback           = pCallback;
5483:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5484:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5485:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
5486:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback              = pCallback;
5487:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5488:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5489:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
5490:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback            = pCallback;
5491:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5492:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
5494:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
5495:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5496:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5497:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ERROR_CB_ID :
5498:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->ErrorCallback                        = pCallback;
5499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5500:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5501:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_COMMUTATION_CB_ID :
5502:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->CommutationCallback                  = pCallback;
5503:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5504:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5505:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_COMMUTATION_HALF_CB_ID :
5506:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->CommutationHalfCpltCallback          = pCallback;
5507:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5508:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5509:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BREAK_CB_ID :
5510:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->BreakCallback                        = pCallback;
5511:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5512:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5513:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BREAK2_CB_ID :
5514:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Break2Callback                       = pCallback;
5515:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5516:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5517:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_INDEX_CB_ID :
5518:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->EncoderIndexCallback                 = pCallback;
5519:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5520:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5521:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_DIRECTION_CHANGE_CB_ID :
5522:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->DirectionChangeCallback              = pCallback;
5523:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5524:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5525:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_INDEX_ERROR_CB_ID :
5526:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IndexErrorCallback                   = pCallback;
5527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5528:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5529:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_TRANSITION_ERROR_CB_ID :
5530:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->TransitionErrorCallback              = pCallback;
5531:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5532:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5533:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       default :
5534:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Return error status */
5535:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         status =  HAL_ERROR;
5536:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5537:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
5538:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_RESET)
5540:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5541:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     switch (CallbackID)
5542:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
5543:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPINIT_CB_ID :
5544:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Base_MspInitCallback         = pCallback;
5545:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5546:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5547:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPDEINIT_CB_ID :
5548:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Base_MspDeInitCallback       = pCallback;
5549:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5550:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5551:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_MSPINIT_CB_ID :
5552:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_MspInitCallback           = pCallback;
5553:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5554:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5555:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_MSPDEINIT_CB_ID :
5556:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_MspDeInitCallback         = pCallback;
5557:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5558:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5559:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_MSPINIT_CB_ID :
5560:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_MspInitCallback           = pCallback;
5561:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5562:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5563:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_MSPDEINIT_CB_ID :
5564:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_MspDeInitCallback         = pCallback;
5565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5566:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5567:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPINIT_CB_ID :
5568:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_MspInitCallback          = pCallback;
5569:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5570:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5571:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPDEINIT_CB_ID :
5572:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_MspDeInitCallback        = pCallback;
5573:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5574:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5575:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
5576:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OnePulse_MspInitCallback     = pCallback;
5577:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5578:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5579:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
5580:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OnePulse_MspDeInitCallback   = pCallback;
5581:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5582:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5583:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPINIT_CB_ID :
5584:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Encoder_MspInitCallback      = pCallback;
5585:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5586:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5587:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
5588:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Encoder_MspDeInitCallback    = pCallback;
5589:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5590:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5591:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
5592:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->HallSensor_MspInitCallback   = pCallback;
5593:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5594:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5595:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
5596:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->HallSensor_MspDeInitCallback = pCallback;
5597:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5598:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5599:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       default :
5600:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Return error status */
5601:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         status =  HAL_ERROR;
5602:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5603:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
5604:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5605:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
5606:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5607:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Return error status */
5608:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     status =  HAL_ERROR;
5609:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5610:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5611:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Release Lock */
5612:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
5613:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5614:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return status;
5615:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5616:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5617:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5618:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Unregister a TIM callback
5619:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *         TIM callback is redirected to the weak predefined callback
5620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param htim tim handle
5621:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param CallbackID ID of the callback to be unregistered
5622:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *        This parameter can be one of the following values:
5623:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
5624:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
5625:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
5626:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
5627:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
5628:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
5629:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
5630:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
5631:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
5632:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
5633:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
5634:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
5635:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
5636:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
5637:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
5638:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID
5639:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
5640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID
5641:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
5642:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID
5643:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
5644:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
5645:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callb
5646:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
5647:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
5648:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID
5649:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
5650:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID
5651:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_INDEX_CB_ID Encoder Index Callback ID
5652:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_DIRECTION_CHANGE_CB_ID Direction Change Callback ID
5653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_INDEX_ERROR_CB_ID Index Error Callback ID
5654:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_TRANSITION_ERROR_CB_ID Transistion Error Callback ID
5655:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          @retval status
5656:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5657:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef Cal
5658:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5659:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
5660:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5661:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Process locked */
5662:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_LOCK(htim);
5663:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5664:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_READY)
5665:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5666:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     switch (CallbackID)
5667:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
5668:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPINIT_CB_ID :
5669:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Base_MspInitCallback              = HAL_TIM_Base_MspInit;                      /* Leg
5670:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5671:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5672:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPDEINIT_CB_ID :
5673:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Base_MspDeInitCallback            = HAL_TIM_Base_MspDeInit;                    /* Leg
5674:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5675:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5676:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_MSPINIT_CB_ID :
5677:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_MspInitCallback                = HAL_TIM_IC_MspInit;                        /* Leg
5678:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5679:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_MSPDEINIT_CB_ID :
5681:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_MspDeInitCallback              = HAL_TIM_IC_MspDeInit;                      /* Leg
5682:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5683:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5684:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_MSPINIT_CB_ID :
5685:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_MspInitCallback                = HAL_TIM_OC_MspInit;                        /* Leg
5686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5687:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5688:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_MSPDEINIT_CB_ID :
5689:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_MspDeInitCallback              = HAL_TIM_OC_MspDeInit;                      /* Leg
5690:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5691:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5692:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPINIT_CB_ID :
5693:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_MspInitCallback               = HAL_TIM_PWM_MspInit;                       /* Leg
5694:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5695:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5696:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPDEINIT_CB_ID :
5697:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_MspDeInitCallback             = HAL_TIM_PWM_MspDeInit;                     /* Leg
5698:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5699:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
5701:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OnePulse_MspInitCallback          = HAL_TIM_OnePulse_MspInit;                  /* Leg
5702:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5703:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5704:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
5705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OnePulse_MspDeInitCallback        = HAL_TIM_OnePulse_MspDeInit;                /* Leg
5706:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5707:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5708:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPINIT_CB_ID :
5709:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Encoder_MspInitCallback           = HAL_TIM_Encoder_MspInit;                   /* Leg
5710:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5711:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
5713:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Encoder_MspDeInitCallback         = HAL_TIM_Encoder_MspDeInit;                 /* Leg
5714:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5715:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5716:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
5717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->HallSensor_MspInitCallback        = HAL_TIMEx_HallSensor_MspInit;              /* Leg
5718:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5719:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5720:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
5721:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->HallSensor_MspDeInitCallback      = HAL_TIMEx_HallSensor_MspDeInit;            /* Leg
5722:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5723:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5724:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PERIOD_ELAPSED_CB_ID :
5725:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;             /* Leg
5726:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5727:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5728:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
5729:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;     /* Leg
5730:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5731:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5732:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_TRIGGER_CB_ID :
5733:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->TriggerCallback                   = HAL_TIM_TriggerCallback;                   /* Leg
5734:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5735:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_TRIGGER_HALF_CB_ID :
5737:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;           /* Leg
5738:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5739:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5740:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_CAPTURE_CB_ID :
5741:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;                /* Leg
5742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5743:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5744:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
5745:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;        /* Leg
5746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5747:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5748:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
5749:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;           /* Leg
5750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5751:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5752:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
5753:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;         /* Leg
5754:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5755:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5756:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
5757:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback; /* Leg
5758:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5759:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5760:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ERROR_CB_ID :
5761:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->ErrorCallback                     = HAL_TIM_ErrorCallback;                     /* Leg
5762:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5763:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_COMMUTATION_CB_ID :
5765:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->CommutationCallback               = HAL_TIMEx_CommutCallback;                  /* Leg
5766:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5767:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5768:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_COMMUTATION_HALF_CB_ID :
5769:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;          /* Leg
5770:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5771:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5772:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BREAK_CB_ID :
5773:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->BreakCallback                     = HAL_TIMEx_BreakCallback;                   /* Leg
5774:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5775:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5776:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BREAK2_CB_ID :
5777:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Break2Callback                    = HAL_TIMEx_Break2Callback;                  /* Leg
5778:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5779:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_INDEX_CB_ID :
5781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;            /* Leg
5782:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5783:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5784:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_DIRECTION_CHANGE_CB_ID :
5785:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;         /* Leg
5786:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5787:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5788:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_INDEX_ERROR_CB_ID :
5789:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;              /* Leg
5790:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5791:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5792:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_TRANSITION_ERROR_CB_ID :
5793:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;         /* Leg
5794:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5795:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5796:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       default :
5797:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Return error status */
5798:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         status =  HAL_ERROR;
5799:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5800:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
5801:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5802:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_RESET)
5803:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5804:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     switch (CallbackID)
5805:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
5806:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPINIT_CB_ID :
5807:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Base_MspInitCallback         = HAL_TIM_Base_MspInit;              /* Legacy weak Base
5808:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5809:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5810:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPDEINIT_CB_ID :
5811:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Base_MspDeInitCallback       = HAL_TIM_Base_MspDeInit;            /* Legacy weak Base
5812:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5813:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_MSPINIT_CB_ID :
5815:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_MspInitCallback           = HAL_TIM_IC_MspInit;                /* Legacy weak IC M
5816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5817:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5818:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_IC_MSPDEINIT_CB_ID :
5819:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->IC_MspDeInitCallback         = HAL_TIM_IC_MspDeInit;              /* Legacy weak IC M
5820:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5822:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_MSPINIT_CB_ID :
5823:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_MspInitCallback           = HAL_TIM_OC_MspInit;                /* Legacy weak OC M
5824:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5825:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5826:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_OC_MSPDEINIT_CB_ID :
5827:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OC_MspDeInitCallback         = HAL_TIM_OC_MspDeInit;              /* Legacy weak OC M
5828:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5829:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5830:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPINIT_CB_ID :
5831:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_MspInitCallback          = HAL_TIM_PWM_MspInit;               /* Legacy weak PWM 
5832:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5833:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5834:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPDEINIT_CB_ID :
5835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->PWM_MspDeInitCallback        = HAL_TIM_PWM_MspDeInit;             /* Legacy weak PWM 
5836:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5837:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
5839:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OnePulse_MspInitCallback     = HAL_TIM_OnePulse_MspInit;          /* Legacy weak One 
5840:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5841:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5842:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
5843:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->OnePulse_MspDeInitCallback   = HAL_TIM_OnePulse_MspDeInit;        /* Legacy weak One 
5844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5845:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5846:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPINIT_CB_ID :
5847:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Encoder_MspInitCallback      = HAL_TIM_Encoder_MspInit;           /* Legacy weak Enco
5848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5849:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5850:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
5851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Encoder_MspDeInitCallback    = HAL_TIM_Encoder_MspDeInit;         /* Legacy weak Enco
5852:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5853:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
5855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->HallSensor_MspInitCallback   = HAL_TIMEx_HallSensor_MspInit;      /* Legacy weak Hall
5856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5857:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5858:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
5859:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;    /* Legacy weak Hall
5860:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5861:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5862:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       default :
5863:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         /* Return error status */
5864:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         status =  HAL_ERROR;
5865:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
5866:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
5867:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5868:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
5869:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
5870:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Return error status */
5871:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     status =  HAL_ERROR;
5872:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
5873:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5874:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Release Lock */
5875:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
5876:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5877:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return status;
5878:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5879:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
5880:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5881:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5882:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
5883:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5884:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5885:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions
5886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *  @brief   TIM Peripheral State functions
5887:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
5888:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @verbatim
5889:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
5890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         ##### Peripheral State functions #####
5891:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   ==============================================================================
5892:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     [..]
5893:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     This subsection permits to get in run-time the status of the peripheral
5894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     and the data flow.
5895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5896:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** @endverbatim
5897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
5898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5900:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5901:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Return the TIM Base handle state.
5902:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Base handle
5903:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL state
5904:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5905:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
5906:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return htim->State;
5908:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5909:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5910:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5911:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Return the TIM OC handle state.
5912:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
5913:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL state
5914:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5915:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)
5916:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5917:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return htim->State;
5918:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5919:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5920:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5921:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Return the TIM PWM handle state.
5922:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
5923:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL state
5924:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5925:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)
5926:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5927:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return htim->State;
5928:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5929:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5930:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5931:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Return the TIM Input Capture handle state.
5932:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM IC handle
5933:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL state
5934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5935:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)
5936:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5937:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return htim->State;
5938:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5940:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5941:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Return the TIM One Pulse Mode handle state.
5942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM OPM handle
5943:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL state
5944:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5945:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)
5946:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5947:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return htim->State;
5948:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5949:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5950:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Return the TIM Encoder Mode handle state.
5952:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
5953:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval HAL state
5954:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5955:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)
5956:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return htim->State;
5958:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5959:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5960:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5961:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
5962:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5963:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5964:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5965:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @}
5966:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5967:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5968:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /** @defgroup TIM_Private_Functions TIM Private Functions
5969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @{
5970:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5971:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5972:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  TIM DMA error callback
5974:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
5975:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5977:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_DMAError(DMA_HandleTypeDef *hdma)
5978:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5979:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
5980:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
5982:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5983:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
5984:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->ErrorCallback(htim);
5985:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
5986:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_ErrorCallback(htim);
5987:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
5988:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
5989:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5990:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
5991:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  TIM DMA Delay Pulse complete callback.
5992:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
5993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
5994:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
5995:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
5996:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
5997:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
5998:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
5999:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
6000:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (hdma == htim->hdma[TIM_DMA_ID_CC1])
6002:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6003:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
6004:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
6006:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6007:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
6008:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
6010:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6011:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
6012:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
6014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6015:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
6016:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6017:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
6018:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6019:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
6020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6021:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6022:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6023:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->PWM_PulseFinishedCallback(htim);
6024:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
6025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_PWM_PulseFinishedCallback(htim);
6026:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6027:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
6029:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6030:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6031:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  TIM DMA Delay Pulse half complete callback.
6033:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
6034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6035:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6036:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
6037:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6038:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6040:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
6041:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (hdma == htim->hdma[TIM_DMA_ID_CC1])
6043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6044:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
6045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
6047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
6049:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6050:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
6051:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
6053:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6054:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
6055:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
6057:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
6059:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6060:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
6061:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6062:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6063:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6064:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->PWM_PulseFinishedHalfCpltCallback(htim);
6065:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
6066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
6067:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6068:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
6070:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6071:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6072:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6073:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  TIM DMA Capture complete callback.
6074:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
6075:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6077:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
6078:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6079:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6081:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
6082:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (hdma == htim->hdma[TIM_DMA_ID_CC1])
6084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6085:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
6086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
6088:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6089:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
6090:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
6092:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6093:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
6094:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
6096:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
6098:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6099:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
6100:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6101:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
6102:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6103:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6104:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6105:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->IC_CaptureCallback(htim);
6106:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
6107:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_IC_CaptureCallback(htim);
6108:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6109:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
6111:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6112:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6113:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  TIM DMA Capture half complete callback.
6115:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
6116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6117:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
6119:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6121:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
6123:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (hdma == htim->hdma[TIM_DMA_ID_CC1])
6125:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6126:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
6127:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6128:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
6129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
6131:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
6133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
6135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6136:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
6137:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
6139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6140:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
6141:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6142:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* nothing to do */
6143:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6144:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6145:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6146:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->IC_CaptureHalfCpltCallback(htim);
6147:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
6148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_IC_CaptureHalfCpltCallback(htim);
6149:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6150:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6151:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
6152:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6153:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6154:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6155:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  TIM DMA Period Elapse complete callback.
6156:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
6157:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6158:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6159:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
6160:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6162:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6163:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
6164:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6165:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6166:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->PeriodElapsedCallback(htim);
6167:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
6168:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_PeriodElapsedCallback(htim);
6169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6170:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6172:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  TIM DMA Period Elapse half complete callback.
6174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
6175:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6176:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)
6178:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6179:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6181:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
6182:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6183:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->PeriodElapsedHalfCpltCallback(htim);
6185:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
6186:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
6187:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6188:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6189:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6190:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6191:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  TIM DMA Trigger callback.
6192:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
6193:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6194:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6195:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
6196:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6197:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6198:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6199:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
6200:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6201:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6202:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->TriggerCallback(htim);
6203:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
6204:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_TriggerCallback(htim);
6205:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6206:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6207:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6208:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6209:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  TIM DMA Trigger half complete callback.
6210:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
6211:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6212:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6213:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma)
6214:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6216:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6217:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
6218:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6219:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->TriggerHalfCpltCallback(htim);
6221:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #else
6222:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_TIM_TriggerHalfCpltCallback(htim);
6223:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6224:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6225:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6226:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6227:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Time Base configuration
6228:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx TIM peripheral
6229:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Structure TIM Base configuration structure
6230:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6231:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6232:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
6233:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6234:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr1;
6235:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr1 = TIMx->CR1;
6236:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6237:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set TIM Time Base Unit parameters ---------------------------------------*/
6238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
6239:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Select the Counter Mode */
6241:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
6242:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr1 |= Structure->CounterMode;
6243:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6244:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
6246:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6247:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the clock division */
6248:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr1 &= ~TIM_CR1_CKD;
6249:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr1 |= (uint32_t)Structure->ClockDivision;
6250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6251:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6252:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the auto-reload preload */
6253:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
6254:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6255:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CR1 = tmpcr1;
6256:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6257:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Autoreload value */
6258:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->ARR = (uint32_t)Structure->Period ;
6259:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6260:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Prescaler value */
6261:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->PSC = Structure->Prescaler;
6262:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
6264:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6265:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Repetition Counter value */
6266:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIMx->RCR = Structure->RepetitionCounter;
6267:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6268:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6269:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Generate an update event to reload the Prescaler
6270:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****      and the repetition counter (only for advanced timer) value immediately */
6271:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->EGR = TIM_EGR_UG;
6272:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6273:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6274:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6275:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Timer Output Compare 1 configuration
6276:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6277:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
6278:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6279:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6280:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
6281:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
  29              		.loc 1 6281 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
6282:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
  33              		.loc 1 6282 3 view .LVU1
6283:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
  34              		.loc 1 6283 3 view .LVU2
6284:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr2;
  35              		.loc 1 6284 3 view .LVU3
6285:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6286:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
6287:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
  36              		.loc 1 6287 3 view .LVU4
  37              		.loc 1 6287 14 is_stmt 0 view .LVU5
  38 0000 036A     		ldr	r3, [r0, #32]
  39 0002 23F00103 		bic	r3, r3, #1
  40 0006 0362     		str	r3, [r0, #32]
6288:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6289:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
6290:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
  41              		.loc 1 6290 3 is_stmt 1 view .LVU6
  42              		.loc 1 6290 11 is_stmt 0 view .LVU7
  43 0008 036A     		ldr	r3, [r0, #32]
  44              	.LVL1:
6291:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
6292:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
  45              		.loc 1 6292 3 is_stmt 1 view .LVU8
6281:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
  46              		.loc 1 6281 1 is_stmt 0 view .LVU9
  47 000a 70B5     		push	{r4, r5, r6, lr}
  48              		.cfi_def_cfa_offset 16
  49              		.cfi_offset 4, -16
  50              		.cfi_offset 5, -12
  51              		.cfi_offset 6, -8
  52              		.cfi_offset 14, -4
  53              		.loc 1 6292 10 view .LVU10
  54 000c 4468     		ldr	r4, [r0, #4]
  55              	.LVL2:
6293:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6294:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
6295:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR1;
  56              		.loc 1 6295 3 is_stmt 1 view .LVU11
  57              		.loc 1 6295 12 is_stmt 0 view .LVU12
  58 000e 8269     		ldr	r2, [r0, #24]
  59              	.LVL3:
6296:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6297:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Compare Mode Bits */
6298:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_OC1M;
  60              		.loc 1 6298 3 is_stmt 1 view .LVU13
6299:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_CC1S;
  61              		.loc 1 6299 3 view .LVU14
6300:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
6301:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx |= OC_Config->OCMode;
  62              		.loc 1 6301 12 is_stmt 0 view .LVU15
  63 0010 0D68     		ldr	r5, [r1]
6299:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_CC1S;
  64              		.loc 1 6299 12 view .LVU16
  65 0012 22F48032 		bic	r2, r2, #65536
  66              	.LVL4:
6299:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_CC1S;
  67              		.loc 1 6299 12 view .LVU17
  68 0016 22F07302 		bic	r2, r2, #115
  69              	.LVL5:
  70              		.loc 1 6301 3 is_stmt 1 view .LVU18
  71              		.loc 1 6301 12 is_stmt 0 view .LVU19
  72 001a 2A43     		orrs	r2, r2, r5
  73              	.LVL6:
6302:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6303:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Polarity level */
6304:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC1P;
  74              		.loc 1 6304 3 is_stmt 1 view .LVU20
6305:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
6306:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= OC_Config->OCPolarity;
  75              		.loc 1 6306 11 is_stmt 0 view .LVU21
  76 001c 8D68     		ldr	r5, [r1, #8]
6304:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
  77              		.loc 1 6304 11 view .LVU22
  78 001e 23F00203 		bic	r3, r3, #2
  79              	.LVL7:
  80              		.loc 1 6306 3 is_stmt 1 view .LVU23
  81              		.loc 1 6306 11 is_stmt 0 view .LVU24
  82 0022 2B43     		orrs	r3, r3, r5
  83              	.LVL8:
6307:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6308:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
  84              		.loc 1 6308 3 is_stmt 1 view .LVU25
  85              		.loc 1 6308 6 is_stmt 0 view .LVU26
  86 0024 1B4D     		ldr	r5, .L5
  87 0026 A842     		cmp	r0, r5
  88 0028 0FD0     		beq	.L2
  89              		.loc 1 6308 7 discriminator 1 view .LVU27
  90 002a 05F50065 		add	r5, r5, #2048
  91 002e A842     		cmp	r0, r5
  92 0030 0BD0     		beq	.L2
  93              		.loc 1 6308 7 discriminator 2 view .LVU28
  94 0032 05F54065 		add	r5, r5, #3072
  95 0036 A842     		cmp	r0, r5
  96 0038 07D0     		beq	.L2
  97              		.loc 1 6308 7 discriminator 3 view .LVU29
  98 003a 05F58065 		add	r5, r5, #1024
  99 003e A842     		cmp	r0, r5
 100 0040 03D0     		beq	.L2
 101              		.loc 1 6308 7 discriminator 4 view .LVU30
 102 0042 05F58065 		add	r5, r5, #1024
 103 0046 A842     		cmp	r0, r5
 104 0048 1ED1     		bne	.L3
 105              	.L2:
6309:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Check parameters */
6311:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 106              		.loc 1 6311 5 is_stmt 1 view .LVU31
6312:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6313:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N Polarity level */
6314:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC1NP;
 107              		.loc 1 6314 5 view .LVU32
6315:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Polarity */
6316:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer |= OC_Config->OCNPolarity;
 108              		.loc 1 6316 13 is_stmt 0 view .LVU33
 109 004a CD68     		ldr	r5, [r1, #12]
6314:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Polarity */
 110              		.loc 1 6314 13 view .LVU34
 111 004c 23F00803 		bic	r3, r3, #8
 112              	.LVL9:
 113              		.loc 1 6316 5 is_stmt 1 view .LVU35
 114              		.loc 1 6316 13 is_stmt 0 view .LVU36
 115 0050 2B43     		orrs	r3, r3, r5
 116              	.LVL10:
6317:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N State */
6318:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC1NE;
 117              		.loc 1 6318 5 is_stmt 1 view .LVU37
6319:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6320:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6321:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 118              		.loc 1 6321 6 is_stmt 0 view .LVU38
 119 0052 104D     		ldr	r5, .L5
 120 0054 A842     		cmp	r0, r5
6318:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 121              		.loc 1 6318 13 view .LVU39
 122 0056 23F00403 		bic	r3, r3, #4
 123              	.LVL11:
 124              		.loc 1 6321 3 is_stmt 1 view .LVU40
 125              		.loc 1 6321 6 is_stmt 0 view .LVU41
 126 005a 0FD0     		beq	.L4
 127              		.loc 1 6321 7 discriminator 1 view .LVU42
 128 005c 05F50065 		add	r5, r5, #2048
 129 0060 A842     		cmp	r0, r5
 130 0062 0BD0     		beq	.L4
 131              		.loc 1 6321 7 discriminator 2 view .LVU43
 132 0064 05F54065 		add	r5, r5, #3072
 133 0068 A842     		cmp	r0, r5
 134 006a 07D0     		beq	.L4
 135              		.loc 1 6321 7 discriminator 3 view .LVU44
 136 006c 05F58065 		add	r5, r5, #1024
 137 0070 A842     		cmp	r0, r5
 138 0072 03D0     		beq	.L4
 139              		.loc 1 6321 7 discriminator 4 view .LVU45
 140 0074 05F58065 		add	r5, r5, #1024
 141 0078 A842     		cmp	r0, r5
 142 007a 05D1     		bne	.L3
 143              	.L4:
6322:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6323:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Check parameters */
6324:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 144              		.loc 1 6324 5 is_stmt 1 view .LVU46
6325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 145              		.loc 1 6325 5 view .LVU47
6326:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6327:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
6328:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS1;
 146              		.loc 1 6328 5 view .LVU48
 147              	.LVL12:
6329:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS1N;
 148              		.loc 1 6329 5 view .LVU49
 149              		.loc 1 6329 12 is_stmt 0 view .LVU50
 150 007c 24F44075 		bic	r5, r4, #768
 151              	.LVL13:
6330:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
6331:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= OC_Config->OCIdleState;
 152              		.loc 1 6331 5 is_stmt 1 view .LVU51
6332:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Idle state */
6333:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= OC_Config->OCNIdleState;
 153              		.loc 1 6333 5 view .LVU52
 154              		.loc 1 6333 12 is_stmt 0 view .LVU53
 155 0080 D1E90546 		ldrd	r4, r6, [r1, #20]
 156 0084 3443     		orrs	r4, r4, r6
 157 0086 2C43     		orrs	r4, r4, r5
 158              	.LVL14:
 159              	.L3:
6334:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6335:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6336:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CR2 */
6337:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 160              		.loc 1 6337 3 is_stmt 1 view .LVU54
 161              		.loc 1 6337 13 is_stmt 0 view .LVU55
 162 0088 4460     		str	r4, [r0, #4]
6338:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6339:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR1 */
6340:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 163              		.loc 1 6340 3 is_stmt 1 view .LVU56
 164              		.loc 1 6340 15 is_stmt 0 view .LVU57
 165 008a 8261     		str	r2, [r0, #24]
6341:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6342:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
6343:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCR1 = OC_Config->Pulse;
 166              		.loc 1 6343 3 is_stmt 1 view .LVU58
 167              		.loc 1 6343 25 is_stmt 0 view .LVU59
 168 008c 4A68     		ldr	r2, [r1, #4]
 169              	.LVL15:
 170              		.loc 1 6343 14 view .LVU60
 171 008e 4263     		str	r2, [r0, #52]
 172              	.LVL16:
6344:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6345:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCER */
6346:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 173              		.loc 1 6346 3 is_stmt 1 view .LVU61
 174              		.loc 1 6346 14 is_stmt 0 view .LVU62
 175 0090 0362     		str	r3, [r0, #32]
6347:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 176              		.loc 1 6347 1 view .LVU63
 177 0092 70BD     		pop	{r4, r5, r6, pc}
 178              	.LVL17:
 179              	.L6:
 180              		.loc 1 6347 1 view .LVU64
 181              		.align	2
 182              	.L5:
 183 0094 002C0140 		.word	1073818624
 184              		.cfi_endproc
 185              	.LFE427:
 187              		.section	.text.TIM_OC3_SetConfig,"ax",%progbits
 188              		.align	1
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 192              		.fpu fpv4-sp-d16
 194              	TIM_OC3_SetConfig:
 195              	.LVL18:
 196              	.LFB429:
6348:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6349:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6350:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Timer Output Compare 2 configuration
6351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
6353:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6354:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6355:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
6356:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
6358:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
6359:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr2;
6360:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6361:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
6362:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC2E;
6363:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
6365:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
6366:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
6367:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
6368:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6369:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
6370:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR1;
6371:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6372:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
6373:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_OC2M;
6374:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_CC2S;
6375:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6376:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
6377:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx |= (OC_Config->OCMode << 8U);
6378:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6379:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Polarity level */
6380:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC2P;
6381:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
6382:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 4U);
6383:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
6385:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6386:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
6387:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6388:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N Polarity level */
6389:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC2NP;
6390:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Polarity */
6391:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer |= (OC_Config->OCNPolarity << 4U);
6392:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N State */
6393:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC2NE;
6394:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6395:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6396:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
6398:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6399:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Check parameters */
6400:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
6401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
6402:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6403:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
6404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS2;
6405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS2N;
6406:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
6407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 2U);
6408:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Idle state */
6409:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCNIdleState << 2U);
6410:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6411:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6412:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CR2 */
6413:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
6414:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6415:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR1 */
6416:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmrx;
6417:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6418:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
6419:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCR2 = OC_Config->Pulse;
6420:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6421:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCER */
6422:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
6423:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6424:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6425:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6426:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Timer Output Compare 3 configuration
6427:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6428:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
6429:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6430:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6431:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
6432:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 197              		.loc 1 6432 1 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
6433:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 201              		.loc 1 6433 3 view .LVU66
6434:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 202              		.loc 1 6434 3 view .LVU67
6435:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr2;
 203              		.loc 1 6435 3 view .LVU68
6436:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6437:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
6438:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC3E;
 204              		.loc 1 6438 3 view .LVU69
 205              		.loc 1 6438 14 is_stmt 0 view .LVU70
 206 0000 036A     		ldr	r3, [r0, #32]
 207 0002 23F48073 		bic	r3, r3, #256
 208 0006 0362     		str	r3, [r0, #32]
6439:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6440:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
6441:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 209              		.loc 1 6441 3 is_stmt 1 view .LVU71
 210              		.loc 1 6441 11 is_stmt 0 view .LVU72
 211 0008 036A     		ldr	r3, [r0, #32]
 212              	.LVL19:
6442:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
6443:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
 213              		.loc 1 6443 3 is_stmt 1 view .LVU73
6432:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 214              		.loc 1 6432 1 is_stmt 0 view .LVU74
 215 000a 70B5     		push	{r4, r5, r6, lr}
 216              		.cfi_def_cfa_offset 16
 217              		.cfi_offset 4, -16
 218              		.cfi_offset 5, -12
 219              		.cfi_offset 6, -8
 220              		.cfi_offset 14, -4
 221              		.loc 1 6443 10 view .LVU75
 222 000c 4468     		ldr	r4, [r0, #4]
 223              	.LVL20:
6444:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6445:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCMR2 register value */
6446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR2;
 224              		.loc 1 6446 3 is_stmt 1 view .LVU76
 225              		.loc 1 6446 12 is_stmt 0 view .LVU77
 226 000e C269     		ldr	r2, [r0, #28]
 227              	.LVL21:
6447:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6448:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
6449:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_OC3M;
 228              		.loc 1 6449 3 is_stmt 1 view .LVU78
6450:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC3S;
 229              		.loc 1 6450 3 view .LVU79
6451:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
6452:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx |= OC_Config->OCMode;
 230              		.loc 1 6452 12 is_stmt 0 view .LVU80
 231 0010 0D68     		ldr	r5, [r1]
6450:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC3S;
 232              		.loc 1 6450 12 view .LVU81
 233 0012 22F48032 		bic	r2, r2, #65536
 234              	.LVL22:
6450:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC3S;
 235              		.loc 1 6450 12 view .LVU82
 236 0016 22F07302 		bic	r2, r2, #115
 237              	.LVL23:
 238              		.loc 1 6452 3 is_stmt 1 view .LVU83
 239              		.loc 1 6452 12 is_stmt 0 view .LVU84
 240 001a 2A43     		orrs	r2, r2, r5
 241              	.LVL24:
6453:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6454:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Polarity level */
6455:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC3P;
 242              		.loc 1 6455 3 is_stmt 1 view .LVU85
6456:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
6457:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 8U);
 243              		.loc 1 6457 37 is_stmt 0 view .LVU86
 244 001c 8D68     		ldr	r5, [r1, #8]
6455:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
 245              		.loc 1 6455 11 view .LVU87
 246 001e 23F40073 		bic	r3, r3, #512
 247              	.LVL25:
 248              		.loc 1 6457 3 is_stmt 1 view .LVU88
 249              		.loc 1 6457 11 is_stmt 0 view .LVU89
 250 0022 43EA0523 		orr	r3, r3, r5, lsl #8
 251              	.LVL26:
6458:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6459:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 252              		.loc 1 6459 3 is_stmt 1 view .LVU90
 253              		.loc 1 6459 6 is_stmt 0 view .LVU91
 254 0026 164D     		ldr	r5, .L12
 255 0028 A842     		cmp	r0, r5
 256 002a 03D0     		beq	.L8
 257              		.loc 1 6459 7 discriminator 1 view .LVU92
 258 002c 05F50065 		add	r5, r5, #2048
 259 0030 A842     		cmp	r0, r5
 260 0032 0DD1     		bne	.L9
 261              	.L8:
6460:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6461:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 262              		.loc 1 6461 5 is_stmt 1 view .LVU93
6462:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6463:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N Polarity level */
6464:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC3NP;
 263              		.loc 1 6464 5 view .LVU94
6465:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Polarity */
6466:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer |= (OC_Config->OCNPolarity << 8U);
 264              		.loc 1 6466 40 is_stmt 0 view .LVU95
 265 0034 CD68     		ldr	r5, [r1, #12]
6464:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Polarity */
 266              		.loc 1 6464 13 view .LVU96
 267 0036 23F40063 		bic	r3, r3, #2048
 268              	.LVL27:
 269              		.loc 1 6466 5 is_stmt 1 view .LVU97
 270              		.loc 1 6466 13 is_stmt 0 view .LVU98
 271 003a 43EA0523 		orr	r3, r3, r5, lsl #8
 272              	.LVL28:
6467:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N State */
6468:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC3NE;
 273              		.loc 1 6468 5 is_stmt 1 view .LVU99
6469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6470:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6471:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 274              		.loc 1 6471 6 is_stmt 0 view .LVU100
 275 003e 104D     		ldr	r5, .L12
 276 0040 A842     		cmp	r0, r5
6468:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 277              		.loc 1 6468 13 view .LVU101
 278 0042 23F48063 		bic	r3, r3, #1024
 279              	.LVL29:
 280              		.loc 1 6471 3 is_stmt 1 view .LVU102
 281              		.loc 1 6471 6 is_stmt 0 view .LVU103
 282 0046 0ED0     		beq	.L10
 283              		.loc 1 6471 7 discriminator 1 view .LVU104
 284 0048 05F50065 		add	r5, r5, #2048
 285 004c A842     		cmp	r0, r5
 286 004e 0AD0     		beq	.L10
 287              	.L9:
 288              		.loc 1 6471 7 discriminator 2 view .LVU105
 289 0050 0C4D     		ldr	r5, .L12+4
 290 0052 A842     		cmp	r0, r5
 291 0054 07D0     		beq	.L10
 292              		.loc 1 6471 7 discriminator 3 view .LVU106
 293 0056 05F58065 		add	r5, r5, #1024
 294 005a A842     		cmp	r0, r5
 295 005c 03D0     		beq	.L10
 296              		.loc 1 6471 7 discriminator 4 view .LVU107
 297 005e 05F58065 		add	r5, r5, #1024
 298 0062 A842     		cmp	r0, r5
 299 0064 06D1     		bne	.L11
 300              	.L10:
6472:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6473:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Check parameters */
6474:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 301              		.loc 1 6474 5 is_stmt 1 view .LVU108
6475:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 302              		.loc 1 6475 5 view .LVU109
6476:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6477:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
6478:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS3;
 303              		.loc 1 6478 5 view .LVU110
 304              	.LVL30:
6479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS3N;
 305              		.loc 1 6479 5 view .LVU111
 306              		.loc 1 6479 12 is_stmt 0 view .LVU112
 307 0066 24F44055 		bic	r5, r4, #12288
 308              	.LVL31:
6480:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
6481:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 4U);
 309              		.loc 1 6481 5 is_stmt 1 view .LVU113
6482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Idle state */
6483:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 310              		.loc 1 6483 5 view .LVU114
 311              		.loc 1 6483 40 is_stmt 0 view .LVU115
 312 006a D1E90546 		ldrd	r4, r6, [r1, #20]
 313              		.loc 1 6483 12 view .LVU116
 314 006e 3443     		orrs	r4, r4, r6
 315 0070 45EA0414 		orr	r4, r5, r4, lsl #4
 316              	.LVL32:
 317              	.L11:
6484:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6485:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6486:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CR2 */
6487:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 318              		.loc 1 6487 3 is_stmt 1 view .LVU117
 319              		.loc 1 6487 13 is_stmt 0 view .LVU118
 320 0074 4460     		str	r4, [r0, #4]
6488:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6489:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR2 */
6490:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 321              		.loc 1 6490 3 is_stmt 1 view .LVU119
 322              		.loc 1 6490 15 is_stmt 0 view .LVU120
 323 0076 C261     		str	r2, [r0, #28]
6491:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6492:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
6493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCR3 = OC_Config->Pulse;
 324              		.loc 1 6493 3 is_stmt 1 view .LVU121
 325              		.loc 1 6493 25 is_stmt 0 view .LVU122
 326 0078 4A68     		ldr	r2, [r1, #4]
 327              	.LVL33:
 328              		.loc 1 6493 14 view .LVU123
 329 007a C263     		str	r2, [r0, #60]
 330              	.LVL34:
6494:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6495:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCER */
6496:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 331              		.loc 1 6496 3 is_stmt 1 view .LVU124
 332              		.loc 1 6496 14 is_stmt 0 view .LVU125
 333 007c 0362     		str	r3, [r0, #32]
6497:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 334              		.loc 1 6497 1 view .LVU126
 335 007e 70BD     		pop	{r4, r5, r6, pc}
 336              	.LVL35:
 337              	.L13:
 338              		.loc 1 6497 1 view .LVU127
 339              		.align	2
 340              	.L12:
 341 0080 002C0140 		.word	1073818624
 342 0084 00400140 		.word	1073823744
 343              		.cfi_endproc
 344              	.LFE429:
 346              		.section	.text.TIM_OC4_SetConfig,"ax",%progbits
 347              		.align	1
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 351              		.fpu fpv4-sp-d16
 353              	TIM_OC4_SetConfig:
 354              	.LVL36:
 355              	.LFB430:
6498:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6499:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6500:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Timer Output Compare 4 configuration
6501:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6502:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
6503:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6504:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6505:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
6506:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 356              		.loc 1 6506 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
6507:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 360              		.loc 1 6507 3 view .LVU129
6508:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 361              		.loc 1 6508 3 view .LVU130
6509:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr2;
 362              		.loc 1 6509 3 view .LVU131
6510:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6511:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
6512:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC4E;
 363              		.loc 1 6512 3 view .LVU132
 364              		.loc 1 6512 14 is_stmt 0 view .LVU133
 365 0000 036A     		ldr	r3, [r0, #32]
 366 0002 23F48053 		bic	r3, r3, #4096
 367 0006 0362     		str	r3, [r0, #32]
6513:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6514:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
6515:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 368              		.loc 1 6515 3 is_stmt 1 view .LVU134
 369              		.loc 1 6515 11 is_stmt 0 view .LVU135
 370 0008 036A     		ldr	r3, [r0, #32]
 371              	.LVL37:
6516:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
6517:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
 372              		.loc 1 6517 3 is_stmt 1 view .LVU136
6506:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 373              		.loc 1 6506 1 is_stmt 0 view .LVU137
 374 000a 70B5     		push	{r4, r5, r6, lr}
 375              		.cfi_def_cfa_offset 16
 376              		.cfi_offset 4, -16
 377              		.cfi_offset 5, -12
 378              		.cfi_offset 6, -8
 379              		.cfi_offset 14, -4
 380              		.loc 1 6517 10 view .LVU138
 381 000c 4468     		ldr	r4, [r0, #4]
 382              	.LVL38:
6518:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6519:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCMR2 register value */
6520:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR2;
 383              		.loc 1 6520 3 is_stmt 1 view .LVU139
 384              		.loc 1 6520 12 is_stmt 0 view .LVU140
 385 000e C269     		ldr	r2, [r0, #28]
 386              	.LVL39:
6521:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6522:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
6523:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_OC4M;
 387              		.loc 1 6523 3 is_stmt 1 view .LVU141
6524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC4S;
 388              		.loc 1 6524 3 view .LVU142
6525:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6526:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
6527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx |= (OC_Config->OCMode << 8U);
 389              		.loc 1 6527 34 is_stmt 0 view .LVU143
 390 0010 0D68     		ldr	r5, [r1]
6524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC4S;
 391              		.loc 1 6524 12 view .LVU144
 392 0012 22F08072 		bic	r2, r2, #16777216
 393              	.LVL40:
6524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC4S;
 394              		.loc 1 6524 12 view .LVU145
 395 0016 22F4E642 		bic	r2, r2, #29440
 396              	.LVL41:
 397              		.loc 1 6527 3 is_stmt 1 view .LVU146
 398              		.loc 1 6527 12 is_stmt 0 view .LVU147
 399 001a 42EA0522 		orr	r2, r2, r5, lsl #8
 400              	.LVL42:
6528:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6529:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Polarity level */
6530:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC4P;
 401              		.loc 1 6530 3 is_stmt 1 view .LVU148
6531:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
6532:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 12U);
 402              		.loc 1 6532 37 is_stmt 0 view .LVU149
 403 001e 8D68     		ldr	r5, [r1, #8]
6530:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
 404              		.loc 1 6530 11 view .LVU150
 405 0020 23F40053 		bic	r3, r3, #8192
 406              	.LVL43:
 407              		.loc 1 6532 3 is_stmt 1 view .LVU151
 408              		.loc 1 6532 11 is_stmt 0 view .LVU152
 409 0024 43EA0533 		orr	r3, r3, r5, lsl #12
 410              	.LVL44:
6533:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6534:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 411              		.loc 1 6534 3 is_stmt 1 view .LVU153
 412              		.loc 1 6534 6 is_stmt 0 view .LVU154
 413 0028 164D     		ldr	r5, .L19
 414 002a A842     		cmp	r0, r5
 415 002c 03D0     		beq	.L15
 416              		.loc 1 6534 7 discriminator 1 view .LVU155
 417 002e 05F50065 		add	r5, r5, #2048
 418 0032 A842     		cmp	r0, r5
 419 0034 0DD1     		bne	.L16
 420              	.L15:
6535:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6536:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 421              		.loc 1 6536 5 is_stmt 1 view .LVU156
6537:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6538:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N Polarity level */
6539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC4NP;
 422              		.loc 1 6539 5 view .LVU157
6540:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Polarity */
6541:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer |= (OC_Config->OCNPolarity << 12U);
 423              		.loc 1 6541 40 is_stmt 0 view .LVU158
 424 0036 CD68     		ldr	r5, [r1, #12]
6539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Polarity */
 425              		.loc 1 6539 13 view .LVU159
 426 0038 23F40043 		bic	r3, r3, #32768
 427              	.LVL45:
 428              		.loc 1 6541 5 is_stmt 1 view .LVU160
 429              		.loc 1 6541 13 is_stmt 0 view .LVU161
 430 003c 43EA0533 		orr	r3, r3, r5, lsl #12
 431              	.LVL46:
6542:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N State */
6543:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC4NE;
 432              		.loc 1 6543 5 is_stmt 1 view .LVU162
6544:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6545:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6546:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 433              		.loc 1 6546 6 is_stmt 0 view .LVU163
 434 0040 104D     		ldr	r5, .L19
 435 0042 A842     		cmp	r0, r5
6543:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 436              		.loc 1 6543 13 view .LVU164
 437 0044 23F48043 		bic	r3, r3, #16384
 438              	.LVL47:
 439              		.loc 1 6546 3 is_stmt 1 view .LVU165
 440              		.loc 1 6546 6 is_stmt 0 view .LVU166
 441 0048 0ED0     		beq	.L17
 442              		.loc 1 6546 7 discriminator 1 view .LVU167
 443 004a 05F50065 		add	r5, r5, #2048
 444 004e A842     		cmp	r0, r5
 445 0050 0AD0     		beq	.L17
 446              	.L16:
 447              		.loc 1 6546 7 discriminator 2 view .LVU168
 448 0052 0D4D     		ldr	r5, .L19+4
 449 0054 A842     		cmp	r0, r5
 450 0056 07D0     		beq	.L17
 451              		.loc 1 6546 7 discriminator 3 view .LVU169
 452 0058 05F58065 		add	r5, r5, #1024
 453 005c A842     		cmp	r0, r5
 454 005e 03D0     		beq	.L17
 455              		.loc 1 6546 7 discriminator 4 view .LVU170
 456 0060 05F58065 		add	r5, r5, #1024
 457 0064 A842     		cmp	r0, r5
 458 0066 06D1     		bne	.L18
 459              	.L17:
6547:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6548:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Check parameters */
6549:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 460              		.loc 1 6549 5 is_stmt 1 view .LVU171
6550:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 461              		.loc 1 6550 5 view .LVU172
6551:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6552:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output Compare IDLE State */
6553:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS4;
 462              		.loc 1 6553 5 view .LVU173
 463              	.LVL48:
6554:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output Compare N IDLE State */
6555:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS4N;
 464              		.loc 1 6555 5 view .LVU174
 465              		.loc 1 6555 12 is_stmt 0 view .LVU175
 466 0068 24F44045 		bic	r5, r4, #49152
 467              	.LVL49:
6556:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6557:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
6558:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 6U);
 468              		.loc 1 6558 5 is_stmt 1 view .LVU176
6559:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Idle state */
6560:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 469              		.loc 1 6560 5 view .LVU177
 470              		.loc 1 6560 40 is_stmt 0 view .LVU178
 471 006c D1E90546 		ldrd	r4, r6, [r1, #20]
 472              		.loc 1 6560 12 view .LVU179
 473 0070 3443     		orrs	r4, r4, r6
 474 0072 45EA8414 		orr	r4, r5, r4, lsl #6
 475              	.LVL50:
 476              	.L18:
6561:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6562:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6563:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CR2 */
6564:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 477              		.loc 1 6564 3 is_stmt 1 view .LVU180
 478              		.loc 1 6564 13 is_stmt 0 view .LVU181
 479 0076 4460     		str	r4, [r0, #4]
6565:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6566:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR2 */
6567:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 480              		.loc 1 6567 3 is_stmt 1 view .LVU182
 481              		.loc 1 6567 15 is_stmt 0 view .LVU183
 482 0078 C261     		str	r2, [r0, #28]
6568:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6569:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
6570:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCR4 = OC_Config->Pulse;
 483              		.loc 1 6570 3 is_stmt 1 view .LVU184
 484              		.loc 1 6570 25 is_stmt 0 view .LVU185
 485 007a 4A68     		ldr	r2, [r1, #4]
 486              	.LVL51:
 487              		.loc 1 6570 14 view .LVU186
 488 007c 0264     		str	r2, [r0, #64]
 489              	.LVL52:
6571:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6572:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCER */
6573:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 490              		.loc 1 6573 3 is_stmt 1 view .LVU187
 491              		.loc 1 6573 14 is_stmt 0 view .LVU188
 492 007e 0362     		str	r3, [r0, #32]
6574:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 493              		.loc 1 6574 1 view .LVU189
 494 0080 70BD     		pop	{r4, r5, r6, pc}
 495              	.LVL53:
 496              	.L20:
 497              		.loc 1 6574 1 view .LVU190
 498 0082 00BF     		.align	2
 499              	.L19:
 500 0084 002C0140 		.word	1073818624
 501 0088 00400140 		.word	1073823744
 502              		.cfi_endproc
 503              	.LFE430:
 505              		.section	.text.TIM_OC5_SetConfig,"ax",%progbits
 506              		.align	1
 507              		.syntax unified
 508              		.thumb
 509              		.thumb_func
 510              		.fpu fpv4-sp-d16
 512              	TIM_OC5_SetConfig:
 513              	.LVL54:
 514              	.LFB431:
6575:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6576:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6577:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Timer Output Compare 5 configuration
6578:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6579:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
6580:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6581:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6582:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
6583:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               TIM_OC_InitTypeDef *OC_Config)
6584:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 515              		.loc 1 6584 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
6585:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 519              		.loc 1 6585 3 view .LVU192
6586:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 520              		.loc 1 6586 3 view .LVU193
6587:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr2;
 521              		.loc 1 6587 3 view .LVU194
6588:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6589:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the output: Reset the CCxE Bit */
6590:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC5E;
 522              		.loc 1 6590 3 view .LVU195
 523              		.loc 1 6590 14 is_stmt 0 view .LVU196
 524 0000 036A     		ldr	r3, [r0, #32]
 525 0002 23F48033 		bic	r3, r3, #65536
 526 0006 0362     		str	r3, [r0, #32]
6591:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6592:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
6593:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 527              		.loc 1 6593 3 is_stmt 1 view .LVU197
 528              		.loc 1 6593 11 is_stmt 0 view .LVU198
 529 0008 036A     		ldr	r3, [r0, #32]
 530              	.LVL55:
6594:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
6595:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
 531              		.loc 1 6595 3 is_stmt 1 view .LVU199
6584:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 532              		.loc 1 6584 1 is_stmt 0 view .LVU200
 533 000a 30B5     		push	{r4, r5, lr}
 534              		.cfi_def_cfa_offset 12
 535              		.cfi_offset 4, -12
 536              		.cfi_offset 5, -8
 537              		.cfi_offset 14, -4
 538              		.loc 1 6595 10 view .LVU201
 539 000c 4468     		ldr	r4, [r0, #4]
 540              	.LVL56:
6596:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
6597:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR3;
 541              		.loc 1 6597 3 is_stmt 1 view .LVU202
 542              		.loc 1 6597 12 is_stmt 0 view .LVU203
 543 000e 026D     		ldr	r2, [r0, #80]
 544              	.LVL57:
6598:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6599:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Compare Mode Bits */
6600:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~(TIM_CCMR3_OC5M);
 545              		.loc 1 6600 3 is_stmt 1 view .LVU204
6601:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
6602:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx |= OC_Config->OCMode;
 546              		.loc 1 6602 12 is_stmt 0 view .LVU205
 547 0010 0D68     		ldr	r5, [r1]
6600:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
 548              		.loc 1 6600 12 view .LVU206
 549 0012 22F48032 		bic	r2, r2, #65536
 550              	.LVL58:
6600:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
 551              		.loc 1 6600 12 view .LVU207
 552 0016 22F07002 		bic	r2, r2, #112
 553              	.LVL59:
 554              		.loc 1 6602 3 is_stmt 1 view .LVU208
 555              		.loc 1 6602 12 is_stmt 0 view .LVU209
 556 001a 2A43     		orrs	r2, r2, r5
 557              	.LVL60:
6603:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6604:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Polarity level */
6605:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC5P;
 558              		.loc 1 6605 3 is_stmt 1 view .LVU210
6606:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
6607:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 16U);
 559              		.loc 1 6607 37 is_stmt 0 view .LVU211
 560 001c 8D68     		ldr	r5, [r1, #8]
6605:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
 561              		.loc 1 6605 11 view .LVU212
 562 001e 23F40033 		bic	r3, r3, #131072
 563              	.LVL61:
 564              		.loc 1 6607 3 is_stmt 1 view .LVU213
 565              		.loc 1 6607 11 is_stmt 0 view .LVU214
 566 0022 43EA0543 		orr	r3, r3, r5, lsl #16
 567              	.LVL62:
6608:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6609:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 568              		.loc 1 6609 3 is_stmt 1 view .LVU215
 569              		.loc 1 6609 6 is_stmt 0 view .LVU216
 570 0026 0F4D     		ldr	r5, .L24
 571 0028 A842     		cmp	r0, r5
 572 002a 0FD0     		beq	.L22
 573              		.loc 1 6609 7 discriminator 1 view .LVU217
 574 002c 05F50065 		add	r5, r5, #2048
 575 0030 A842     		cmp	r0, r5
 576 0032 0BD0     		beq	.L22
 577              		.loc 1 6609 7 discriminator 2 view .LVU218
 578 0034 05F54065 		add	r5, r5, #3072
 579 0038 A842     		cmp	r0, r5
 580 003a 07D0     		beq	.L22
 581              		.loc 1 6609 7 discriminator 3 view .LVU219
 582 003c 05F58065 		add	r5, r5, #1024
 583 0040 A842     		cmp	r0, r5
 584 0042 03D0     		beq	.L22
 585              		.loc 1 6609 7 discriminator 4 view .LVU220
 586 0044 05F58065 		add	r5, r5, #1024
 587 0048 A842     		cmp	r0, r5
 588 004a 04D1     		bne	.L23
 589              	.L22:
6610:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6611:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output Compare IDLE State */
6612:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS5;
 590              		.loc 1 6612 5 is_stmt 1 view .LVU221
6613:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
6614:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 8U);
 591              		.loc 1 6614 39 is_stmt 0 view .LVU222
 592 004c 4D69     		ldr	r5, [r1, #20]
6612:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
 593              		.loc 1 6612 12 view .LVU223
 594 004e 24F48034 		bic	r4, r4, #65536
 595              	.LVL63:
 596              		.loc 1 6614 5 is_stmt 1 view .LVU224
 597              		.loc 1 6614 12 is_stmt 0 view .LVU225
 598 0052 44EA0524 		orr	r4, r4, r5, lsl #8
 599              	.LVL64:
 600              	.L23:
6615:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6616:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CR2 */
6617:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 601              		.loc 1 6617 3 is_stmt 1 view .LVU226
 602              		.loc 1 6617 13 is_stmt 0 view .LVU227
 603 0056 4460     		str	r4, [r0, #4]
6618:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6619:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR3 */
6620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR3 = tmpccmrx;
 604              		.loc 1 6620 3 is_stmt 1 view .LVU228
 605              		.loc 1 6620 15 is_stmt 0 view .LVU229
 606 0058 0265     		str	r2, [r0, #80]
6621:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6622:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
6623:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCR5 = OC_Config->Pulse;
 607              		.loc 1 6623 3 is_stmt 1 view .LVU230
 608              		.loc 1 6623 25 is_stmt 0 view .LVU231
 609 005a 4A68     		ldr	r2, [r1, #4]
 610              	.LVL65:
 611              		.loc 1 6623 14 view .LVU232
 612 005c 8264     		str	r2, [r0, #72]
 613              	.LVL66:
6624:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6625:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCER */
6626:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 614              		.loc 1 6626 3 is_stmt 1 view .LVU233
 615              		.loc 1 6626 14 is_stmt 0 view .LVU234
 616 005e 0362     		str	r3, [r0, #32]
6627:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 617              		.loc 1 6627 1 view .LVU235
 618 0060 30BD     		pop	{r4, r5, pc}
 619              	.LVL67:
 620              	.L25:
 621              		.loc 1 6627 1 view .LVU236
 622 0062 00BF     		.align	2
 623              	.L24:
 624 0064 002C0140 		.word	1073818624
 625              		.cfi_endproc
 626              	.LFE431:
 628              		.section	.text.TIM_OC6_SetConfig,"ax",%progbits
 629              		.align	1
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv4-sp-d16
 635              	TIM_OC6_SetConfig:
 636              	.LVL68:
 637              	.LFB432:
6628:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6629:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6630:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Timer Output Compare 6 configuration
6631:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6632:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
6633:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6634:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6635:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
6636:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               TIM_OC_InitTypeDef *OC_Config)
6637:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 638              		.loc 1 6637 1 is_stmt 1 view -0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 0
 641              		@ frame_needed = 0, uses_anonymous_args = 0
6638:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 642              		.loc 1 6638 3 view .LVU238
6639:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 643              		.loc 1 6639 3 view .LVU239
6640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr2;
 644              		.loc 1 6640 3 view .LVU240
6641:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6642:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the output: Reset the CCxE Bit */
6643:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC6E;
 645              		.loc 1 6643 3 view .LVU241
 646              		.loc 1 6643 14 is_stmt 0 view .LVU242
 647 0000 036A     		ldr	r3, [r0, #32]
 648 0002 23F48013 		bic	r3, r3, #1048576
 649 0006 0362     		str	r3, [r0, #32]
6644:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6645:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
6646:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 650              		.loc 1 6646 3 is_stmt 1 view .LVU243
 651              		.loc 1 6646 11 is_stmt 0 view .LVU244
 652 0008 036A     		ldr	r3, [r0, #32]
 653              	.LVL69:
6647:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
6648:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
 654              		.loc 1 6648 3 is_stmt 1 view .LVU245
6637:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 655              		.loc 1 6637 1 is_stmt 0 view .LVU246
 656 000a 30B5     		push	{r4, r5, lr}
 657              		.cfi_def_cfa_offset 12
 658              		.cfi_offset 4, -12
 659              		.cfi_offset 5, -8
 660              		.cfi_offset 14, -4
 661              		.loc 1 6648 10 view .LVU247
 662 000c 4468     		ldr	r4, [r0, #4]
 663              	.LVL70:
6649:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
6650:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR3;
 664              		.loc 1 6650 3 is_stmt 1 view .LVU248
 665              		.loc 1 6650 12 is_stmt 0 view .LVU249
 666 000e 026D     		ldr	r2, [r0, #80]
 667              	.LVL71:
6651:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6652:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Compare Mode Bits */
6653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~(TIM_CCMR3_OC6M);
 668              		.loc 1 6653 3 is_stmt 1 view .LVU250
6654:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
6655:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx |= (OC_Config->OCMode << 8U);
 669              		.loc 1 6655 34 is_stmt 0 view .LVU251
 670 0010 0D68     		ldr	r5, [r1]
6653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
 671              		.loc 1 6653 12 view .LVU252
 672 0012 22F08072 		bic	r2, r2, #16777216
 673              	.LVL72:
6653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Output Compare Mode */
 674              		.loc 1 6653 12 view .LVU253
 675 0016 22F4E042 		bic	r2, r2, #28672
 676              	.LVL73:
 677              		.loc 1 6655 3 is_stmt 1 view .LVU254
 678              		.loc 1 6655 12 is_stmt 0 view .LVU255
 679 001a 42EA0522 		orr	r2, r2, r5, lsl #8
 680              	.LVL74:
6656:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6657:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Output Polarity level */
6658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 681              		.loc 1 6658 3 is_stmt 1 view .LVU256
6659:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
6660:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 20U);
 682              		.loc 1 6660 37 is_stmt 0 view .LVU257
 683 001e 8D68     		ldr	r5, [r1, #8]
6658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
 684              		.loc 1 6658 11 view .LVU258
 685 0020 23F40013 		bic	r3, r3, #2097152
 686              	.LVL75:
 687              		.loc 1 6660 3 is_stmt 1 view .LVU259
 688              		.loc 1 6660 11 is_stmt 0 view .LVU260
 689 0024 43EA0553 		orr	r3, r3, r5, lsl #20
 690              	.LVL76:
6661:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6662:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 691              		.loc 1 6662 3 is_stmt 1 view .LVU261
 692              		.loc 1 6662 6 is_stmt 0 view .LVU262
 693 0028 0E4D     		ldr	r5, .L29
 694 002a A842     		cmp	r0, r5
 695 002c 0FD0     		beq	.L27
 696              		.loc 1 6662 7 discriminator 1 view .LVU263
 697 002e 05F50065 		add	r5, r5, #2048
 698 0032 A842     		cmp	r0, r5
 699 0034 0BD0     		beq	.L27
 700              		.loc 1 6662 7 discriminator 2 view .LVU264
 701 0036 05F54065 		add	r5, r5, #3072
 702 003a A842     		cmp	r0, r5
 703 003c 07D0     		beq	.L27
 704              		.loc 1 6662 7 discriminator 3 view .LVU265
 705 003e 05F58065 		add	r5, r5, #1024
 706 0042 A842     		cmp	r0, r5
 707 0044 03D0     		beq	.L27
 708              		.loc 1 6662 7 discriminator 4 view .LVU266
 709 0046 05F58065 		add	r5, r5, #1024
 710 004a A842     		cmp	r0, r5
 711 004c 04D1     		bne	.L28
 712              	.L27:
6663:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6664:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output Compare IDLE State */
6665:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS6;
 713              		.loc 1 6665 5 is_stmt 1 view .LVU267
6666:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
6667:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 10U);
 714              		.loc 1 6667 39 is_stmt 0 view .LVU268
 715 004e 4D69     		ldr	r5, [r1, #20]
6665:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
 716              		.loc 1 6665 12 view .LVU269
 717 0050 24F48024 		bic	r4, r4, #262144
 718              	.LVL77:
 719              		.loc 1 6667 5 is_stmt 1 view .LVU270
 720              		.loc 1 6667 12 is_stmt 0 view .LVU271
 721 0054 44EA8524 		orr	r4, r4, r5, lsl #10
 722              	.LVL78:
 723              	.L28:
6668:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6669:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6670:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CR2 */
6671:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 724              		.loc 1 6671 3 is_stmt 1 view .LVU272
 725              		.loc 1 6671 13 is_stmt 0 view .LVU273
 726 0058 4460     		str	r4, [r0, #4]
6672:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6673:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR3 */
6674:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR3 = tmpccmrx;
 727              		.loc 1 6674 3 is_stmt 1 view .LVU274
 728              		.loc 1 6674 15 is_stmt 0 view .LVU275
 729 005a 0265     		str	r2, [r0, #80]
6675:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6676:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
6677:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCR6 = OC_Config->Pulse;
 730              		.loc 1 6677 3 is_stmt 1 view .LVU276
 731              		.loc 1 6677 25 is_stmt 0 view .LVU277
 732 005c 4A68     		ldr	r2, [r1, #4]
 733              	.LVL79:
 734              		.loc 1 6677 14 view .LVU278
 735 005e C264     		str	r2, [r0, #76]
 736              	.LVL80:
6678:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6679:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCER */
6680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 737              		.loc 1 6680 3 is_stmt 1 view .LVU279
 738              		.loc 1 6680 14 is_stmt 0 view .LVU280
 739 0060 0362     		str	r3, [r0, #32]
6681:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 740              		.loc 1 6681 1 view .LVU281
 741 0062 30BD     		pop	{r4, r5, pc}
 742              	.LVL81:
 743              	.L30:
 744              		.loc 1 6681 1 view .LVU282
 745              		.align	2
 746              	.L29:
 747 0064 002C0140 		.word	1073818624
 748              		.cfi_endproc
 749              	.LFE432:
 751              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 752              		.align	1
 753              		.weak	HAL_TIM_Base_MspInit
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 757              		.fpu fpv4-sp-d16
 759              	HAL_TIM_Base_MspInit:
 760              	.LVL82:
 761              	.LFB327:
 363:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 762              		.loc 1 363 1 is_stmt 1 view -0
 763              		.cfi_startproc
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 766              		@ link register save eliminated.
 365:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 767              		.loc 1 365 3 view .LVU284
 370:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 768              		.loc 1 370 1 is_stmt 0 view .LVU285
 769 0000 7047     		bx	lr
 770              		.cfi_endproc
 771              	.LFE327:
 773              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 774              		.align	1
 775              		.weak	HAL_TIM_Base_MspDeInit
 776              		.syntax unified
 777              		.thumb
 778              		.thumb_func
 779              		.fpu fpv4-sp-d16
 781              	HAL_TIM_Base_MspDeInit:
 782              	.LFB444:
 783              		.cfi_startproc
 784              		@ args = 0, pretend = 0, frame = 0
 785              		@ frame_needed = 0, uses_anonymous_args = 0
 786              		@ link register save eliminated.
 787 0000 7047     		bx	lr
 788              		.cfi_endproc
 789              	.LFE444:
 791              		.section	.text.HAL_TIM_Base_DeInit,"ax",%progbits
 792              		.align	1
 793              		.global	HAL_TIM_Base_DeInit
 794              		.syntax unified
 795              		.thumb
 796              		.thumb_func
 797              		.fpu fpv4-sp-d16
 799              	HAL_TIM_Base_DeInit:
 800              	.LVL83:
 801              	.LFB326:
 327:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 802              		.loc 1 327 1 is_stmt 1 view -0
 803              		.cfi_startproc
 804              		@ args = 0, pretend = 0, frame = 0
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 329:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 806              		.loc 1 329 3 view .LVU287
 331:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 807              		.loc 1 331 3 view .LVU288
 331:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 808              		.loc 1 331 15 is_stmt 0 view .LVU289
 809 0000 0223     		movs	r3, #2
 327:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 810              		.loc 1 327 1 view .LVU290
 811 0002 10B5     		push	{r4, lr}
 812              		.cfi_def_cfa_offset 8
 813              		.cfi_offset 4, -8
 814              		.cfi_offset 14, -4
 331:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 815              		.loc 1 331 15 view .LVU291
 816 0004 80F83D30 		strb	r3, [r0, #61]
 334:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 817              		.loc 1 334 3 is_stmt 1 view .LVU292
 334:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 818              		.loc 1 334 3 view .LVU293
 819 0008 0368     		ldr	r3, [r0]
 820 000a 196A     		ldr	r1, [r3, #32]
 821 000c 41F21112 		movw	r2, #4369
 822 0010 1142     		tst	r1, r2
 327:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 823              		.loc 1 327 1 is_stmt 0 view .LVU294
 824 0012 0446     		mov	r4, r0
 334:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 825              		.loc 1 334 3 view .LVU295
 826 0014 08D1     		bne	.L34
 334:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 827              		.loc 1 334 3 is_stmt 1 discriminator 1 view .LVU296
 828 0016 196A     		ldr	r1, [r3, #32]
 829 0018 44F24442 		movw	r2, #17476
 830 001c 1142     		tst	r1, r2
 334:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 831              		.loc 1 334 3 discriminator 1 view .LVU297
 832 001e 02BF     		ittt	eq
 833 0020 1A68     		ldreq	r2, [r3]
 834 0022 22F00102 		biceq	r2, r2, #1
 835 0026 1A60     		streq	r2, [r3]
 836              	.L34:
 345:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 837              		.loc 1 345 3 view .LVU298
 838 0028 2046     		mov	r0, r4
 839              	.LVL84:
 345:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 840              		.loc 1 345 3 is_stmt 0 view .LVU299
 841 002a FFF7FEFF 		bl	HAL_TIM_Base_MspDeInit
 842              	.LVL85:
 349:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 843              		.loc 1 349 3 is_stmt 1 view .LVU300
 349:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 844              		.loc 1 349 15 is_stmt 0 view .LVU301
 845 002e 0020     		movs	r0, #0
 846 0030 84F83D00 		strb	r0, [r4, #61]
 352:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 847              		.loc 1 352 3 is_stmt 1 view .LVU302
 352:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 848              		.loc 1 352 3 view .LVU303
 849 0034 84F83C00 		strb	r0, [r4, #60]
 354:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 850              		.loc 1 354 3 view .LVU304
 355:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 851              		.loc 1 355 1 is_stmt 0 view .LVU305
 852 0038 10BD     		pop	{r4, pc}
 355:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 853              		.loc 1 355 1 view .LVU306
 854              		.cfi_endproc
 855              	.LFE326:
 857              		.section	.text.HAL_TIM_Base_Start,"ax",%progbits
 858              		.align	1
 859              		.global	HAL_TIM_Base_Start
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 863              		.fpu fpv4-sp-d16
 865              	HAL_TIM_Base_Start:
 866              	.LVL86:
 867              	.LFB329:
 394:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 868              		.loc 1 394 1 is_stmt 1 view -0
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 0
 871              		@ frame_needed = 0, uses_anonymous_args = 0
 872              		@ link register save eliminated.
 395:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 873              		.loc 1 395 3 view .LVU308
 398:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 874              		.loc 1 398 3 view .LVU309
 401:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 875              		.loc 1 401 3 view .LVU310
 401:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 876              		.loc 1 401 15 is_stmt 0 view .LVU311
 877 0000 0223     		movs	r3, #2
 404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 878              		.loc 1 404 17 view .LVU312
 879 0002 0268     		ldr	r2, [r0]
 401:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 880              		.loc 1 401 15 view .LVU313
 881 0004 80F83D30 		strb	r3, [r0, #61]
 404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 882              		.loc 1 404 3 is_stmt 1 view .LVU314
 404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 883              		.loc 1 404 27 is_stmt 0 view .LVU315
 884 0008 9168     		ldr	r1, [r2, #8]
 404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 885              		.loc 1 404 11 view .LVU316
 886 000a 084B     		ldr	r3, .L43
 887 000c 0B40     		ands	r3, r3, r1
 888              	.LVL87:
 405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 889              		.loc 1 405 3 is_stmt 1 view .LVU317
 405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 890              		.loc 1 405 6 is_stmt 0 view .LVU318
 891 000e 062B     		cmp	r3, #6
 892 0010 06D0     		beq	.L36
 405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 893              		.loc 1 405 7 discriminator 1 view .LVU319
 894 0012 B3F5803F 		cmp	r3, #65536
 407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 895              		.loc 1 407 5 is_stmt 1 discriminator 1 view .LVU320
 896 0016 1EBF     		ittt	ne
 897 0018 1368     		ldrne	r3, [r2]
 898              	.LVL88:
 407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 899              		.loc 1 407 5 is_stmt 0 discriminator 1 view .LVU321
 900 001a 43F00103 		orrne	r3, r3, #1
 901 001e 1360     		strne	r3, [r2]
 902              	.L36:
 411:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 903              		.loc 1 411 3 is_stmt 1 view .LVU322
 411:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 904              		.loc 1 411 15 is_stmt 0 view .LVU323
 905 0020 0123     		movs	r3, #1
 906 0022 80F83D30 		strb	r3, [r0, #61]
 414:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 907              		.loc 1 414 3 is_stmt 1 view .LVU324
 415:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 908              		.loc 1 415 1 is_stmt 0 view .LVU325
 909 0026 0020     		movs	r0, #0
 910              	.LVL89:
 415:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 911              		.loc 1 415 1 view .LVU326
 912 0028 7047     		bx	lr
 913              	.L44:
 914 002a 00BF     		.align	2
 915              	.L43:
 916 002c 07000100 		.word	65543
 917              		.cfi_endproc
 918              	.LFE329:
 920              		.section	.text.HAL_TIM_Base_Stop,"ax",%progbits
 921              		.align	1
 922              		.global	HAL_TIM_Base_Stop
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu fpv4-sp-d16
 928              	HAL_TIM_Base_Stop:
 929              	.LVL90:
 930              	.LFB330:
 423:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 931              		.loc 1 423 1 is_stmt 1 view -0
 932              		.cfi_startproc
 933              		@ args = 0, pretend = 0, frame = 0
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 935              		@ link register save eliminated.
 425:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 936              		.loc 1 425 3 view .LVU328
 428:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 937              		.loc 1 428 3 view .LVU329
 428:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 938              		.loc 1 428 15 is_stmt 0 view .LVU330
 939 0000 0223     		movs	r3, #2
 940 0002 80F83D30 		strb	r3, [r0, #61]
 431:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 941              		.loc 1 431 3 is_stmt 1 view .LVU331
 431:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 942              		.loc 1 431 3 view .LVU332
 943 0006 0368     		ldr	r3, [r0]
 944 0008 196A     		ldr	r1, [r3, #32]
 945 000a 41F21112 		movw	r2, #4369
 946 000e 1142     		tst	r1, r2
 947 0010 08D1     		bne	.L46
 431:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 948              		.loc 1 431 3 discriminator 1 view .LVU333
 949 0012 196A     		ldr	r1, [r3, #32]
 950 0014 44F24442 		movw	r2, #17476
 951 0018 1142     		tst	r1, r2
 431:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 952              		.loc 1 431 3 discriminator 1 view .LVU334
 953 001a 02BF     		ittt	eq
 954 001c 1A68     		ldreq	r2, [r3]
 955 001e 22F00102 		biceq	r2, r2, #1
 956 0022 1A60     		streq	r2, [r3]
 957              	.L46:
 434:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 958              		.loc 1 434 3 view .LVU335
 434:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 959              		.loc 1 434 15 is_stmt 0 view .LVU336
 960 0024 0123     		movs	r3, #1
 961 0026 80F83D30 		strb	r3, [r0, #61]
 437:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 962              		.loc 1 437 3 is_stmt 1 view .LVU337
 438:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 963              		.loc 1 438 1 is_stmt 0 view .LVU338
 964 002a 0020     		movs	r0, #0
 965              	.LVL91:
 438:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 966              		.loc 1 438 1 view .LVU339
 967 002c 7047     		bx	lr
 968              		.cfi_endproc
 969              	.LFE330:
 971              		.section	.text.HAL_TIM_Base_Start_IT,"ax",%progbits
 972              		.align	1
 973              		.global	HAL_TIM_Base_Start_IT
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 977              		.fpu fpv4-sp-d16
 979              	HAL_TIM_Base_Start_IT:
 980              	.LVL92:
 981              	.LFB331:
 446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 982              		.loc 1 446 1 is_stmt 1 view -0
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 0
 985              		@ frame_needed = 0, uses_anonymous_args = 0
 986              		@ link register save eliminated.
 447:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 987              		.loc 1 447 3 view .LVU341
 450:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 988              		.loc 1 450 3 view .LVU342
 453:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 989              		.loc 1 453 3 view .LVU343
 990 0000 0368     		ldr	r3, [r0]
 991 0002 DA68     		ldr	r2, [r3, #12]
 992 0004 42F00102 		orr	r2, r2, #1
 993 0008 DA60     		str	r2, [r3, #12]
 456:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 994              		.loc 1 456 3 view .LVU344
 456:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 995              		.loc 1 456 27 is_stmt 0 view .LVU345
 996 000a 9968     		ldr	r1, [r3, #8]
 456:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 997              		.loc 1 456 11 view .LVU346
 998 000c 064A     		ldr	r2, .L55
 999 000e 0A40     		ands	r2, r2, r1
 1000              	.LVL93:
 457:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1001              		.loc 1 457 3 is_stmt 1 view .LVU347
 457:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1002              		.loc 1 457 6 is_stmt 0 view .LVU348
 1003 0010 062A     		cmp	r2, #6
 1004 0012 06D0     		beq	.L48
 457:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1005              		.loc 1 457 7 discriminator 1 view .LVU349
 1006 0014 B2F5803F 		cmp	r2, #65536
 459:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1007              		.loc 1 459 5 is_stmt 1 discriminator 1 view .LVU350
 1008 0018 1EBF     		ittt	ne
 1009 001a 1A68     		ldrne	r2, [r3]
 1010              	.LVL94:
 459:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1011              		.loc 1 459 5 is_stmt 0 discriminator 1 view .LVU351
 1012 001c 42F00102 		orrne	r2, r2, #1
 1013 0020 1A60     		strne	r2, [r3]
 1014              	.L48:
 463:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 1015              		.loc 1 463 3 is_stmt 1 view .LVU352
 464:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1016              		.loc 1 464 1 is_stmt 0 view .LVU353
 1017 0022 0020     		movs	r0, #0
 1018              	.LVL95:
 464:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1019              		.loc 1 464 1 view .LVU354
 1020 0024 7047     		bx	lr
 1021              	.L56:
 1022 0026 00BF     		.align	2
 1023              	.L55:
 1024 0028 07000100 		.word	65543
 1025              		.cfi_endproc
 1026              	.LFE331:
 1028              		.section	.text.HAL_TIM_Base_Stop_IT,"ax",%progbits
 1029              		.align	1
 1030              		.global	HAL_TIM_Base_Stop_IT
 1031              		.syntax unified
 1032              		.thumb
 1033              		.thumb_func
 1034              		.fpu fpv4-sp-d16
 1036              	HAL_TIM_Base_Stop_IT:
 1037              	.LVL96:
 1038              	.LFB332:
 472:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1039              		.loc 1 472 1 is_stmt 1 view -0
 1040              		.cfi_startproc
 1041              		@ args = 0, pretend = 0, frame = 0
 1042              		@ frame_needed = 0, uses_anonymous_args = 0
 1043              		@ link register save eliminated.
 474:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the TIM Update interrupt */
 1044              		.loc 1 474 3 view .LVU356
 476:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1045              		.loc 1 476 3 view .LVU357
 1046 0000 0368     		ldr	r3, [r0]
 1047 0002 DA68     		ldr	r2, [r3, #12]
 1048 0004 22F00102 		bic	r2, r2, #1
 1049 0008 DA60     		str	r2, [r3, #12]
 479:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1050              		.loc 1 479 3 view .LVU358
 479:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1051              		.loc 1 479 3 view .LVU359
 1052 000a 196A     		ldr	r1, [r3, #32]
 1053 000c 41F21112 		movw	r2, #4369
 1054 0010 1142     		tst	r1, r2
 1055 0012 08D1     		bne	.L58
 479:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1056              		.loc 1 479 3 discriminator 1 view .LVU360
 1057 0014 196A     		ldr	r1, [r3, #32]
 1058 0016 44F24442 		movw	r2, #17476
 1059 001a 1142     		tst	r1, r2
 479:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1060              		.loc 1 479 3 discriminator 1 view .LVU361
 1061 001c 02BF     		ittt	eq
 1062 001e 1A68     		ldreq	r2, [r3]
 1063 0020 22F00102 		biceq	r2, r2, #1
 1064 0024 1A60     		streq	r2, [r3]
 1065              	.L58:
 482:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 1066              		.loc 1 482 3 view .LVU362
 483:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1067              		.loc 1 483 1 is_stmt 0 view .LVU363
 1068 0026 0020     		movs	r0, #0
 1069              	.LVL97:
 483:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1070              		.loc 1 483 1 view .LVU364
 1071 0028 7047     		bx	lr
 1072              		.cfi_endproc
 1073              	.LFE332:
 1075              		.section	.text.HAL_TIM_Base_Start_DMA,"ax",%progbits
 1076              		.align	1
 1077              		.global	HAL_TIM_Base_Start_DMA
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1081              		.fpu fpv4-sp-d16
 1083              	HAL_TIM_Base_Start_DMA:
 1084              	.LVL98:
 1085              	.LFB333:
 493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 1086              		.loc 1 493 1 is_stmt 1 view -0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 494:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1090              		.loc 1 494 3 view .LVU366
 497:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1091              		.loc 1 497 3 view .LVU367
 499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1092              		.loc 1 499 3 view .LVU368
 493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 1093              		.loc 1 493 1 is_stmt 0 view .LVU369
 1094 0000 10B5     		push	{r4, lr}
 1095              		.cfi_def_cfa_offset 8
 1096              		.cfi_offset 4, -8
 1097              		.cfi_offset 14, -4
 493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 1098              		.loc 1 493 1 view .LVU370
 1099 0002 0446     		mov	r4, r0
 499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1100              		.loc 1 499 11 view .LVU371
 1101 0004 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 1102              	.LVL99:
 499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1103              		.loc 1 499 11 view .LVU372
 1104 0008 C0B2     		uxtb	r0, r0
 499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1105              		.loc 1 499 6 view .LVU373
 1106 000a 0228     		cmp	r0, #2
 493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 1107              		.loc 1 493 1 view .LVU374
 1108 000c 1346     		mov	r3, r2
 499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1109              		.loc 1 499 6 view .LVU375
 1110 000e 06D0     		beq	.L60
 503:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1111              		.loc 1 503 8 is_stmt 1 view .LVU376
 503:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1112              		.loc 1 503 16 is_stmt 0 view .LVU377
 1113 0010 94F83D20 		ldrb	r2, [r4, #61]	@ zero_extendqisi2
 1114              	.LVL100:
 503:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1115              		.loc 1 503 11 view .LVU378
 1116 0014 012A     		cmp	r2, #1
 1117 0016 06D1     		bne	.L61
 505:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 1118              		.loc 1 505 5 is_stmt 1 view .LVU379
 505:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 1119              		.loc 1 505 8 is_stmt 0 view .LVU380
 1120 0018 11B9     		cbnz	r1, .L62
 505:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 1121              		.loc 1 505 25 discriminator 1 view .LVU381
 1122 001a 0BB1     		cbz	r3, .L62
 1123              	.LVL101:
 1124              	.L63:
 507:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 1125              		.loc 1 507 14 view .LVU382
 1126 001c 0120     		movs	r0, #1
 1127              	.L60:
 544:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1128              		.loc 1 544 1 view .LVU383
 1129 001e 10BD     		pop	{r4, pc}
 1130              	.LVL102:
 1131              	.L62:
 511:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 1132              		.loc 1 511 7 is_stmt 1 view .LVU384
 511:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 1133              		.loc 1 511 19 is_stmt 0 view .LVU385
 1134 0020 0222     		movs	r2, #2
 1135 0022 84F83D20 		strb	r2, [r4, #61]
 1136              	.L61:
 517:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1137              		.loc 1 517 3 is_stmt 1 view .LVU386
 520:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 1138              		.loc 1 520 3 view .LVU387
 520:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 1139              		.loc 1 520 13 is_stmt 0 view .LVU388
 1140 0026 206A     		ldr	r0, [r4, #32]
 520:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 1141              		.loc 1 520 51 view .LVU389
 1142 0028 0E4A     		ldr	r2, .L74
 1143 002a C262     		str	r2, [r0, #44]
 521:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1144              		.loc 1 521 3 is_stmt 1 view .LVU390
 521:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1145              		.loc 1 521 55 is_stmt 0 view .LVU391
 1146 002c 0E4A     		ldr	r2, .L74+4
 1147 002e 0263     		str	r2, [r0, #48]
 524:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1148              		.loc 1 524 3 is_stmt 1 view .LVU392
 524:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1149              		.loc 1 524 52 is_stmt 0 view .LVU393
 1150 0030 0E4A     		ldr	r2, .L74+8
 1151 0032 4263     		str	r2, [r0, #52]
 527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1152              		.loc 1 527 3 is_stmt 1 view .LVU394
 527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1153              		.loc 1 527 82 is_stmt 0 view .LVU395
 1154 0034 2268     		ldr	r2, [r4]
 527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1155              		.loc 1 527 7 view .LVU396
 1156 0036 2C32     		adds	r2, r2, #44
 1157 0038 FFF7FEFF 		bl	HAL_DMA_Start_IT
 1158              	.LVL103:
 527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1159              		.loc 1 527 6 view .LVU397
 1160 003c 0028     		cmp	r0, #0
 1161 003e EDD1     		bne	.L63
 533:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1162              		.loc 1 533 3 is_stmt 1 view .LVU398
 1163 0040 2368     		ldr	r3, [r4]
 1164 0042 DA68     		ldr	r2, [r3, #12]
 1165 0044 42F48072 		orr	r2, r2, #256
 1166 0048 DA60     		str	r2, [r3, #12]
 536:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 1167              		.loc 1 536 3 view .LVU399
 536:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 1168              		.loc 1 536 27 is_stmt 0 view .LVU400
 1169 004a 9968     		ldr	r1, [r3, #8]
 536:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 1170              		.loc 1 536 11 view .LVU401
 1171 004c 084A     		ldr	r2, .L74+12
 1172 004e 0A40     		ands	r2, r2, r1
 1173              	.LVL104:
 537:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1174              		.loc 1 537 3 is_stmt 1 view .LVU402
 537:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1175              		.loc 1 537 6 is_stmt 0 view .LVU403
 1176 0050 062A     		cmp	r2, #6
 1177 0052 E4D0     		beq	.L60
 537:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1178              		.loc 1 537 7 discriminator 1 view .LVU404
 1179 0054 B2F5803F 		cmp	r2, #65536
 539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1180              		.loc 1 539 5 is_stmt 1 discriminator 1 view .LVU405
 1181 0058 1EBF     		ittt	ne
 1182 005a 1A68     		ldrne	r2, [r3]
 1183              	.LVL105:
 539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1184              		.loc 1 539 5 is_stmt 0 discriminator 1 view .LVU406
 1185 005c 42F00102 		orrne	r2, r2, #1
 1186 0060 1A60     		strne	r2, [r3]
 1187 0062 DCE7     		b	.L60
 1188              	.L75:
 1189              		.align	2
 1190              	.L74:
 1191 0064 00000000 		.word	TIM_DMAPeriodElapsedCplt
 1192 0068 00000000 		.word	TIM_DMAPeriodElapsedHalfCplt
 1193 006c 00000000 		.word	TIM_DMAError
 1194 0070 07000100 		.word	65543
 1195              		.cfi_endproc
 1196              	.LFE333:
 1198              		.section	.text.HAL_TIM_Base_Stop_DMA,"ax",%progbits
 1199              		.align	1
 1200              		.global	HAL_TIM_Base_Stop_DMA
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1204              		.fpu fpv4-sp-d16
 1206              	HAL_TIM_Base_Stop_DMA:
 1207              	.LVL106:
 1208              	.LFB334:
 552:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1209              		.loc 1 552 1 is_stmt 1 view -0
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 0
 1212              		@ frame_needed = 0, uses_anonymous_args = 0
 554:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1213              		.loc 1 554 3 view .LVU408
 557:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1214              		.loc 1 557 3 view .LVU409
 1215 0000 0268     		ldr	r2, [r0]
 1216 0002 D368     		ldr	r3, [r2, #12]
 552:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1217              		.loc 1 552 1 is_stmt 0 view .LVU410
 1218 0004 10B5     		push	{r4, lr}
 1219              		.cfi_def_cfa_offset 8
 1220              		.cfi_offset 4, -8
 1221              		.cfi_offset 14, -4
 557:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1222              		.loc 1 557 3 view .LVU411
 1223 0006 23F48073 		bic	r3, r3, #256
 552:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1224              		.loc 1 552 1 view .LVU412
 1225 000a 0446     		mov	r4, r0
 557:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1226              		.loc 1 557 3 view .LVU413
 1227 000c D360     		str	r3, [r2, #12]
 559:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1228              		.loc 1 559 3 is_stmt 1 view .LVU414
 559:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1229              		.loc 1 559 9 is_stmt 0 view .LVU415
 1230 000e 006A     		ldr	r0, [r0, #32]
 1231              	.LVL107:
 559:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1232              		.loc 1 559 9 view .LVU416
 1233 0010 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 1234              	.LVL108:
 562:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1235              		.loc 1 562 3 is_stmt 1 view .LVU417
 562:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1236              		.loc 1 562 3 view .LVU418
 1237 0014 2368     		ldr	r3, [r4]
 1238 0016 196A     		ldr	r1, [r3, #32]
 1239 0018 41F21112 		movw	r2, #4369
 1240 001c 1142     		tst	r1, r2
 1241 001e 08D1     		bne	.L77
 562:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1242              		.loc 1 562 3 discriminator 1 view .LVU419
 1243 0020 196A     		ldr	r1, [r3, #32]
 1244 0022 44F24442 		movw	r2, #17476
 1245 0026 1142     		tst	r1, r2
 562:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1246              		.loc 1 562 3 discriminator 1 view .LVU420
 1247 0028 02BF     		ittt	eq
 1248 002a 1A68     		ldreq	r2, [r3]
 1249 002c 22F00102 		biceq	r2, r2, #1
 1250 0030 1A60     		streq	r2, [r3]
 1251              	.L77:
 565:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1252              		.loc 1 565 3 view .LVU421
 565:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1253              		.loc 1 565 15 is_stmt 0 view .LVU422
 1254 0032 0123     		movs	r3, #1
 1255 0034 84F83D30 		strb	r3, [r4, #61]
 568:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 1256              		.loc 1 568 3 is_stmt 1 view .LVU423
 569:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1257              		.loc 1 569 1 is_stmt 0 view .LVU424
 1258 0038 0020     		movs	r0, #0
 1259 003a 10BD     		pop	{r4, pc}
 569:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1260              		.loc 1 569 1 view .LVU425
 1261              		.cfi_endproc
 1262              	.LFE334:
 1264              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 1265              		.align	1
 1266              		.weak	HAL_TIM_OC_MspInit
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1270              		.fpu fpv4-sp-d16
 1272              	HAL_TIM_OC_MspInit:
 1273              	.LFB446:
 1274              		.cfi_startproc
 1275              		@ args = 0, pretend = 0, frame = 0
 1276              		@ frame_needed = 0, uses_anonymous_args = 0
 1277              		@ link register save eliminated.
 1278 0000 7047     		bx	lr
 1279              		.cfi_endproc
 1280              	.LFE446:
 1282              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 1283              		.align	1
 1284              		.weak	HAL_TIM_OC_MspDeInit
 1285              		.syntax unified
 1286              		.thumb
 1287              		.thumb_func
 1288              		.fpu fpv4-sp-d16
 1290              	HAL_TIM_OC_MspDeInit:
 1291              	.LFB448:
 1292              		.cfi_startproc
 1293              		@ args = 0, pretend = 0, frame = 0
 1294              		@ frame_needed = 0, uses_anonymous_args = 0
 1295              		@ link register save eliminated.
 1296 0000 7047     		bx	lr
 1297              		.cfi_endproc
 1298              	.LFE448:
 1300              		.section	.text.HAL_TIM_OC_DeInit,"ax",%progbits
 1301              		.align	1
 1302              		.global	HAL_TIM_OC_DeInit
 1303              		.syntax unified
 1304              		.thumb
 1305              		.thumb_func
 1306              		.fpu fpv4-sp-d16
 1308              	HAL_TIM_OC_DeInit:
 1309              	.LVL109:
 1310              	.LFB336:
 659:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1311              		.loc 1 659 1 is_stmt 1 view -0
 1312              		.cfi_startproc
 1313              		@ args = 0, pretend = 0, frame = 0
 1314              		@ frame_needed = 0, uses_anonymous_args = 0
 661:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1315              		.loc 1 661 3 view .LVU427
 663:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1316              		.loc 1 663 3 view .LVU428
 663:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1317              		.loc 1 663 15 is_stmt 0 view .LVU429
 1318 0000 0223     		movs	r3, #2
 659:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1319              		.loc 1 659 1 view .LVU430
 1320 0002 10B5     		push	{r4, lr}
 1321              		.cfi_def_cfa_offset 8
 1322              		.cfi_offset 4, -8
 1323              		.cfi_offset 14, -4
 663:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1324              		.loc 1 663 15 view .LVU431
 1325 0004 80F83D30 		strb	r3, [r0, #61]
 666:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1326              		.loc 1 666 3 is_stmt 1 view .LVU432
 666:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1327              		.loc 1 666 3 view .LVU433
 1328 0008 0368     		ldr	r3, [r0]
 1329 000a 196A     		ldr	r1, [r3, #32]
 1330 000c 41F21112 		movw	r2, #4369
 1331 0010 1142     		tst	r1, r2
 659:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1332              		.loc 1 659 1 is_stmt 0 view .LVU434
 1333 0012 0446     		mov	r4, r0
 666:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1334              		.loc 1 666 3 view .LVU435
 1335 0014 08D1     		bne	.L81
 666:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1336              		.loc 1 666 3 is_stmt 1 discriminator 1 view .LVU436
 1337 0016 196A     		ldr	r1, [r3, #32]
 1338 0018 44F24442 		movw	r2, #17476
 1339 001c 1142     		tst	r1, r2
 666:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1340              		.loc 1 666 3 discriminator 1 view .LVU437
 1341 001e 02BF     		ittt	eq
 1342 0020 1A68     		ldreq	r2, [r3]
 1343 0022 22F00102 		biceq	r2, r2, #1
 1344 0026 1A60     		streq	r2, [r3]
 1345              	.L81:
 677:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1346              		.loc 1 677 3 view .LVU438
 1347 0028 2046     		mov	r0, r4
 1348              	.LVL110:
 677:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1349              		.loc 1 677 3 is_stmt 0 view .LVU439
 1350 002a FFF7FEFF 		bl	HAL_TIM_OC_MspDeInit
 1351              	.LVL111:
 681:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1352              		.loc 1 681 3 is_stmt 1 view .LVU440
 681:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1353              		.loc 1 681 15 is_stmt 0 view .LVU441
 1354 002e 0020     		movs	r0, #0
 1355 0030 84F83D00 		strb	r0, [r4, #61]
 684:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1356              		.loc 1 684 3 is_stmt 1 view .LVU442
 684:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1357              		.loc 1 684 3 view .LVU443
 1358 0034 84F83C00 		strb	r0, [r4, #60]
 686:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 1359              		.loc 1 686 3 view .LVU444
 687:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1360              		.loc 1 687 1 is_stmt 0 view .LVU445
 1361 0038 10BD     		pop	{r4, pc}
 687:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1362              		.loc 1 687 1 view .LVU446
 1363              		.cfi_endproc
 1364              	.LFE336:
 1366              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 1367              		.align	1
 1368              		.weak	HAL_TIM_PWM_MspInit
 1369              		.syntax unified
 1370              		.thumb
 1371              		.thumb_func
 1372              		.fpu fpv4-sp-d16
 1374              	HAL_TIM_PWM_MspInit:
 1375              	.LFB450:
 1376              		.cfi_startproc
 1377              		@ args = 0, pretend = 0, frame = 0
 1378              		@ frame_needed = 0, uses_anonymous_args = 0
 1379              		@ link register save eliminated.
 1380 0000 7047     		bx	lr
 1381              		.cfi_endproc
 1382              	.LFE450:
 1384              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1385              		.align	1
 1386              		.weak	HAL_TIM_PWM_MspDeInit
 1387              		.syntax unified
 1388              		.thumb
 1389              		.thumb_func
 1390              		.fpu fpv4-sp-d16
 1392              	HAL_TIM_PWM_MspDeInit:
 1393              	.LFB452:
 1394              		.cfi_startproc
 1395              		@ args = 0, pretend = 0, frame = 0
 1396              		@ frame_needed = 0, uses_anonymous_args = 0
 1397              		@ link register save eliminated.
 1398 0000 7047     		bx	lr
 1399              		.cfi_endproc
 1400              	.LFE452:
 1402              		.section	.text.HAL_TIM_PWM_DeInit,"ax",%progbits
 1403              		.align	1
 1404              		.global	HAL_TIM_PWM_DeInit
 1405              		.syntax unified
 1406              		.thumb
 1407              		.thumb_func
 1408              		.fpu fpv4-sp-d16
 1410              	HAL_TIM_PWM_DeInit:
 1411              	.LVL112:
 1412              	.LFB346:
1236:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1413              		.loc 1 1236 1 is_stmt 1 view -0
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
 1416              		@ frame_needed = 0, uses_anonymous_args = 0
1238:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1417              		.loc 1 1238 3 view .LVU448
1240:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1418              		.loc 1 1240 3 view .LVU449
1240:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1419              		.loc 1 1240 15 is_stmt 0 view .LVU450
 1420 0000 0223     		movs	r3, #2
1236:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1421              		.loc 1 1236 1 view .LVU451
 1422 0002 10B5     		push	{r4, lr}
 1423              		.cfi_def_cfa_offset 8
 1424              		.cfi_offset 4, -8
 1425              		.cfi_offset 14, -4
1240:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1426              		.loc 1 1240 15 view .LVU452
 1427 0004 80F83D30 		strb	r3, [r0, #61]
1243:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1428              		.loc 1 1243 3 is_stmt 1 view .LVU453
1243:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1429              		.loc 1 1243 3 view .LVU454
 1430 0008 0368     		ldr	r3, [r0]
 1431 000a 196A     		ldr	r1, [r3, #32]
 1432 000c 41F21112 		movw	r2, #4369
 1433 0010 1142     		tst	r1, r2
1236:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1434              		.loc 1 1236 1 is_stmt 0 view .LVU455
 1435 0012 0446     		mov	r4, r0
1243:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1436              		.loc 1 1243 3 view .LVU456
 1437 0014 08D1     		bne	.L85
1243:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1438              		.loc 1 1243 3 is_stmt 1 discriminator 1 view .LVU457
 1439 0016 196A     		ldr	r1, [r3, #32]
 1440 0018 44F24442 		movw	r2, #17476
 1441 001c 1142     		tst	r1, r2
1243:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1442              		.loc 1 1243 3 discriminator 1 view .LVU458
 1443 001e 02BF     		ittt	eq
 1444 0020 1A68     		ldreq	r2, [r3]
 1445 0022 22F00102 		biceq	r2, r2, #1
 1446 0026 1A60     		streq	r2, [r3]
 1447              	.L85:
1254:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1448              		.loc 1 1254 3 view .LVU459
 1449 0028 2046     		mov	r0, r4
 1450              	.LVL113:
1254:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1451              		.loc 1 1254 3 is_stmt 0 view .LVU460
 1452 002a FFF7FEFF 		bl	HAL_TIM_PWM_MspDeInit
 1453              	.LVL114:
1258:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1454              		.loc 1 1258 3 is_stmt 1 view .LVU461
1258:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1455              		.loc 1 1258 15 is_stmt 0 view .LVU462
 1456 002e 0020     		movs	r0, #0
 1457 0030 84F83D00 		strb	r0, [r4, #61]
1261:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1458              		.loc 1 1261 3 is_stmt 1 view .LVU463
1261:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1459              		.loc 1 1261 3 view .LVU464
 1460 0034 84F83C00 		strb	r0, [r4, #60]
1263:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 1461              		.loc 1 1263 3 view .LVU465
1264:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1462              		.loc 1 1264 1 is_stmt 0 view .LVU466
 1463 0038 10BD     		pop	{r4, pc}
1264:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1464              		.loc 1 1264 1 view .LVU467
 1465              		.cfi_endproc
 1466              	.LFE346:
 1468              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 1469              		.align	1
 1470              		.weak	HAL_TIM_IC_MspInit
 1471              		.syntax unified
 1472              		.thumb
 1473              		.thumb_func
 1474              		.fpu fpv4-sp-d16
 1476              	HAL_TIM_IC_MspInit:
 1477              	.LFB454:
 1478              		.cfi_startproc
 1479              		@ args = 0, pretend = 0, frame = 0
 1480              		@ frame_needed = 0, uses_anonymous_args = 0
 1481              		@ link register save eliminated.
 1482 0000 7047     		bx	lr
 1483              		.cfi_endproc
 1484              	.LFE454:
 1486              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 1487              		.align	1
 1488              		.weak	HAL_TIM_IC_MspDeInit
 1489              		.syntax unified
 1490              		.thumb
 1491              		.thumb_func
 1492              		.fpu fpv4-sp-d16
 1494              	HAL_TIM_IC_MspDeInit:
 1495              	.LFB456:
 1496              		.cfi_startproc
 1497              		@ args = 0, pretend = 0, frame = 0
 1498              		@ frame_needed = 0, uses_anonymous_args = 0
 1499              		@ link register save eliminated.
 1500 0000 7047     		bx	lr
 1501              		.cfi_endproc
 1502              	.LFE456:
 1504              		.section	.text.HAL_TIM_IC_DeInit,"ax",%progbits
 1505              		.align	1
 1506              		.global	HAL_TIM_IC_DeInit
 1507              		.syntax unified
 1508              		.thumb
 1509              		.thumb_func
 1510              		.fpu fpv4-sp-d16
 1512              	HAL_TIM_IC_DeInit:
 1513              	.LVL115:
 1514              	.LFB356:
1814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1515              		.loc 1 1814 1 is_stmt 1 view -0
 1516              		.cfi_startproc
 1517              		@ args = 0, pretend = 0, frame = 0
 1518              		@ frame_needed = 0, uses_anonymous_args = 0
1816:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1519              		.loc 1 1816 3 view .LVU469
1818:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1520              		.loc 1 1818 3 view .LVU470
1818:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1521              		.loc 1 1818 15 is_stmt 0 view .LVU471
 1522 0000 0223     		movs	r3, #2
1814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1523              		.loc 1 1814 1 view .LVU472
 1524 0002 10B5     		push	{r4, lr}
 1525              		.cfi_def_cfa_offset 8
 1526              		.cfi_offset 4, -8
 1527              		.cfi_offset 14, -4
1818:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1528              		.loc 1 1818 15 view .LVU473
 1529 0004 80F83D30 		strb	r3, [r0, #61]
1821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1530              		.loc 1 1821 3 is_stmt 1 view .LVU474
1821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1531              		.loc 1 1821 3 view .LVU475
 1532 0008 0368     		ldr	r3, [r0]
 1533 000a 196A     		ldr	r1, [r3, #32]
 1534 000c 41F21112 		movw	r2, #4369
 1535 0010 1142     		tst	r1, r2
1814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1536              		.loc 1 1814 1 is_stmt 0 view .LVU476
 1537 0012 0446     		mov	r4, r0
1821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1538              		.loc 1 1821 3 view .LVU477
 1539 0014 08D1     		bne	.L89
1821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1540              		.loc 1 1821 3 is_stmt 1 discriminator 1 view .LVU478
 1541 0016 196A     		ldr	r1, [r3, #32]
 1542 0018 44F24442 		movw	r2, #17476
 1543 001c 1142     		tst	r1, r2
1821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1544              		.loc 1 1821 3 discriminator 1 view .LVU479
 1545 001e 02BF     		ittt	eq
 1546 0020 1A68     		ldreq	r2, [r3]
 1547 0022 22F00102 		biceq	r2, r2, #1
 1548 0026 1A60     		streq	r2, [r3]
 1549              	.L89:
1832:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1550              		.loc 1 1832 3 view .LVU480
 1551 0028 2046     		mov	r0, r4
 1552              	.LVL116:
1832:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1553              		.loc 1 1832 3 is_stmt 0 view .LVU481
 1554 002a FFF7FEFF 		bl	HAL_TIM_IC_MspDeInit
 1555              	.LVL117:
1836:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1556              		.loc 1 1836 3 is_stmt 1 view .LVU482
1836:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1557              		.loc 1 1836 15 is_stmt 0 view .LVU483
 1558 002e 0020     		movs	r0, #0
 1559 0030 84F83D00 		strb	r0, [r4, #61]
1839:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1560              		.loc 1 1839 3 is_stmt 1 view .LVU484
1839:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1561              		.loc 1 1839 3 view .LVU485
 1562 0034 84F83C00 		strb	r0, [r4, #60]
1841:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 1563              		.loc 1 1841 3 view .LVU486
1842:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1564              		.loc 1 1842 1 is_stmt 0 view .LVU487
 1565 0038 10BD     		pop	{r4, pc}
1842:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1566              		.loc 1 1842 1 view .LVU488
 1567              		.cfi_endproc
 1568              	.LFE356:
 1570              		.section	.text.HAL_TIM_OnePulse_MspInit,"ax",%progbits
 1571              		.align	1
 1572              		.weak	HAL_TIM_OnePulse_MspInit
 1573              		.syntax unified
 1574              		.thumb
 1575              		.thumb_func
 1576              		.fpu fpv4-sp-d16
 1578              	HAL_TIM_OnePulse_MspInit:
 1579              	.LFB458:
 1580              		.cfi_startproc
 1581              		@ args = 0, pretend = 0, frame = 0
 1582              		@ frame_needed = 0, uses_anonymous_args = 0
 1583              		@ link register save eliminated.
 1584 0000 7047     		bx	lr
 1585              		.cfi_endproc
 1586              	.LFE458:
 1588              		.section	.text.HAL_TIM_OnePulse_MspDeInit,"ax",%progbits
 1589              		.align	1
 1590              		.weak	HAL_TIM_OnePulse_MspDeInit
 1591              		.syntax unified
 1592              		.thumb
 1593              		.thumb_func
 1594              		.fpu fpv4-sp-d16
 1596              	HAL_TIM_OnePulse_MspDeInit:
 1597              	.LFB460:
 1598              		.cfi_startproc
 1599              		@ args = 0, pretend = 0, frame = 0
 1600              		@ frame_needed = 0, uses_anonymous_args = 0
 1601              		@ link register save eliminated.
 1602 0000 7047     		bx	lr
 1603              		.cfi_endproc
 1604              	.LFE460:
 1606              		.section	.text.HAL_TIM_OnePulse_DeInit,"ax",%progbits
 1607              		.align	1
 1608              		.global	HAL_TIM_OnePulse_DeInit
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1612              		.fpu fpv4-sp-d16
 1614              	HAL_TIM_OnePulse_DeInit:
 1615              	.LVL118:
 1616              	.LFB366:
2360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1617              		.loc 1 2360 1 is_stmt 1 view -0
 1618              		.cfi_startproc
 1619              		@ args = 0, pretend = 0, frame = 0
 1620              		@ frame_needed = 0, uses_anonymous_args = 0
2362:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1621              		.loc 1 2362 3 view .LVU490
2364:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1622              		.loc 1 2364 3 view .LVU491
2364:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1623              		.loc 1 2364 15 is_stmt 0 view .LVU492
 1624 0000 0223     		movs	r3, #2
2360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1625              		.loc 1 2360 1 view .LVU493
 1626 0002 10B5     		push	{r4, lr}
 1627              		.cfi_def_cfa_offset 8
 1628              		.cfi_offset 4, -8
 1629              		.cfi_offset 14, -4
2364:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1630              		.loc 1 2364 15 view .LVU494
 1631 0004 80F83D30 		strb	r3, [r0, #61]
2367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1632              		.loc 1 2367 3 is_stmt 1 view .LVU495
2367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1633              		.loc 1 2367 3 view .LVU496
 1634 0008 0368     		ldr	r3, [r0]
 1635 000a 196A     		ldr	r1, [r3, #32]
 1636 000c 41F21112 		movw	r2, #4369
 1637 0010 1142     		tst	r1, r2
2360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 1638              		.loc 1 2360 1 is_stmt 0 view .LVU497
 1639 0012 0446     		mov	r4, r0
2367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1640              		.loc 1 2367 3 view .LVU498
 1641 0014 08D1     		bne	.L93
2367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1642              		.loc 1 2367 3 is_stmt 1 discriminator 1 view .LVU499
 1643 0016 196A     		ldr	r1, [r3, #32]
 1644 0018 44F24442 		movw	r2, #17476
 1645 001c 1142     		tst	r1, r2
2367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1646              		.loc 1 2367 3 discriminator 1 view .LVU500
 1647 001e 02BF     		ittt	eq
 1648 0020 1A68     		ldreq	r2, [r3]
 1649 0022 22F00102 		biceq	r2, r2, #1
 1650 0026 1A60     		streq	r2, [r3]
 1651              	.L93:
2378:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1652              		.loc 1 2378 3 view .LVU501
 1653 0028 2046     		mov	r0, r4
 1654              	.LVL119:
2378:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1655              		.loc 1 2378 3 is_stmt 0 view .LVU502
 1656 002a FFF7FEFF 		bl	HAL_TIM_OnePulse_MspDeInit
 1657              	.LVL120:
2382:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1658              		.loc 1 2382 3 is_stmt 1 view .LVU503
2382:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1659              		.loc 1 2382 15 is_stmt 0 view .LVU504
 1660 002e 0020     		movs	r0, #0
 1661 0030 84F83D00 		strb	r0, [r4, #61]
2385:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1662              		.loc 1 2385 3 is_stmt 1 view .LVU505
2385:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1663              		.loc 1 2385 3 view .LVU506
 1664 0034 84F83C00 		strb	r0, [r4, #60]
2387:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 1665              		.loc 1 2387 3 view .LVU507
2388:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1666              		.loc 1 2388 1 is_stmt 0 view .LVU508
 1667 0038 10BD     		pop	{r4, pc}
2388:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1668              		.loc 1 2388 1 view .LVU509
 1669              		.cfi_endproc
 1670              	.LFE366:
 1672              		.section	.text.HAL_TIM_OnePulse_Start,"ax",%progbits
 1673              		.align	1
 1674              		.global	HAL_TIM_OnePulse_Start
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1678              		.fpu fpv4-sp-d16
 1680              	HAL_TIM_OnePulse_Start:
 1681              	.LVL121:
 1682              	.LFB369:
2430:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1683              		.loc 1 2430 1 is_stmt 1 view -0
 1684              		.cfi_startproc
 1685              		@ args = 0, pretend = 0, frame = 0
 1686              		@ frame_needed = 0, uses_anonymous_args = 0
 1687              		@ link register save eliminated.
2432:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1688              		.loc 1 2432 3 view .LVU511
2443:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 1689              		.loc 1 2443 3 view .LVU512
 1690 0000 0368     		ldr	r3, [r0]
 1691              	.LVL122:
 1692              	.LBB66:
 1693              	.LBI66:
6682:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6683:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6684:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Slave Timer configuration function
6685:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  htim TIM handle
6686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  sSlaveConfig Slave timer configuration
6687:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6688:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6689:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
6690:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                                   TIM_SlaveConfigTypeDef *sSlaveConfig)
6691:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6692:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
6693:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
6694:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
6695:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6696:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx SMCR register value */
6697:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR;
6698:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6699:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the Trigger Selection Bits */
6700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~TIM_SMCR_TS;
6701:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source */
6702:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr |= sSlaveConfig->InputTrigger;
6703:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6704:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the slave mode Bits */
6705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~TIM_SMCR_SMS;
6706:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the slave mode */
6707:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr |= sSlaveConfig->SlaveMode;
6708:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6709:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
6710:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
6711:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Configure the trigger prescaler, filter, and polarity */
6713:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (sSlaveConfig->InputTrigger)
6714:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6715:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ETRF:
6716:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
6717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
6718:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
6719:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
6720:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
6721:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
6722:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the ETR Trigger source */
6723:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance,
6724:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sSlaveConfig->TriggerPrescaler,
6725:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sSlaveConfig->TriggerPolarity,
6726:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sSlaveConfig->TriggerFilter);
6727:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
6728:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
6729:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6730:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_TI1F_ED:
6731:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
6732:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
6733:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
6734:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
6735:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVE
6737:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
6738:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
6739:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
6740:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6741:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Disable the Channel 1: Reset the CC1E Bit */
6742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpccer = htim->Instance->CCER;
6743:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCER &= ~TIM_CCER_CC1E;
6744:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpccmr1 = htim->Instance->CCMR1;
6745:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Set the filter */
6747:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpccmr1 &= ~TIM_CCMR1_IC1F;
6748:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
6749:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Write to TIMx CCMR1 and CCER registers */
6751:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 = tmpccmr1;
6752:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCER = tmpccer;
6753:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
6754:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
6755:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6756:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_TI1FP1:
6757:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
6758:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
6759:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
6760:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
6761:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
6762:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6763:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure TI1 Filter and Polarity */
6764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_TI1_ConfigInputStage(htim->Instance,
6765:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
6766:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sSlaveConfig->TriggerFilter);
6767:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
6768:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
6769:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6770:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_TI2FP2:
6771:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
6772:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameters */
6773:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
6774:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
6775:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
6776:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6777:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure TI2 Filter and Polarity */
6778:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_TI2_ConfigInputStage(htim->Instance,
6779:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
6780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sSlaveConfig->TriggerFilter);
6781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
6782:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
6783:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6784:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR0:
6785:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR1:
6786:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR2:
6787:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR3:
6788:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if defined (TIM5)
6789:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR4:
6790:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* TIM5 */
6791:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR5:
6792:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR6:
6793:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR7:
6794:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR8:
6795:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if defined (TIM20)
6796:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR9:
6797:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* TIM20 */
6798:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR10:
6799:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     case TIM_TS_ITR11:
6800:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
6801:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Check the parameter */
6802:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigg
6803:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
6804:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
6805:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6806:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     default:
6807:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
6808:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6809:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_OK;
6810:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6811:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6812:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6813:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the TI1 as Input.
6814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral.
6815:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6817:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6818:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6819:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6820:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICSelection specifies the input to be used.
6821:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6822:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 1 is selected to be connected to IC1.
6823:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 1 is selected to be connected to IC2.
6824:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_TRC: TIM Input 1 is selected to be connected to TRC.
6825:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6826:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6827:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6828:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI2FP1
6829:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
6830:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *        protected against un-initialized filter and polarity values.
6831:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6832:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
6833:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                        uint32_t TIM_ICFilter)
6834:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
6836:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
6837:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
6839:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
6840:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
6841:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
6842:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6843:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Input */
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
6845:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6846:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccmr1 &= ~TIM_CCMR1_CC1S;
6847:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccmr1 |= TIM_ICSelection;
6848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6849:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   else
6850:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
6851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccmr1 |= TIM_CCMR1_CC1S_0;
6852:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
6853:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the filter */
6855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC1F;
6856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
6857:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6858:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Polarity and set the CC1E Bit */
6859:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
6860:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
6861:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6862:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
6863:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1;
6864:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
6865:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6866:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6867:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6868:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the Polarity and Filter for TI1.
6869:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral.
6870:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6871:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6872:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6873:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6874:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6875:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6876:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6877:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6878:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6879:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
6880:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
6882:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
6883:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6884:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
6885:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
6886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
6887:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
6888:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6889:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the filter */
6890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC1F;
6891:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4U);
6892:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6893:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Polarity and set the CC1E Bit */
6894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
6895:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
6896:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
6898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1;
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
6900:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6901:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6902:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6903:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the TI2 as Input.
6904:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6905:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6906:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6908:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6909:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6910:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICSelection specifies the input to be used.
6911:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6912:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 2 is selected to be connected to IC2.
6913:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 2 is selected to be connected to IC1.
6914:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_TRC: TIM Input 2 is selected to be connected to TRC.
6915:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6916:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6917:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI1FP2
6919:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
6920:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *        protected against un-initialized filter and polarity values.
6921:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6922:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
6923:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
6924:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6925:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
6926:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
6927:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6928:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
6929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC2E;
6930:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
6931:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
6932:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6933:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Input */
6934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_CC2S;
6935:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICSelection << 8U);
6936:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6937:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the filter */
6938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC2F;
6939:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
6940:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6941:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Polarity and set the CC2E Bit */
6942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
6943:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
6944:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6945:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
6946:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
6947:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
6948:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6949:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6950:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the Polarity and Filter for TI2.
6952:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral.
6953:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6954:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6956:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6958:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6959:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6960:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
6961:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
6962:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
6963:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
6964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
6965:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
6966:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6967:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
6968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC2E;
6969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
6970:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
6971:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6972:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the filter */
6973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC2F;
6974:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 12U);
6975:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Polarity and set the CC2E Bit */
6977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
6978:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 4U);
6979:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6980:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
6981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
6982:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
6983:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
6984:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
6985:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
6986:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the TI3 as Input.
6987:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6988:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6990:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6991:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6992:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICSelection specifies the input to be used.
6994:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6995:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 3 is selected to be connected to IC3.
6996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 3 is selected to be connected to IC4.
6997:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_TRC: TIM Input 3 is selected to be connected to TRC.
6998:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6999:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
7000:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
7001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI3FP4
7002:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
7003:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *        protected against un-initialized filter and polarity values.
7004:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
7005:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
7006:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
7007:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
7008:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr2;
7009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
7010:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7011:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
7012:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC3E;
7013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
7014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
7015:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7016:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Input */
7017:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_CC3S;
7018:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= TIM_ICSelection;
7019:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the filter */
7021:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_IC3F;
7022:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
7023:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7024:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Polarity and set the CC3E Bit */
7025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
7026:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
7027:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
7029:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmr2;
7030:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
7031:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
7032:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7033:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
7034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configure the TI4 as Input.
7035:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
7036:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
7037:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
7038:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
7039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
7040:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
7041:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICSelection specifies the input to be used.
7042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
7043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 4 is selected to be connected to IC4.
7044:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 4 is selected to be connected to IC3.
7045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_TRC: TIM Input 4 is selected to be connected to TRC.
7046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
7047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
7048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI4FP3
7049:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
7050:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *        protected against un-initialized filter and polarity values.
7051:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
7052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
7053:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
7054:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
7055:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
7056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr2;
7057:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
7058:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7059:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
7060:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC4E;
7061:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
7062:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
7063:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7064:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Input */
7065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_CC4S;
7066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= (TIM_ICSelection << 8U);
7067:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7068:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the filter */
7069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_IC4F;
7070:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
7071:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7072:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Select the Polarity and set the CC4E Bit */
7073:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
7074:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
7075:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
7077:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmr2;
7078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer ;
7079:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
7080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7081:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
7082:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Selects the Input Trigger source
7083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
7084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  InputTriggerSource The Input Trigger source.
7085:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
7086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
7087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
7088:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
7089:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
7090:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
7091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
7092:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
7093:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
7094:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR4: Internal Trigger 4  (*)
7095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR5: Internal Trigger 5
7096:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR6: Internal Trigger 6
7097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR7: Internal Trigger 7
7098:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR8: Internal Trigger 8
7099:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR9: Internal Trigger 9   (*)
7100:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR10: Internal Trigger 10
7101:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_TS_ITR11: Internal Trigger 11
7102:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
7103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *       (*)  Value not defined in all devices.
7104:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *
7105:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
7106:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
7107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
7108:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
7109:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
7110:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7111:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx SMCR register value */
7112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = TIMx->SMCR;
7113:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TS Bits */
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~TIM_SMCR_TS;
7115:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
7117:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
7118:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->SMCR = tmpsmcr;
7119:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
7120:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
7121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
7122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
7123:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ExtTRGPrescaler The external Trigger Prescaler.
7124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
7125:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ETRPRESCALER_DIV1: ETRP Prescaler OFF.
7126:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ETRPRESCALER_DIV2: ETRP frequency divided by 2.
7127:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ETRPRESCALER_DIV4: ETRP frequency divided by 4.
7128:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ETRPRESCALER_DIV8: ETRP frequency divided by 8.
7129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIM_ExtTRGPolarity The external Trigger Polarity.
7130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
7131:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ETRPOLARITY_INVERTED: active low or falling edge active.
7132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_ETRPOLARITY_NONINVERTED: active high or rising edge active.
7133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  ExtTRGFilter External Trigger Filter.
7134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
7135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
7136:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
7137:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
7138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                        uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
7139:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
7140:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
7141:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7142:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr = TIMx->SMCR;
7143:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7144:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the ETR Bits */
7145:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
7146:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7147:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
7148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
7149:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
7151:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->SMCR = tmpsmcr;
7152:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
7153:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7154:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
7155:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
7156:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
7157:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  Channel specifies the TIM Channel
7158:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be one of the following values:
7159:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1
7160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2
7161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3
7162:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4
7163:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
7164:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
7165:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @param  ChannelState specifies the TIM Channel CCxE bit new state.
7166:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
7167:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   * @retval None
7168:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   */
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
 1694              		.loc 1 7169 6 view .LVU513
 1695              	.LBB67:
7170:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmp;
 1696              		.loc 1 7171 3 view .LVU514
7172:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 1697              		.loc 1 7174 3 view .LVU515
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 1698              		.loc 1 7175 3 view .LVU516
7176:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 1699              		.loc 1 7177 3 view .LVU517
7178:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7179:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the CCxE Bit */
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~tmp;
 1700              		.loc 1 7180 3 view .LVU518
 1701              		.loc 1 7180 14 is_stmt 0 view .LVU519
 1702 0002 1A6A     		ldr	r2, [r3, #32]
 1703 0004 22F00102 		bic	r2, r2, #1
 1704 0008 1A62     		str	r2, [r3, #32]
7181:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
7182:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set or reset the CCxE Bit */
7183:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 1705              		.loc 1 7183 3 is_stmt 1 view .LVU520
 1706              		.loc 1 7183 14 is_stmt 0 view .LVU521
 1707 000a 1A6A     		ldr	r2, [r3, #32]
 1708 000c 42F00102 		orr	r2, r2, #1
 1709 0010 1A62     		str	r2, [r3, #32]
 1710              	.LVL123:
 1711              		.loc 1 7183 14 view .LVU522
 1712              	.LBE67:
 1713              	.LBE66:
2444:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1714              		.loc 1 2444 3 is_stmt 1 view .LVU523
 1715              	.LBB68:
 1716              	.LBI68:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 1717              		.loc 1 7169 6 view .LVU524
 1718              	.LBB69:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1719              		.loc 1 7171 3 view .LVU525
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 1720              		.loc 1 7174 3 view .LVU526
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1721              		.loc 1 7175 3 view .LVU527
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1722              		.loc 1 7177 3 view .LVU528
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1723              		.loc 1 7180 3 view .LVU529
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1724              		.loc 1 7180 14 is_stmt 0 view .LVU530
 1725 0012 1A6A     		ldr	r2, [r3, #32]
 1726 0014 22F01002 		bic	r2, r2, #16
 1727 0018 1A62     		str	r2, [r3, #32]
 1728              		.loc 1 7183 3 is_stmt 1 view .LVU531
 1729              		.loc 1 7183 14 is_stmt 0 view .LVU532
 1730 001a 1A6A     		ldr	r2, [r3, #32]
 1731 001c 42F01002 		orr	r2, r2, #16
 1732 0020 1A62     		str	r2, [r3, #32]
 1733              	.LVL124:
 1734              		.loc 1 7183 14 view .LVU533
 1735              	.LBE69:
 1736              	.LBE68:
2446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1737              		.loc 1 2446 3 is_stmt 1 view .LVU534
2446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1738              		.loc 1 2446 7 is_stmt 0 view .LVU535
 1739 0022 0C4A     		ldr	r2, .L97
 1740 0024 9342     		cmp	r3, r2
 1741 0026 0FD0     		beq	.L95
2446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1742              		.loc 1 2446 7 discriminator 2 view .LVU536
 1743 0028 02F50062 		add	r2, r2, #2048
 1744 002c 9342     		cmp	r3, r2
 1745 002e 0BD0     		beq	.L95
2446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1746              		.loc 1 2446 7 discriminator 4 view .LVU537
 1747 0030 02F54062 		add	r2, r2, #3072
 1748 0034 9342     		cmp	r3, r2
 1749 0036 07D0     		beq	.L95
2446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1750              		.loc 1 2446 7 discriminator 6 view .LVU538
 1751 0038 02F58062 		add	r2, r2, #1024
 1752 003c 9342     		cmp	r3, r2
 1753 003e 03D0     		beq	.L95
2446:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1754              		.loc 1 2446 7 discriminator 8 view .LVU539
 1755 0040 02F58062 		add	r2, r2, #1024
 1756 0044 9342     		cmp	r3, r2
 1757 0046 03D1     		bne	.L96
 1758              	.L95:
2449:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1759              		.loc 1 2449 5 is_stmt 1 view .LVU540
 1760 0048 5A6C     		ldr	r2, [r3, #68]
 1761 004a 42F40042 		orr	r2, r2, #32768
 1762 004e 5A64     		str	r2, [r3, #68]
 1763              	.L96:
2453:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 1764              		.loc 1 2453 3 view .LVU541
2454:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1765              		.loc 1 2454 1 is_stmt 0 view .LVU542
 1766 0050 0020     		movs	r0, #0
 1767              	.LVL125:
2454:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1768              		.loc 1 2454 1 view .LVU543
 1769 0052 7047     		bx	lr
 1770              	.L98:
 1771              		.align	2
 1772              	.L97:
 1773 0054 002C0140 		.word	1073818624
 1774              		.cfi_endproc
 1775              	.LFE369:
 1777              		.section	.text.HAL_TIM_OnePulse_Stop,"ax",%progbits
 1778              		.align	1
 1779              		.global	HAL_TIM_OnePulse_Stop
 1780              		.syntax unified
 1781              		.thumb
 1782              		.thumb_func
 1783              		.fpu fpv4-sp-d16
 1785              	HAL_TIM_OnePulse_Stop:
 1786              	.LVL126:
 1787              	.LFB370:
2466:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1788              		.loc 1 2466 1 is_stmt 1 view -0
 1789              		.cfi_startproc
 1790              		@ args = 0, pretend = 0, frame = 0
 1791              		@ frame_needed = 0, uses_anonymous_args = 0
 1792              		@ link register save eliminated.
2468:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1793              		.loc 1 2468 3 view .LVU545
2476:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 1794              		.loc 1 2476 3 view .LVU546
 1795 0000 0368     		ldr	r3, [r0]
 1796              	.LVL127:
 1797              	.LBB70:
 1798              	.LBI70:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 1799              		.loc 1 7169 6 view .LVU547
 1800              	.LBB71:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1801              		.loc 1 7171 3 view .LVU548
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 1802              		.loc 1 7174 3 view .LVU549
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1803              		.loc 1 7175 3 view .LVU550
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1804              		.loc 1 7177 3 view .LVU551
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1805              		.loc 1 7180 3 view .LVU552
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1806              		.loc 1 7180 14 is_stmt 0 view .LVU553
 1807 0002 1A6A     		ldr	r2, [r3, #32]
 1808 0004 22F00102 		bic	r2, r2, #1
 1809 0008 1A62     		str	r2, [r3, #32]
 1810              		.loc 1 7183 3 is_stmt 1 view .LVU554
 1811              		.loc 1 7183 14 is_stmt 0 view .LVU555
 1812 000a 1A6A     		ldr	r2, [r3, #32]
 1813 000c 1A62     		str	r2, [r3, #32]
 1814              	.LVL128:
 1815              		.loc 1 7183 14 view .LVU556
 1816              	.LBE71:
 1817              	.LBE70:
2477:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1818              		.loc 1 2477 3 is_stmt 1 view .LVU557
 1819              	.LBB72:
 1820              	.LBI72:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 1821              		.loc 1 7169 6 view .LVU558
 1822              	.LBB73:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1823              		.loc 1 7171 3 view .LVU559
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 1824              		.loc 1 7174 3 view .LVU560
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1825              		.loc 1 7175 3 view .LVU561
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1826              		.loc 1 7177 3 view .LVU562
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1827              		.loc 1 7180 3 view .LVU563
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1828              		.loc 1 7180 14 is_stmt 0 view .LVU564
 1829 000e 1A6A     		ldr	r2, [r3, #32]
 1830 0010 22F01002 		bic	r2, r2, #16
 1831 0014 1A62     		str	r2, [r3, #32]
 1832              		.loc 1 7183 3 is_stmt 1 view .LVU565
 1833              		.loc 1 7183 14 is_stmt 0 view .LVU566
 1834 0016 1A6A     		ldr	r2, [r3, #32]
 1835 0018 1A62     		str	r2, [r3, #32]
 1836              	.LVL129:
 1837              		.loc 1 7183 14 view .LVU567
 1838              	.LBE73:
 1839              	.LBE72:
2479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1840              		.loc 1 2479 3 is_stmt 1 view .LVU568
2479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1841              		.loc 1 2479 7 is_stmt 0 view .LVU569
 1842 001a 184A     		ldr	r2, .L103
 1843 001c 9342     		cmp	r3, r2
 1844 001e 0FD0     		beq	.L100
2479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1845              		.loc 1 2479 7 discriminator 2 view .LVU570
 1846 0020 02F50062 		add	r2, r2, #2048
 1847 0024 9342     		cmp	r3, r2
 1848 0026 0BD0     		beq	.L100
2479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1849              		.loc 1 2479 7 discriminator 4 view .LVU571
 1850 0028 02F54062 		add	r2, r2, #3072
 1851 002c 9342     		cmp	r3, r2
 1852 002e 07D0     		beq	.L100
2479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1853              		.loc 1 2479 7 discriminator 6 view .LVU572
 1854 0030 02F58062 		add	r2, r2, #1024
 1855 0034 9342     		cmp	r3, r2
 1856 0036 03D0     		beq	.L100
2479:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1857              		.loc 1 2479 7 discriminator 8 view .LVU573
 1858 0038 02F58062 		add	r2, r2, #1024
 1859 003c 9342     		cmp	r3, r2
 1860 003e 0DD1     		bne	.L101
 1861              	.L100:
2482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1862              		.loc 1 2482 5 is_stmt 1 view .LVU574
2482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1863              		.loc 1 2482 5 view .LVU575
 1864 0040 196A     		ldr	r1, [r3, #32]
 1865              	.LVL130:
2482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1866              		.loc 1 2482 5 is_stmt 0 view .LVU576
 1867 0042 41F21112 		movw	r2, #4369
 1868 0046 1142     		tst	r1, r2
 1869 0048 08D1     		bne	.L101
2482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1870              		.loc 1 2482 5 is_stmt 1 discriminator 1 view .LVU577
 1871 004a 196A     		ldr	r1, [r3, #32]
 1872 004c 44F24442 		movw	r2, #17476
 1873 0050 1142     		tst	r1, r2
2482:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 1874              		.loc 1 2482 5 discriminator 1 view .LVU578
 1875 0052 02BF     		ittt	eq
 1876 0054 5A6C     		ldreq	r2, [r3, #68]
 1877 0056 22F40042 		biceq	r2, r2, #32768
 1878 005a 5A64     		streq	r2, [r3, #68]
 1879              	.L101:
2486:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1880              		.loc 1 2486 3 view .LVU579
2486:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1881              		.loc 1 2486 3 view .LVU580
 1882 005c 196A     		ldr	r1, [r3, #32]
 1883 005e 41F21112 		movw	r2, #4369
 1884 0062 1142     		tst	r1, r2
 1885 0064 08D1     		bne	.L102
2486:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1886              		.loc 1 2486 3 discriminator 1 view .LVU581
 1887 0066 196A     		ldr	r1, [r3, #32]
 1888 0068 44F24442 		movw	r2, #17476
 1889 006c 1142     		tst	r1, r2
2486:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1890              		.loc 1 2486 3 discriminator 1 view .LVU582
 1891 006e 02BF     		ittt	eq
 1892 0070 1A68     		ldreq	r2, [r3]
 1893 0072 22F00102 		biceq	r2, r2, #1
 1894 0076 1A60     		streq	r2, [r3]
 1895              	.L102:
2489:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 1896              		.loc 1 2489 3 view .LVU583
2490:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1897              		.loc 1 2490 1 is_stmt 0 view .LVU584
 1898 0078 0020     		movs	r0, #0
 1899              	.LVL131:
2490:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1900              		.loc 1 2490 1 view .LVU585
 1901 007a 7047     		bx	lr
 1902              	.L104:
 1903              		.align	2
 1904              	.L103:
 1905 007c 002C0140 		.word	1073818624
 1906              		.cfi_endproc
 1907              	.LFE370:
 1909              		.section	.text.HAL_TIM_OnePulse_Start_IT,"ax",%progbits
 1910              		.align	1
 1911              		.global	HAL_TIM_OnePulse_Start_IT
 1912              		.syntax unified
 1913              		.thumb
 1914              		.thumb_func
 1915              		.fpu fpv4-sp-d16
 1917              	HAL_TIM_OnePulse_Start_IT:
 1918              	.LVL132:
 1919              	.LFB371:
2502:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1920              		.loc 1 2502 1 is_stmt 1 view -0
 1921              		.cfi_startproc
 1922              		@ args = 0, pretend = 0, frame = 0
 1923              		@ frame_needed = 0, uses_anonymous_args = 0
 1924              		@ link register save eliminated.
2504:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1925              		.loc 1 2504 3 view .LVU587
2516:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1926              		.loc 1 2516 3 view .LVU588
 1927 0000 0368     		ldr	r3, [r0]
 1928 0002 DA68     		ldr	r2, [r3, #12]
 1929 0004 42F00202 		orr	r2, r2, #2
 1930 0008 DA60     		str	r2, [r3, #12]
2519:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1931              		.loc 1 2519 3 view .LVU589
 1932 000a DA68     		ldr	r2, [r3, #12]
 1933 000c 42F00402 		orr	r2, r2, #4
 1934 0010 DA60     		str	r2, [r3, #12]
2521:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 1935              		.loc 1 2521 3 view .LVU590
 1936              	.LVL133:
 1937              	.LBB74:
 1938              	.LBI74:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 1939              		.loc 1 7169 6 view .LVU591
 1940              	.LBB75:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1941              		.loc 1 7171 3 view .LVU592
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 1942              		.loc 1 7174 3 view .LVU593
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1943              		.loc 1 7175 3 view .LVU594
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1944              		.loc 1 7177 3 view .LVU595
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1945              		.loc 1 7180 3 view .LVU596
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1946              		.loc 1 7180 14 is_stmt 0 view .LVU597
 1947 0012 1A6A     		ldr	r2, [r3, #32]
 1948 0014 22F00102 		bic	r2, r2, #1
 1949 0018 1A62     		str	r2, [r3, #32]
 1950              		.loc 1 7183 3 is_stmt 1 view .LVU598
 1951              		.loc 1 7183 14 is_stmt 0 view .LVU599
 1952 001a 1A6A     		ldr	r2, [r3, #32]
 1953 001c 42F00102 		orr	r2, r2, #1
 1954 0020 1A62     		str	r2, [r3, #32]
 1955              	.LVL134:
 1956              		.loc 1 7183 14 view .LVU600
 1957              	.LBE75:
 1958              	.LBE74:
2522:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1959              		.loc 1 2522 3 is_stmt 1 view .LVU601
 1960              	.LBB76:
 1961              	.LBI76:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 1962              		.loc 1 7169 6 view .LVU602
 1963              	.LBB77:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1964              		.loc 1 7171 3 view .LVU603
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 1965              		.loc 1 7174 3 view .LVU604
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1966              		.loc 1 7175 3 view .LVU605
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1967              		.loc 1 7177 3 view .LVU606
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1968              		.loc 1 7180 3 view .LVU607
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 1969              		.loc 1 7180 14 is_stmt 0 view .LVU608
 1970 0022 1A6A     		ldr	r2, [r3, #32]
 1971 0024 22F01002 		bic	r2, r2, #16
 1972 0028 1A62     		str	r2, [r3, #32]
 1973              		.loc 1 7183 3 is_stmt 1 view .LVU609
 1974              		.loc 1 7183 14 is_stmt 0 view .LVU610
 1975 002a 1A6A     		ldr	r2, [r3, #32]
 1976 002c 42F01002 		orr	r2, r2, #16
 1977 0030 1A62     		str	r2, [r3, #32]
 1978              	.LVL135:
 1979              		.loc 1 7183 14 view .LVU611
 1980              	.LBE77:
 1981              	.LBE76:
2524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1982              		.loc 1 2524 3 is_stmt 1 view .LVU612
2524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1983              		.loc 1 2524 7 is_stmt 0 view .LVU613
 1984 0032 0C4A     		ldr	r2, .L108
 1985 0034 9342     		cmp	r3, r2
 1986 0036 0FD0     		beq	.L106
2524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1987              		.loc 1 2524 7 discriminator 2 view .LVU614
 1988 0038 02F50062 		add	r2, r2, #2048
 1989 003c 9342     		cmp	r3, r2
 1990 003e 0BD0     		beq	.L106
2524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1991              		.loc 1 2524 7 discriminator 4 view .LVU615
 1992 0040 02F54062 		add	r2, r2, #3072
 1993 0044 9342     		cmp	r3, r2
 1994 0046 07D0     		beq	.L106
2524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1995              		.loc 1 2524 7 discriminator 6 view .LVU616
 1996 0048 02F58062 		add	r2, r2, #1024
 1997 004c 9342     		cmp	r3, r2
 1998 004e 03D0     		beq	.L106
2524:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 1999              		.loc 1 2524 7 discriminator 8 view .LVU617
 2000 0050 02F58062 		add	r2, r2, #1024
 2001 0054 9342     		cmp	r3, r2
 2002 0056 03D1     		bne	.L107
 2003              	.L106:
2527:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2004              		.loc 1 2527 5 is_stmt 1 view .LVU618
 2005 0058 5A6C     		ldr	r2, [r3, #68]
 2006 005a 42F40042 		orr	r2, r2, #32768
 2007 005e 5A64     		str	r2, [r3, #68]
 2008              	.L107:
2531:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 2009              		.loc 1 2531 3 view .LVU619
2532:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2010              		.loc 1 2532 1 is_stmt 0 view .LVU620
 2011 0060 0020     		movs	r0, #0
 2012              	.LVL136:
2532:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2013              		.loc 1 2532 1 view .LVU621
 2014 0062 7047     		bx	lr
 2015              	.L109:
 2016              		.align	2
 2017              	.L108:
 2018 0064 002C0140 		.word	1073818624
 2019              		.cfi_endproc
 2020              	.LFE371:
 2022              		.section	.text.HAL_TIM_OnePulse_Stop_IT,"ax",%progbits
 2023              		.align	1
 2024              		.global	HAL_TIM_OnePulse_Stop_IT
 2025              		.syntax unified
 2026              		.thumb
 2027              		.thumb_func
 2028              		.fpu fpv4-sp-d16
 2030              	HAL_TIM_OnePulse_Stop_IT:
 2031              	.LVL137:
 2032              	.LFB372:
2544:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 2033              		.loc 1 2544 1 is_stmt 1 view -0
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 0
 2036              		@ frame_needed = 0, uses_anonymous_args = 0
 2037              		@ link register save eliminated.
2546:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2038              		.loc 1 2546 3 view .LVU623
2549:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2039              		.loc 1 2549 3 view .LVU624
 2040 0000 0368     		ldr	r3, [r0]
 2041 0002 DA68     		ldr	r2, [r3, #12]
 2042 0004 22F00202 		bic	r2, r2, #2
 2043 0008 DA60     		str	r2, [r3, #12]
2552:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2044              		.loc 1 2552 3 view .LVU625
 2045 000a DA68     		ldr	r2, [r3, #12]
 2046 000c 22F00402 		bic	r2, r2, #4
 2047 0010 DA60     		str	r2, [r3, #12]
2559:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 2048              		.loc 1 2559 3 view .LVU626
 2049              	.LVL138:
 2050              	.LBB78:
 2051              	.LBI78:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2052              		.loc 1 7169 6 view .LVU627
 2053              	.LBB79:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2054              		.loc 1 7171 3 view .LVU628
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2055              		.loc 1 7174 3 view .LVU629
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2056              		.loc 1 7175 3 view .LVU630
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2057              		.loc 1 7177 3 view .LVU631
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2058              		.loc 1 7180 3 view .LVU632
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2059              		.loc 1 7180 14 is_stmt 0 view .LVU633
 2060 0012 1A6A     		ldr	r2, [r3, #32]
 2061 0014 22F00102 		bic	r2, r2, #1
 2062 0018 1A62     		str	r2, [r3, #32]
 2063              		.loc 1 7183 3 is_stmt 1 view .LVU634
 2064              		.loc 1 7183 14 is_stmt 0 view .LVU635
 2065 001a 1A6A     		ldr	r2, [r3, #32]
 2066 001c 1A62     		str	r2, [r3, #32]
 2067              	.LVL139:
 2068              		.loc 1 7183 14 view .LVU636
 2069              	.LBE79:
 2070              	.LBE78:
2560:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2071              		.loc 1 2560 3 is_stmt 1 view .LVU637
 2072              	.LBB80:
 2073              	.LBI80:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2074              		.loc 1 7169 6 view .LVU638
 2075              	.LBB81:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2076              		.loc 1 7171 3 view .LVU639
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2077              		.loc 1 7174 3 view .LVU640
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2078              		.loc 1 7175 3 view .LVU641
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2079              		.loc 1 7177 3 view .LVU642
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2080              		.loc 1 7180 3 view .LVU643
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2081              		.loc 1 7180 14 is_stmt 0 view .LVU644
 2082 001e 1A6A     		ldr	r2, [r3, #32]
 2083 0020 22F01002 		bic	r2, r2, #16
 2084 0024 1A62     		str	r2, [r3, #32]
 2085              		.loc 1 7183 3 is_stmt 1 view .LVU645
 2086              		.loc 1 7183 14 is_stmt 0 view .LVU646
 2087 0026 1A6A     		ldr	r2, [r3, #32]
 2088 0028 1A62     		str	r2, [r3, #32]
 2089              	.LVL140:
 2090              		.loc 1 7183 14 view .LVU647
 2091              	.LBE81:
 2092              	.LBE80:
2562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2093              		.loc 1 2562 3 is_stmt 1 view .LVU648
2562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2094              		.loc 1 2562 7 is_stmt 0 view .LVU649
 2095 002a 184A     		ldr	r2, .L114
 2096 002c 9342     		cmp	r3, r2
 2097 002e 0FD0     		beq	.L111
2562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2098              		.loc 1 2562 7 discriminator 2 view .LVU650
 2099 0030 02F50062 		add	r2, r2, #2048
 2100 0034 9342     		cmp	r3, r2
 2101 0036 0BD0     		beq	.L111
2562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2102              		.loc 1 2562 7 discriminator 4 view .LVU651
 2103 0038 02F54062 		add	r2, r2, #3072
 2104 003c 9342     		cmp	r3, r2
 2105 003e 07D0     		beq	.L111
2562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2106              		.loc 1 2562 7 discriminator 6 view .LVU652
 2107 0040 02F58062 		add	r2, r2, #1024
 2108 0044 9342     		cmp	r3, r2
 2109 0046 03D0     		beq	.L111
2562:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2110              		.loc 1 2562 7 discriminator 8 view .LVU653
 2111 0048 02F58062 		add	r2, r2, #1024
 2112 004c 9342     		cmp	r3, r2
 2113 004e 0DD1     		bne	.L112
 2114              	.L111:
2565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2115              		.loc 1 2565 5 is_stmt 1 view .LVU654
2565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2116              		.loc 1 2565 5 view .LVU655
 2117 0050 196A     		ldr	r1, [r3, #32]
 2118              	.LVL141:
2565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2119              		.loc 1 2565 5 is_stmt 0 view .LVU656
 2120 0052 41F21112 		movw	r2, #4369
 2121 0056 1142     		tst	r1, r2
 2122 0058 08D1     		bne	.L112
2565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2123              		.loc 1 2565 5 is_stmt 1 discriminator 1 view .LVU657
 2124 005a 196A     		ldr	r1, [r3, #32]
 2125 005c 44F24442 		movw	r2, #17476
 2126 0060 1142     		tst	r1, r2
2565:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2127              		.loc 1 2565 5 discriminator 1 view .LVU658
 2128 0062 02BF     		ittt	eq
 2129 0064 5A6C     		ldreq	r2, [r3, #68]
 2130 0066 22F40042 		biceq	r2, r2, #32768
 2131 006a 5A64     		streq	r2, [r3, #68]
 2132              	.L112:
2569:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2133              		.loc 1 2569 3 view .LVU659
2569:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2134              		.loc 1 2569 3 view .LVU660
 2135 006c 196A     		ldr	r1, [r3, #32]
 2136 006e 41F21112 		movw	r2, #4369
 2137 0072 1142     		tst	r1, r2
 2138 0074 08D1     		bne	.L113
2569:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2139              		.loc 1 2569 3 discriminator 1 view .LVU661
 2140 0076 196A     		ldr	r1, [r3, #32]
 2141 0078 44F24442 		movw	r2, #17476
 2142 007c 1142     		tst	r1, r2
2569:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2143              		.loc 1 2569 3 discriminator 1 view .LVU662
 2144 007e 02BF     		ittt	eq
 2145 0080 1A68     		ldreq	r2, [r3]
 2146 0082 22F00102 		biceq	r2, r2, #1
 2147 0086 1A60     		streq	r2, [r3]
 2148              	.L113:
2572:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 2149              		.loc 1 2572 3 view .LVU663
2573:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2150              		.loc 1 2573 1 is_stmt 0 view .LVU664
 2151 0088 0020     		movs	r0, #0
 2152              	.LVL142:
2573:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2153              		.loc 1 2573 1 view .LVU665
 2154 008a 7047     		bx	lr
 2155              	.L115:
 2156              		.align	2
 2157              	.L114:
 2158 008c 002C0140 		.word	1073818624
 2159              		.cfi_endproc
 2160              	.LFE372:
 2162              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 2163              		.align	1
 2164              		.weak	HAL_TIM_Encoder_MspInit
 2165              		.syntax unified
 2166              		.thumb
 2167              		.thumb_func
 2168              		.fpu fpv4-sp-d16
 2170              	HAL_TIM_Encoder_MspInit:
 2171              	.LFB462:
 2172              		.cfi_startproc
 2173              		@ args = 0, pretend = 0, frame = 0
 2174              		@ frame_needed = 0, uses_anonymous_args = 0
 2175              		@ link register save eliminated.
 2176 0000 7047     		bx	lr
 2177              		.cfi_endproc
 2178              	.LFE462:
 2180              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 2181              		.align	1
 2182              		.weak	HAL_TIM_Encoder_MspDeInit
 2183              		.syntax unified
 2184              		.thumb
 2185              		.thumb_func
 2186              		.fpu fpv4-sp-d16
 2188              	HAL_TIM_Encoder_MspDeInit:
 2189              	.LFB464:
 2190              		.cfi_startproc
 2191              		@ args = 0, pretend = 0, frame = 0
 2192              		@ frame_needed = 0, uses_anonymous_args = 0
 2193              		@ link register save eliminated.
 2194 0000 7047     		bx	lr
 2195              		.cfi_endproc
 2196              	.LFE464:
 2198              		.section	.text.HAL_TIM_Encoder_DeInit,"ax",%progbits
 2199              		.align	1
 2200              		.global	HAL_TIM_Encoder_DeInit
 2201              		.syntax unified
 2202              		.thumb
 2203              		.thumb_func
 2204              		.fpu fpv4-sp-d16
 2206              	HAL_TIM_Encoder_DeInit:
 2207              	.LVL143:
 2208              	.LFB374:
2719:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2209              		.loc 1 2719 1 is_stmt 1 view -0
 2210              		.cfi_startproc
 2211              		@ args = 0, pretend = 0, frame = 0
 2212              		@ frame_needed = 0, uses_anonymous_args = 0
2721:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2213              		.loc 1 2721 3 view .LVU667
2723:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2214              		.loc 1 2723 3 view .LVU668
2723:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2215              		.loc 1 2723 15 is_stmt 0 view .LVU669
 2216 0000 0223     		movs	r3, #2
2719:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2217              		.loc 1 2719 1 view .LVU670
 2218 0002 10B5     		push	{r4, lr}
 2219              		.cfi_def_cfa_offset 8
 2220              		.cfi_offset 4, -8
 2221              		.cfi_offset 14, -4
2723:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2222              		.loc 1 2723 15 view .LVU671
 2223 0004 80F83D30 		strb	r3, [r0, #61]
2726:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2224              		.loc 1 2726 3 is_stmt 1 view .LVU672
2726:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2225              		.loc 1 2726 3 view .LVU673
 2226 0008 0368     		ldr	r3, [r0]
 2227 000a 196A     		ldr	r1, [r3, #32]
 2228 000c 41F21112 		movw	r2, #4369
 2229 0010 1142     		tst	r1, r2
2719:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2230              		.loc 1 2719 1 is_stmt 0 view .LVU674
 2231 0012 0446     		mov	r4, r0
2726:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2232              		.loc 1 2726 3 view .LVU675
 2233 0014 08D1     		bne	.L119
2726:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2234              		.loc 1 2726 3 is_stmt 1 discriminator 1 view .LVU676
 2235 0016 196A     		ldr	r1, [r3, #32]
 2236 0018 44F24442 		movw	r2, #17476
 2237 001c 1142     		tst	r1, r2
2726:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2238              		.loc 1 2726 3 discriminator 1 view .LVU677
 2239 001e 02BF     		ittt	eq
 2240 0020 1A68     		ldreq	r2, [r3]
 2241 0022 22F00102 		biceq	r2, r2, #1
 2242 0026 1A60     		streq	r2, [r3]
 2243              	.L119:
2737:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 2244              		.loc 1 2737 3 view .LVU678
 2245 0028 2046     		mov	r0, r4
 2246              	.LVL144:
2737:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 2247              		.loc 1 2737 3 is_stmt 0 view .LVU679
 2248 002a FFF7FEFF 		bl	HAL_TIM_Encoder_MspDeInit
 2249              	.LVL145:
2741:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2250              		.loc 1 2741 3 is_stmt 1 view .LVU680
2741:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2251              		.loc 1 2741 15 is_stmt 0 view .LVU681
 2252 002e 0020     		movs	r0, #0
 2253 0030 84F83D00 		strb	r0, [r4, #61]
2744:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2254              		.loc 1 2744 3 is_stmt 1 view .LVU682
2744:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2255              		.loc 1 2744 3 view .LVU683
 2256 0034 84F83C00 		strb	r0, [r4, #60]
2746:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 2257              		.loc 1 2746 3 view .LVU684
2747:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2258              		.loc 1 2747 1 is_stmt 0 view .LVU685
 2259 0038 10BD     		pop	{r4, pc}
2747:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2260              		.loc 1 2747 1 view .LVU686
 2261              		.cfi_endproc
 2262              	.LFE374:
 2264              		.section	.text.HAL_TIM_Encoder_Start,"ax",%progbits
 2265              		.align	1
 2266              		.global	HAL_TIM_Encoder_Start
 2267              		.syntax unified
 2268              		.thumb
 2269              		.thumb_func
 2270              		.fpu fpv4-sp-d16
 2272              	HAL_TIM_Encoder_Start:
 2273              	.LVL146:
 2274              	.LFB377:
2790:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2275              		.loc 1 2790 1 is_stmt 1 view -0
 2276              		.cfi_startproc
 2277              		@ args = 0, pretend = 0, frame = 0
 2278              		@ frame_needed = 0, uses_anonymous_args = 0
 2279              		@ link register save eliminated.
2792:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2280              		.loc 1 2792 3 view .LVU688
2795:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2281              		.loc 1 2795 3 view .LVU689
 2282 0000 0368     		ldr	r3, [r0]
 2283 0002 89B1     		cbz	r1, .L121
 2284 0004 0429     		cmp	r1, #4
 2285 0006 07D0     		beq	.L127
2811:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 2286              		.loc 1 2811 7 view .LVU690
 2287              	.LVL147:
 2288              	.LBB82:
 2289              	.LBI82:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2290              		.loc 1 7169 6 view .LVU691
 2291              	.LBB83:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2292              		.loc 1 7171 3 view .LVU692
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2293              		.loc 1 7174 3 view .LVU693
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2294              		.loc 1 7175 3 view .LVU694
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2295              		.loc 1 7177 3 view .LVU695
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2296              		.loc 1 7180 3 view .LVU696
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2297              		.loc 1 7180 14 is_stmt 0 view .LVU697
 2298 0008 1A6A     		ldr	r2, [r3, #32]
 2299 000a 22F00102 		bic	r2, r2, #1
 2300 000e 1A62     		str	r2, [r3, #32]
 2301              		.loc 1 7183 3 is_stmt 1 view .LVU698
 2302              		.loc 1 7183 14 is_stmt 0 view .LVU699
 2303 0010 1A6A     		ldr	r2, [r3, #32]
 2304 0012 42F00102 		orr	r2, r2, #1
 2305 0016 1A62     		str	r2, [r3, #32]
 2306              	.LVL148:
 2307              	.L127:
 2308              		.loc 1 7183 14 view .LVU700
 2309              	.LBE83:
 2310              	.LBE82:
2812:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 2311              		.loc 1 2812 7 is_stmt 1 view .LVU701
 2312              	.LBB84:
 2313              	.LBI84:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2314              		.loc 1 7169 6 view .LVU702
 2315              	.LBB85:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2316              		.loc 1 7171 3 view .LVU703
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2317              		.loc 1 7174 3 view .LVU704
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2318              		.loc 1 7175 3 view .LVU705
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2319              		.loc 1 7177 3 view .LVU706
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2320              		.loc 1 7180 3 view .LVU707
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2321              		.loc 1 7180 14 is_stmt 0 view .LVU708
 2322 0018 1A6A     		ldr	r2, [r3, #32]
 2323 001a 22F01002 		bic	r2, r2, #16
 2324 001e 1A62     		str	r2, [r3, #32]
 2325              		.loc 1 7183 3 is_stmt 1 view .LVU709
 2326              		.loc 1 7183 14 is_stmt 0 view .LVU710
 2327 0020 1A6A     		ldr	r2, [r3, #32]
 2328 0022 42F01002 		orr	r2, r2, #16
 2329 0026 06E0     		b	.L126
 2330              	.LVL149:
 2331              	.L121:
 2332              		.loc 1 7183 14 view .LVU711
 2333              	.LBE85:
 2334              	.LBE84:
2799:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 2335              		.loc 1 2799 7 is_stmt 1 view .LVU712
 2336              	.LBB87:
 2337              	.LBI87:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2338              		.loc 1 7169 6 view .LVU713
 2339              	.LBB88:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2340              		.loc 1 7171 3 view .LVU714
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2341              		.loc 1 7174 3 view .LVU715
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2342              		.loc 1 7175 3 view .LVU716
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2343              		.loc 1 7177 3 view .LVU717
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2344              		.loc 1 7180 3 view .LVU718
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2345              		.loc 1 7180 14 is_stmt 0 view .LVU719
 2346 0028 1A6A     		ldr	r2, [r3, #32]
 2347 002a 22F00102 		bic	r2, r2, #1
 2348 002e 1A62     		str	r2, [r3, #32]
 2349              		.loc 1 7183 3 is_stmt 1 view .LVU720
 2350              		.loc 1 7183 14 is_stmt 0 view .LVU721
 2351 0030 1A6A     		ldr	r2, [r3, #32]
 2352 0032 42F00102 		orr	r2, r2, #1
 2353              	.LVL150:
 2354              	.L126:
 2355              		.loc 1 7183 14 view .LVU722
 2356              	.LBE88:
 2357              	.LBE87:
 2358              	.LBB89:
 2359              	.LBB86:
 2360 0036 1A62     		str	r2, [r3, #32]
 2361              	.LBE86:
 2362              	.LBE89:
2817:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2363              		.loc 1 2817 3 is_stmt 1 view .LVU723
 2364 0038 1A68     		ldr	r2, [r3]
 2365 003a 42F00102 		orr	r2, r2, #1
 2366 003e 1A60     		str	r2, [r3]
2820:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 2367              		.loc 1 2820 3 view .LVU724
2821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2368              		.loc 1 2821 1 is_stmt 0 view .LVU725
 2369 0040 0020     		movs	r0, #0
 2370              	.LVL151:
2821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2371              		.loc 1 2821 1 view .LVU726
 2372 0042 7047     		bx	lr
 2373              		.cfi_endproc
 2374              	.LFE377:
 2376              		.section	.text.HAL_TIM_Encoder_Stop,"ax",%progbits
 2377              		.align	1
 2378              		.global	HAL_TIM_Encoder_Stop
 2379              		.syntax unified
 2380              		.thumb
 2381              		.thumb_func
 2382              		.fpu fpv4-sp-d16
 2384              	HAL_TIM_Encoder_Stop:
 2385              	.LVL152:
 2386              	.LFB378:
2834:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2387              		.loc 1 2834 1 is_stmt 1 view -0
 2388              		.cfi_startproc
 2389              		@ args = 0, pretend = 0, frame = 0
 2390              		@ frame_needed = 0, uses_anonymous_args = 0
 2391              		@ link register save eliminated.
2836:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2392              		.loc 1 2836 3 view .LVU728
2840:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2393              		.loc 1 2840 3 view .LVU729
 2394 0000 0368     		ldr	r3, [r0]
 2395 0002 59B1     		cbz	r1, .L129
 2396 0004 0429     		cmp	r1, #4
 2397 0006 05D0     		beq	.L136
2856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 2398              		.loc 1 2856 7 view .LVU730
 2399              	.LVL153:
 2400              	.LBB90:
 2401              	.LBI90:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2402              		.loc 1 7169 6 view .LVU731
 2403              	.LBB91:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2404              		.loc 1 7171 3 view .LVU732
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2405              		.loc 1 7174 3 view .LVU733
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2406              		.loc 1 7175 3 view .LVU734
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2407              		.loc 1 7177 3 view .LVU735
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2408              		.loc 1 7180 3 view .LVU736
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2409              		.loc 1 7180 14 is_stmt 0 view .LVU737
 2410 0008 1A6A     		ldr	r2, [r3, #32]
 2411 000a 22F00102 		bic	r2, r2, #1
 2412 000e 1A62     		str	r2, [r3, #32]
 2413              		.loc 1 7183 3 is_stmt 1 view .LVU738
 2414              		.loc 1 7183 14 is_stmt 0 view .LVU739
 2415 0010 1A6A     		ldr	r2, [r3, #32]
 2416 0012 1A62     		str	r2, [r3, #32]
 2417              	.LVL154:
 2418              	.L136:
 2419              		.loc 1 7183 14 view .LVU740
 2420              	.LBE91:
 2421              	.LBE90:
2857:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 2422              		.loc 1 2857 7 is_stmt 1 view .LVU741
 2423              	.LBB92:
 2424              	.LBI92:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2425              		.loc 1 7169 6 view .LVU742
 2426              	.LBB93:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2427              		.loc 1 7171 3 view .LVU743
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2428              		.loc 1 7174 3 view .LVU744
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2429              		.loc 1 7175 3 view .LVU745
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2430              		.loc 1 7177 3 view .LVU746
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2431              		.loc 1 7180 3 view .LVU747
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2432              		.loc 1 7180 14 is_stmt 0 view .LVU748
 2433 0014 1A6A     		ldr	r2, [r3, #32]
 2434 0016 22F01002 		bic	r2, r2, #16
 2435 001a 02E0     		b	.L135
 2436              	.LVL155:
 2437              	.L129:
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2438              		.loc 1 7180 14 view .LVU749
 2439              	.LBE93:
 2440              	.LBE92:
2844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 2441              		.loc 1 2844 7 is_stmt 1 view .LVU750
 2442              	.LBB95:
 2443              	.LBI95:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2444              		.loc 1 7169 6 view .LVU751
 2445              	.LBB96:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2446              		.loc 1 7171 3 view .LVU752
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2447              		.loc 1 7174 3 view .LVU753
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2448              		.loc 1 7175 3 view .LVU754
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2449              		.loc 1 7177 3 view .LVU755
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2450              		.loc 1 7180 3 view .LVU756
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2451              		.loc 1 7180 14 is_stmt 0 view .LVU757
 2452 001c 1A6A     		ldr	r2, [r3, #32]
 2453 001e 22F00102 		bic	r2, r2, #1
 2454              	.LVL156:
 2455              	.L135:
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2456              		.loc 1 7180 14 view .LVU758
 2457              	.LBE96:
 2458              	.LBE95:
 2459              	.LBB97:
 2460              	.LBB94:
 2461 0022 1A62     		str	r2, [r3, #32]
 2462              		.loc 1 7183 3 is_stmt 1 view .LVU759
 2463              		.loc 1 7183 14 is_stmt 0 view .LVU760
 2464 0024 1A6A     		ldr	r2, [r3, #32]
 2465 0026 1A62     		str	r2, [r3, #32]
 2466              	.LBE94:
 2467              	.LBE97:
2863:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2468              		.loc 1 2863 3 is_stmt 1 view .LVU761
2863:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2469              		.loc 1 2863 3 view .LVU762
 2470 0028 196A     		ldr	r1, [r3, #32]
 2471              	.LVL157:
2863:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2472              		.loc 1 2863 3 is_stmt 0 view .LVU763
 2473 002a 41F21112 		movw	r2, #4369
 2474 002e 1142     		tst	r1, r2
 2475 0030 08D1     		bne	.L133
2863:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2476              		.loc 1 2863 3 is_stmt 1 discriminator 1 view .LVU764
 2477 0032 196A     		ldr	r1, [r3, #32]
 2478 0034 44F24442 		movw	r2, #17476
 2479 0038 1142     		tst	r1, r2
2863:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2480              		.loc 1 2863 3 discriminator 1 view .LVU765
 2481 003a 02BF     		ittt	eq
 2482 003c 1A68     		ldreq	r2, [r3]
 2483 003e 22F00102 		biceq	r2, r2, #1
 2484 0042 1A60     		streq	r2, [r3]
 2485              	.L133:
2866:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 2486              		.loc 1 2866 3 view .LVU766
2867:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2487              		.loc 1 2867 1 is_stmt 0 view .LVU767
 2488 0044 0020     		movs	r0, #0
 2489              	.LVL158:
2867:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2490              		.loc 1 2867 1 view .LVU768
 2491 0046 7047     		bx	lr
 2492              		.cfi_endproc
 2493              	.LFE378:
 2495              		.section	.text.HAL_TIM_Encoder_Start_IT,"ax",%progbits
 2496              		.align	1
 2497              		.global	HAL_TIM_Encoder_Start_IT
 2498              		.syntax unified
 2499              		.thumb
 2500              		.thumb_func
 2501              		.fpu fpv4-sp-d16
 2503              	HAL_TIM_Encoder_Start_IT:
 2504              	.LVL159:
 2505              	.LFB379:
2880:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2506              		.loc 1 2880 1 is_stmt 1 view -0
 2507              		.cfi_startproc
 2508              		@ args = 0, pretend = 0, frame = 0
 2509              		@ frame_needed = 0, uses_anonymous_args = 0
 2510              		@ link register save eliminated.
2882:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2511              		.loc 1 2882 3 view .LVU770
2886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2512              		.loc 1 2886 3 view .LVU771
 2513 0000 0368     		ldr	r3, [r0]
 2514 0002 B1B1     		cbz	r1, .L138
 2515 0004 0429     		cmp	r1, #4
 2516 0006 26D0     		beq	.L139
2904:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 2517              		.loc 1 2904 7 view .LVU772
 2518              	.LVL160:
 2519              	.LBB98:
 2520              	.LBI98:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2521              		.loc 1 7169 6 view .LVU773
 2522              	.LBB99:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2523              		.loc 1 7171 3 view .LVU774
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2524              		.loc 1 7174 3 view .LVU775
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2525              		.loc 1 7175 3 view .LVU776
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2526              		.loc 1 7177 3 view .LVU777
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2527              		.loc 1 7180 3 view .LVU778
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2528              		.loc 1 7180 14 is_stmt 0 view .LVU779
 2529 0008 1A6A     		ldr	r2, [r3, #32]
 2530 000a 22F00102 		bic	r2, r2, #1
 2531 000e 1A62     		str	r2, [r3, #32]
 2532              		.loc 1 7183 3 is_stmt 1 view .LVU780
 2533              		.loc 1 7183 14 is_stmt 0 view .LVU781
 2534 0010 1A6A     		ldr	r2, [r3, #32]
 2535 0012 42F00102 		orr	r2, r2, #1
 2536 0016 1A62     		str	r2, [r3, #32]
 2537              	.LVL161:
 2538              		.loc 1 7183 14 view .LVU782
 2539              	.LBE99:
 2540              	.LBE98:
2905:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 2541              		.loc 1 2905 7 is_stmt 1 view .LVU783
 2542              	.LBB100:
 2543              	.LBI100:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2544              		.loc 1 7169 6 view .LVU784
 2545              	.LBB101:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2546              		.loc 1 7171 3 view .LVU785
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2547              		.loc 1 7174 3 view .LVU786
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2548              		.loc 1 7175 3 view .LVU787
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2549              		.loc 1 7177 3 view .LVU788
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2550              		.loc 1 7180 3 view .LVU789
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2551              		.loc 1 7180 14 is_stmt 0 view .LVU790
 2552 0018 1A6A     		ldr	r2, [r3, #32]
 2553 001a 22F01002 		bic	r2, r2, #16
 2554 001e 1A62     		str	r2, [r3, #32]
 2555              		.loc 1 7183 3 is_stmt 1 view .LVU791
 2556              		.loc 1 7183 14 is_stmt 0 view .LVU792
 2557 0020 1A6A     		ldr	r2, [r3, #32]
 2558 0022 42F01002 		orr	r2, r2, #16
 2559 0026 1A62     		str	r2, [r3, #32]
 2560              	.LVL162:
 2561              		.loc 1 7183 14 view .LVU793
 2562              	.LBE101:
 2563              	.LBE100:
2906:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 2564              		.loc 1 2906 7 is_stmt 1 view .LVU794
 2565 0028 DA68     		ldr	r2, [r3, #12]
 2566 002a 42F00202 		orr	r2, r2, #2
 2567 002e DA60     		str	r2, [r3, #12]
 2568 0030 19E0     		b	.L144
 2569              	.L138:
2890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 2570              		.loc 1 2890 7 view .LVU795
 2571              	.LVL163:
 2572              	.LBB102:
 2573              	.LBI102:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2574              		.loc 1 7169 6 view .LVU796
 2575              	.LBB103:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2576              		.loc 1 7171 3 view .LVU797
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2577              		.loc 1 7174 3 view .LVU798
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2578              		.loc 1 7175 3 view .LVU799
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2579              		.loc 1 7177 3 view .LVU800
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2580              		.loc 1 7180 3 view .LVU801
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2581              		.loc 1 7180 14 is_stmt 0 view .LVU802
 2582 0032 1A6A     		ldr	r2, [r3, #32]
 2583 0034 22F00102 		bic	r2, r2, #1
 2584 0038 1A62     		str	r2, [r3, #32]
 2585              		.loc 1 7183 3 is_stmt 1 view .LVU803
 2586              		.loc 1 7183 14 is_stmt 0 view .LVU804
 2587 003a 1A6A     		ldr	r2, [r3, #32]
 2588 003c 42F00102 		orr	r2, r2, #1
 2589 0040 1A62     		str	r2, [r3, #32]
 2590              	.LVL164:
 2591              		.loc 1 7183 14 view .LVU805
 2592              	.LBE103:
 2593              	.LBE102:
2891:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 2594              		.loc 1 2891 7 is_stmt 1 view .LVU806
 2595 0042 DA68     		ldr	r2, [r3, #12]
 2596 0044 42F00202 		orr	r2, r2, #2
 2597              	.L143:
2907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 2598              		.loc 1 2907 7 is_stmt 0 view .LVU807
 2599 0048 DA60     		str	r2, [r3, #12]
2908:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 2600              		.loc 1 2908 7 is_stmt 1 view .LVU808
2913:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2601              		.loc 1 2913 3 view .LVU809
 2602 004a 1A68     		ldr	r2, [r3]
 2603 004c 42F00102 		orr	r2, r2, #1
 2604 0050 1A60     		str	r2, [r3]
2916:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 2605              		.loc 1 2916 3 view .LVU810
2917:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2606              		.loc 1 2917 1 is_stmt 0 view .LVU811
 2607 0052 0020     		movs	r0, #0
 2608              	.LVL165:
2917:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2609              		.loc 1 2917 1 view .LVU812
 2610 0054 7047     		bx	lr
 2611              	.LVL166:
 2612              	.L139:
2897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 2613              		.loc 1 2897 7 is_stmt 1 view .LVU813
 2614              	.LBB104:
 2615              	.LBI104:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2616              		.loc 1 7169 6 view .LVU814
 2617              	.LBB105:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2618              		.loc 1 7171 3 view .LVU815
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2619              		.loc 1 7174 3 view .LVU816
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2620              		.loc 1 7175 3 view .LVU817
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2621              		.loc 1 7177 3 view .LVU818
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2622              		.loc 1 7180 3 view .LVU819
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2623              		.loc 1 7180 14 is_stmt 0 view .LVU820
 2624 0056 1A6A     		ldr	r2, [r3, #32]
 2625 0058 22F01002 		bic	r2, r2, #16
 2626 005c 1A62     		str	r2, [r3, #32]
 2627              		.loc 1 7183 3 is_stmt 1 view .LVU821
 2628              		.loc 1 7183 14 is_stmt 0 view .LVU822
 2629 005e 1A6A     		ldr	r2, [r3, #32]
 2630 0060 42F01002 		orr	r2, r2, #16
 2631 0064 1A62     		str	r2, [r3, #32]
 2632              	.LVL167:
 2633              		.loc 1 7183 14 view .LVU823
 2634              	.LBE105:
 2635              	.LBE104:
2898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 2636              		.loc 1 2898 7 is_stmt 1 view .LVU824
 2637              	.L144:
2907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 2638              		.loc 1 2907 7 view .LVU825
 2639 0066 DA68     		ldr	r2, [r3, #12]
 2640 0068 42F00402 		orr	r2, r2, #4
 2641 006c ECE7     		b	.L143
 2642              		.cfi_endproc
 2643              	.LFE379:
 2645              		.section	.text.HAL_TIM_Encoder_Stop_IT,"ax",%progbits
 2646              		.align	1
 2647              		.global	HAL_TIM_Encoder_Stop_IT
 2648              		.syntax unified
 2649              		.thumb
 2650              		.thumb_func
 2651              		.fpu fpv4-sp-d16
 2653              	HAL_TIM_Encoder_Stop_IT:
 2654              	.LVL168:
 2655              	.LFB380:
2930:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2656              		.loc 1 2930 1 view -0
 2657              		.cfi_startproc
 2658              		@ args = 0, pretend = 0, frame = 0
 2659              		@ frame_needed = 0, uses_anonymous_args = 0
 2660              		@ link register save eliminated.
2932:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2661              		.loc 1 2932 3 view .LVU827
2936:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2662              		.loc 1 2936 3 view .LVU828
 2663 0000 0368     		ldr	r3, [r0]
 2664              	.LBB106:
 2665              	.LBB107:
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2666              		.loc 1 7180 14 is_stmt 0 view .LVU829
 2667 0002 1A6A     		ldr	r2, [r3, #32]
 2668              	.LBE107:
 2669              	.LBE106:
2936:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2670              		.loc 1 2936 6 view .LVU830
 2671 0004 D9B9     		cbnz	r1, .L146
2938:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2672              		.loc 1 2938 5 is_stmt 1 view .LVU831
 2673              	.LVL169:
 2674              	.LBB109:
 2675              	.LBI106:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2676              		.loc 1 7169 6 view .LVU832
 2677              	.LBB108:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2678              		.loc 1 7171 3 view .LVU833
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2679              		.loc 1 7174 3 view .LVU834
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2680              		.loc 1 7175 3 view .LVU835
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2681              		.loc 1 7177 3 view .LVU836
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2682              		.loc 1 7180 3 view .LVU837
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2683              		.loc 1 7180 14 is_stmt 0 view .LVU838
 2684 0006 22F00102 		bic	r2, r2, #1
 2685 000a 1A62     		str	r2, [r3, #32]
 2686              		.loc 1 7183 3 is_stmt 1 view .LVU839
 2687              		.loc 1 7183 14 is_stmt 0 view .LVU840
 2688 000c 1A6A     		ldr	r2, [r3, #32]
 2689 000e 1A62     		str	r2, [r3, #32]
 2690              	.LVL170:
 2691              		.loc 1 7183 14 view .LVU841
 2692              	.LBE108:
 2693              	.LBE109:
2941:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2694              		.loc 1 2941 5 is_stmt 1 view .LVU842
 2695 0010 DA68     		ldr	r2, [r3, #12]
 2696 0012 22F00202 		bic	r2, r2, #2
 2697              	.L150:
2957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2698              		.loc 1 2957 5 is_stmt 0 view .LVU843
 2699 0016 DA60     		str	r2, [r3, #12]
2961:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2700              		.loc 1 2961 3 is_stmt 1 view .LVU844
2961:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2701              		.loc 1 2961 3 view .LVU845
 2702 0018 196A     		ldr	r1, [r3, #32]
 2703              	.LVL171:
2961:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2704              		.loc 1 2961 3 is_stmt 0 view .LVU846
 2705 001a 41F21112 		movw	r2, #4369
 2706 001e 1142     		tst	r1, r2
 2707 0020 08D1     		bne	.L149
2961:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2708              		.loc 1 2961 3 is_stmt 1 discriminator 1 view .LVU847
 2709 0022 196A     		ldr	r1, [r3, #32]
 2710 0024 44F24442 		movw	r2, #17476
 2711 0028 1142     		tst	r1, r2
2961:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2712              		.loc 1 2961 3 discriminator 1 view .LVU848
 2713 002a 02BF     		ittt	eq
 2714 002c 1A68     		ldreq	r2, [r3]
 2715 002e 22F00102 		biceq	r2, r2, #1
 2716 0032 1A60     		streq	r2, [r3]
 2717              	.L149:
2964:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2718              		.loc 1 2964 3 view .LVU849
2964:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2719              		.loc 1 2964 15 is_stmt 0 view .LVU850
 2720 0034 0123     		movs	r3, #1
 2721 0036 80F83D30 		strb	r3, [r0, #61]
2967:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 2722              		.loc 1 2967 3 is_stmt 1 view .LVU851
2968:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2723              		.loc 1 2968 1 is_stmt 0 view .LVU852
 2724 003a 0020     		movs	r0, #0
 2725              	.LVL172:
2968:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2726              		.loc 1 2968 1 view .LVU853
 2727 003c 7047     		bx	lr
 2728              	.LVL173:
 2729              	.L146:
2943:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2730              		.loc 1 2943 8 is_stmt 1 view .LVU854
2943:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2731              		.loc 1 2943 11 is_stmt 0 view .LVU855
 2732 003e 0429     		cmp	r1, #4
 2733 0040 08D1     		bne	.L148
2945:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2734              		.loc 1 2945 5 is_stmt 1 view .LVU856
 2735              	.LVL174:
 2736              	.LBB110:
 2737              	.LBI110:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2738              		.loc 1 7169 6 view .LVU857
 2739              	.LBB111:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2740              		.loc 1 7171 3 view .LVU858
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2741              		.loc 1 7174 3 view .LVU859
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2742              		.loc 1 7175 3 view .LVU860
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2743              		.loc 1 7177 3 view .LVU861
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2744              		.loc 1 7180 3 view .LVU862
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2745              		.loc 1 7180 14 is_stmt 0 view .LVU863
 2746 0042 22F01002 		bic	r2, r2, #16
 2747 0046 1A62     		str	r2, [r3, #32]
 2748              		.loc 1 7183 3 is_stmt 1 view .LVU864
 2749              		.loc 1 7183 14 is_stmt 0 view .LVU865
 2750 0048 1A6A     		ldr	r2, [r3, #32]
 2751 004a 1A62     		str	r2, [r3, #32]
 2752              	.LVL175:
 2753              		.loc 1 7183 14 view .LVU866
 2754              	.LBE111:
 2755              	.LBE110:
2948:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2756              		.loc 1 2948 5 is_stmt 1 view .LVU867
 2757              	.L151:
2957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 2758              		.loc 1 2957 5 view .LVU868
 2759 004c DA68     		ldr	r2, [r3, #12]
 2760 004e 22F00402 		bic	r2, r2, #4
 2761 0052 E0E7     		b	.L150
 2762              	.L148:
2952:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 2763              		.loc 1 2952 5 view .LVU869
 2764              	.LVL176:
 2765              	.LBB112:
 2766              	.LBI112:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2767              		.loc 1 7169 6 view .LVU870
 2768              	.LBB113:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2769              		.loc 1 7171 3 view .LVU871
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2770              		.loc 1 7174 3 view .LVU872
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2771              		.loc 1 7175 3 view .LVU873
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2772              		.loc 1 7177 3 view .LVU874
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2773              		.loc 1 7180 3 view .LVU875
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2774              		.loc 1 7180 14 is_stmt 0 view .LVU876
 2775 0054 22F00102 		bic	r2, r2, #1
 2776 0058 1A62     		str	r2, [r3, #32]
 2777              		.loc 1 7183 3 is_stmt 1 view .LVU877
 2778              		.loc 1 7183 14 is_stmt 0 view .LVU878
 2779 005a 1A6A     		ldr	r2, [r3, #32]
 2780 005c 1A62     		str	r2, [r3, #32]
 2781              	.LVL177:
 2782              		.loc 1 7183 14 view .LVU879
 2783              	.LBE113:
 2784              	.LBE112:
2953:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2785              		.loc 1 2953 5 is_stmt 1 view .LVU880
 2786              	.LBB114:
 2787              	.LBI114:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2788              		.loc 1 7169 6 view .LVU881
 2789              	.LBB115:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2790              		.loc 1 7171 3 view .LVU882
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2791              		.loc 1 7174 3 view .LVU883
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2792              		.loc 1 7175 3 view .LVU884
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2793              		.loc 1 7177 3 view .LVU885
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2794              		.loc 1 7180 3 view .LVU886
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2795              		.loc 1 7180 14 is_stmt 0 view .LVU887
 2796 005e 1A6A     		ldr	r2, [r3, #32]
 2797 0060 22F01002 		bic	r2, r2, #16
 2798 0064 1A62     		str	r2, [r3, #32]
 2799              		.loc 1 7183 3 is_stmt 1 view .LVU888
 2800              		.loc 1 7183 14 is_stmt 0 view .LVU889
 2801 0066 1A6A     		ldr	r2, [r3, #32]
 2802 0068 1A62     		str	r2, [r3, #32]
 2803              	.LVL178:
 2804              		.loc 1 7183 14 view .LVU890
 2805              	.LBE115:
 2806              	.LBE114:
2956:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 2807              		.loc 1 2956 5 is_stmt 1 view .LVU891
 2808 006a DA68     		ldr	r2, [r3, #12]
 2809 006c 22F00202 		bic	r2, r2, #2
 2810 0070 DA60     		str	r2, [r3, #12]
 2811 0072 EBE7     		b	.L151
 2812              		.cfi_endproc
 2813              	.LFE380:
 2815              		.section	.text.HAL_TIM_Encoder_Start_DMA,"ax",%progbits
 2816              		.align	1
 2817              		.global	HAL_TIM_Encoder_Start_DMA
 2818              		.syntax unified
 2819              		.thumb
 2820              		.thumb_func
 2821              		.fpu fpv4-sp-d16
 2823              	HAL_TIM_Encoder_Start_DMA:
 2824              	.LVL179:
 2825              	.LFB381:
2985:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2826              		.loc 1 2985 1 view -0
 2827              		.cfi_startproc
 2828              		@ args = 4, pretend = 0, frame = 0
 2829              		@ frame_needed = 0, uses_anonymous_args = 0
2987:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2830              		.loc 1 2987 3 view .LVU893
2989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2831              		.loc 1 2989 3 view .LVU894
2985:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2832              		.loc 1 2985 1 is_stmt 0 view .LVU895
 2833 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 2834              		.cfi_def_cfa_offset 32
 2835              		.cfi_offset 3, -32
 2836              		.cfi_offset 4, -28
 2837              		.cfi_offset 5, -24
 2838              		.cfi_offset 6, -20
 2839              		.cfi_offset 7, -16
 2840              		.cfi_offset 8, -12
 2841              		.cfi_offset 9, -8
 2842              		.cfi_offset 14, -4
2985:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2843              		.loc 1 2985 1 view .LVU896
 2844 0004 0546     		mov	r5, r0
2989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2845              		.loc 1 2989 11 view .LVU897
 2846 0006 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 2847              	.LVL180:
2985:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2848              		.loc 1 2985 1 view .LVU898
 2849 000a BDF82040 		ldrh	r4, [sp, #32]
2989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2850              		.loc 1 2989 11 view .LVU899
 2851 000e C0B2     		uxtb	r0, r0
2989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2852              		.loc 1 2989 6 view .LVU900
 2853 0010 0228     		cmp	r0, #2
2985:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 2854              		.loc 1 2985 1 view .LVU901
 2855 0012 1E46     		mov	r6, r3
2989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2856              		.loc 1 2989 6 view .LVU902
 2857 0014 07D0     		beq	.L153
2993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2858              		.loc 1 2993 8 is_stmt 1 view .LVU903
2993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2859              		.loc 1 2993 16 is_stmt 0 view .LVU904
 2860 0016 95F83D30 		ldrb	r3, [r5, #61]	@ zero_extendqisi2
 2861              	.LVL181:
2993:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2862              		.loc 1 2993 11 view .LVU905
 2863 001a 012B     		cmp	r3, #1
 2864 001c 08D1     		bne	.L154
2995:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 2865              		.loc 1 2995 5 is_stmt 1 view .LVU906
2995:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 2866              		.loc 1 2995 8 is_stmt 0 view .LVU907
 2867 001e 02B1     		cbz	r2, .L155
2995:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 2868              		.loc 1 2995 28 discriminator 2 view .LVU908
 2869 0020 1EB9     		cbnz	r6, .L156
 2870              	.L155:
2995:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 2871              		.loc 1 2995 50 discriminator 3 view .LVU909
 2872 0022 14B1     		cbz	r4, .L156
 2873              	.LVL182:
 2874              	.L159:
2997:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 2875              		.loc 1 2997 14 view .LVU910
 2876 0024 0120     		movs	r0, #1
 2877              	.L153:
3106:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2878              		.loc 1 3106 1 view .LVU911
 2879 0026 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 2880              	.LVL183:
 2881              	.L156:
3001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 2882              		.loc 1 3001 7 is_stmt 1 view .LVU912
3001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 2883              		.loc 1 3001 19 is_stmt 0 view .LVU913
 2884 002a 0223     		movs	r3, #2
 2885 002c 85F83D30 		strb	r3, [r5, #61]
 2886              	.L154:
3007:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2887              		.loc 1 3007 3 is_stmt 1 view .LVU914
3009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 2888              		.loc 1 3009 3 view .LVU915
 2889 0030 0429     		cmp	r1, #4
 2890 0032 23D0     		beq	.L157
 2891 0034 3C29     		cmp	r1, #60
 2892 0036 41D0     		beq	.L158
 2893 0038 0029     		cmp	r1, #0
 2894 003a 7BD1     		bne	.L161
3014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 2895              		.loc 1 3014 7 view .LVU916
3014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 2896              		.loc 1 3014 17 is_stmt 0 view .LVU917
 2897 003c 686A     		ldr	r0, [r5, #36]
3014:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 2898              		.loc 1 3014 52 view .LVU918
 2899 003e 3E4B     		ldr	r3, .L169
 2900 0040 C362     		str	r3, [r0, #44]
3015:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2901              		.loc 1 3015 7 is_stmt 1 view .LVU919
3021:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 2902              		.loc 1 3021 66 is_stmt 0 view .LVU920
 2903 0042 2968     		ldr	r1, [r5]
 2904              	.LVL184:
3015:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2905              		.loc 1 3015 56 view .LVU921
 2906 0044 3D4B     		ldr	r3, .L169+4
 2907 0046 0363     		str	r3, [r0, #48]
3018:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2908              		.loc 1 3018 7 is_stmt 1 view .LVU922
3018:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2909              		.loc 1 3018 53 is_stmt 0 view .LVU923
 2910 0048 3D4B     		ldr	r3, .L169+8
 2911 004a 4363     		str	r3, [r0, #52]
3021:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 2912              		.loc 1 3021 7 is_stmt 1 view .LVU924
3021:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 2913              		.loc 1 3021 11 is_stmt 0 view .LVU925
 2914 004c 3431     		adds	r1, r1, #52
 2915 004e 2346     		mov	r3, r4
 2916 0050 FFF7FEFF 		bl	HAL_DMA_Start_IT
 2917              	.LVL185:
3021:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 2918              		.loc 1 3021 10 view .LVU926
 2919 0054 0028     		cmp	r0, #0
 2920 0056 E5D1     		bne	.L159
3026:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2921              		.loc 1 3026 7 is_stmt 1 view .LVU927
 2922 0058 2B68     		ldr	r3, [r5]
 2923 005a DA68     		ldr	r2, [r3, #12]
 2924 005c 42F40072 		orr	r2, r2, #512
 2925 0060 DA60     		str	r2, [r3, #12]
3029:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2926              		.loc 1 3029 7 view .LVU928
 2927 0062 1A68     		ldr	r2, [r3]
 2928 0064 42F00102 		orr	r2, r2, #1
 2929 0068 1A60     		str	r2, [r3]
3032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 2930              		.loc 1 3032 7 view .LVU929
 2931              	.LVL186:
 2932              	.LBB116:
 2933              	.LBI116:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 2934              		.loc 1 7169 6 view .LVU930
 2935              	.LBB117:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2936              		.loc 1 7171 3 view .LVU931
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 2937              		.loc 1 7174 3 view .LVU932
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2938              		.loc 1 7175 3 view .LVU933
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2939              		.loc 1 7177 3 view .LVU934
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2940              		.loc 1 7180 3 view .LVU935
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2941              		.loc 1 7180 14 is_stmt 0 view .LVU936
 2942 006a 1A6A     		ldr	r2, [r3, #32]
 2943 006c 22F00102 		bic	r2, r2, #1
 2944 0070 1A62     		str	r2, [r3, #32]
 2945              		.loc 1 7183 3 is_stmt 1 view .LVU937
 2946              		.loc 1 7183 14 is_stmt 0 view .LVU938
 2947 0072 1A6A     		ldr	r2, [r3, #32]
 2948 0074 42F00102 		orr	r2, r2, #1
 2949              	.LVL187:
 2950              	.L168:
 2951              		.loc 1 7183 14 view .LVU939
 2952              	.LBE117:
 2953              	.LBE116:
 2954              	.LBB118:
 2955              	.LBB119:
 2956 0078 1A62     		str	r2, [r3, #32]
 2957 007a D4E7     		b	.L153
 2958              	.LVL188:
 2959              	.L157:
 2960              		.loc 1 7183 14 view .LVU940
 2961              	.LBE119:
 2962              	.LBE118:
3039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 2963              		.loc 1 3039 7 is_stmt 1 view .LVU941
3039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 2964              		.loc 1 3039 17 is_stmt 0 view .LVU942
 2965 007c A86A     		ldr	r0, [r5, #40]
3039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 2966              		.loc 1 3039 52 view .LVU943
 2967 007e 2E4B     		ldr	r3, .L169
 2968 0080 C362     		str	r3, [r0, #44]
3040:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2969              		.loc 1 3040 7 is_stmt 1 view .LVU944
3045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 2970              		.loc 1 3045 66 is_stmt 0 view .LVU945
 2971 0082 2968     		ldr	r1, [r5]
 2972              	.LVL189:
3040:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2973              		.loc 1 3040 56 view .LVU946
 2974 0084 2D4B     		ldr	r3, .L169+4
 2975 0086 0363     		str	r3, [r0, #48]
3043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
 2976              		.loc 1 3043 7 is_stmt 1 view .LVU947
3043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the DMA channel */
 2977              		.loc 1 3043 53 is_stmt 0 view .LVU948
 2978 0088 2D4B     		ldr	r3, .L169+8
 2979 008a 4363     		str	r3, [r0, #52]
3045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 2980              		.loc 1 3045 7 is_stmt 1 view .LVU949
3045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 2981              		.loc 1 3045 11 is_stmt 0 view .LVU950
 2982 008c 3246     		mov	r2, r6
 2983              	.LVL190:
3045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 2984              		.loc 1 3045 11 view .LVU951
 2985 008e 2346     		mov	r3, r4
 2986 0090 3831     		adds	r1, r1, #56
 2987 0092 FFF7FEFF 		bl	HAL_DMA_Start_IT
 2988              	.LVL191:
3045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 2989              		.loc 1 3045 10 view .LVU952
 2990 0096 0028     		cmp	r0, #0
 2991 0098 C4D1     		bne	.L159
3050:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2992              		.loc 1 3050 7 is_stmt 1 view .LVU953
 2993 009a 2B68     		ldr	r3, [r5]
 2994 009c DA68     		ldr	r2, [r3, #12]
 2995 009e 42F48062 		orr	r2, r2, #1024
 2996 00a2 DA60     		str	r2, [r3, #12]
3053:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 2997              		.loc 1 3053 7 view .LVU954
 2998 00a4 1A68     		ldr	r2, [r3]
 2999 00a6 42F00102 		orr	r2, r2, #1
 3000 00aa 1A60     		str	r2, [r3]
3056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3001              		.loc 1 3056 7 view .LVU955
 3002              	.LVL192:
 3003              	.LBB121:
 3004              	.LBI118:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 3005              		.loc 1 7169 6 view .LVU956
 3006              	.LBB120:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3007              		.loc 1 7171 3 view .LVU957
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 3008              		.loc 1 7174 3 view .LVU958
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3009              		.loc 1 7175 3 view .LVU959
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3010              		.loc 1 7177 3 view .LVU960
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3011              		.loc 1 7180 3 view .LVU961
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3012              		.loc 1 7180 14 is_stmt 0 view .LVU962
 3013 00ac 1A6A     		ldr	r2, [r3, #32]
 3014 00ae 22F01002 		bic	r2, r2, #16
 3015 00b2 1A62     		str	r2, [r3, #32]
 3016              		.loc 1 7183 3 is_stmt 1 view .LVU963
 3017              		.loc 1 7183 14 is_stmt 0 view .LVU964
 3018 00b4 1A6A     		ldr	r2, [r3, #32]
 3019 00b6 42F01002 		orr	r2, r2, #16
 3020 00ba DDE7     		b	.L168
 3021              	.LVL193:
 3022              	.L158:
 3023              		.loc 1 7183 14 view .LVU965
 3024              	.LBE120:
 3025              	.LBE121:
3063:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3026              		.loc 1 3063 7 is_stmt 1 view .LVU966
3063:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3027              		.loc 1 3063 17 is_stmt 0 view .LVU967
 3028 00bc 686A     		ldr	r0, [r5, #36]
3070:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 3029              		.loc 1 3070 66 view .LVU968
 3030 00be 2968     		ldr	r1, [r5]
 3031              	.LVL194:
3063:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3032              		.loc 1 3063 52 view .LVU969
 3033 00c0 DFF87490 		ldr	r9, .L169
3064:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3034              		.loc 1 3064 56 view .LVU970
 3035 00c4 DFF87480 		ldr	r8, .L169+4
3067:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3036              		.loc 1 3067 53 view .LVU971
 3037 00c8 1D4F     		ldr	r7, .L169+8
3063:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3038              		.loc 1 3063 52 view .LVU972
 3039 00ca C0F82C90 		str	r9, [r0, #44]
3064:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3040              		.loc 1 3064 7 is_stmt 1 view .LVU973
3064:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3041              		.loc 1 3064 56 is_stmt 0 view .LVU974
 3042 00ce C0F83080 		str	r8, [r0, #48]
3067:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3043              		.loc 1 3067 7 is_stmt 1 view .LVU975
3067:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3044              		.loc 1 3067 53 is_stmt 0 view .LVU976
 3045 00d2 4763     		str	r7, [r0, #52]
3070:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 3046              		.loc 1 3070 7 is_stmt 1 view .LVU977
3070:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 3047              		.loc 1 3070 11 is_stmt 0 view .LVU978
 3048 00d4 2346     		mov	r3, r4
 3049 00d6 3431     		adds	r1, r1, #52
 3050 00d8 FFF7FEFF 		bl	HAL_DMA_Start_IT
 3051              	.LVL195:
3070:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 3052              		.loc 1 3070 10 view .LVU979
 3053 00dc 0028     		cmp	r0, #0
 3054 00de A1D1     		bne	.L159
3076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3055              		.loc 1 3076 7 is_stmt 1 view .LVU980
3076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3056              		.loc 1 3076 17 is_stmt 0 view .LVU981
 3057 00e0 A86A     		ldr	r0, [r5, #40]
3083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 3058              		.loc 1 3083 66 view .LVU982
 3059 00e2 2968     		ldr	r1, [r5]
3080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3060              		.loc 1 3080 53 view .LVU983
 3061 00e4 4763     		str	r7, [r0, #52]
3077:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3062              		.loc 1 3077 56 view .LVU984
 3063 00e6 C0E90B98 		strd	r9, r8, [r0, #44]
3080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3064              		.loc 1 3080 7 is_stmt 1 view .LVU985
3083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 3065              		.loc 1 3083 7 view .LVU986
3083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 3066              		.loc 1 3083 11 is_stmt 0 view .LVU987
 3067 00ea 2346     		mov	r3, r4
 3068 00ec 3246     		mov	r2, r6
 3069 00ee 3831     		adds	r1, r1, #56
 3070 00f0 FFF7FEFF 		bl	HAL_DMA_Start_IT
 3071              	.LVL196:
3083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 3072              		.loc 1 3083 10 view .LVU988
 3073 00f4 0028     		cmp	r0, #0
 3074 00f6 95D1     		bne	.L159
3088:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3075              		.loc 1 3088 7 is_stmt 1 view .LVU989
 3076 00f8 2B68     		ldr	r3, [r5]
 3077 00fa 1A68     		ldr	r2, [r3]
 3078 00fc 42F00102 		orr	r2, r2, #1
 3079 0100 1A60     		str	r2, [r3]
3091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 3080              		.loc 1 3091 7 view .LVU990
 3081              	.LVL197:
 3082              	.LBB122:
 3083              	.LBI122:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 3084              		.loc 1 7169 6 view .LVU991
 3085              	.LBB123:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3086              		.loc 1 7171 3 view .LVU992
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 3087              		.loc 1 7174 3 view .LVU993
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3088              		.loc 1 7175 3 view .LVU994
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3089              		.loc 1 7177 3 view .LVU995
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3090              		.loc 1 7180 3 view .LVU996
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3091              		.loc 1 7180 14 is_stmt 0 view .LVU997
 3092 0102 1A6A     		ldr	r2, [r3, #32]
 3093 0104 22F00102 		bic	r2, r2, #1
 3094 0108 1A62     		str	r2, [r3, #32]
 3095              		.loc 1 7183 3 is_stmt 1 view .LVU998
 3096              		.loc 1 7183 14 is_stmt 0 view .LVU999
 3097 010a 1A6A     		ldr	r2, [r3, #32]
 3098 010c 42F00102 		orr	r2, r2, #1
 3099 0110 1A62     		str	r2, [r3, #32]
 3100              	.LVL198:
 3101              		.loc 1 7183 14 view .LVU1000
 3102              	.LBE123:
 3103              	.LBE122:
3092:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3104              		.loc 1 3092 7 is_stmt 1 view .LVU1001
 3105              	.LBB124:
 3106              	.LBI124:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 3107              		.loc 1 7169 6 view .LVU1002
 3108              	.LBB125:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3109              		.loc 1 7171 3 view .LVU1003
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 3110              		.loc 1 7174 3 view .LVU1004
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3111              		.loc 1 7175 3 view .LVU1005
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3112              		.loc 1 7177 3 view .LVU1006
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3113              		.loc 1 7180 3 view .LVU1007
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3114              		.loc 1 7180 14 is_stmt 0 view .LVU1008
 3115 0112 1A6A     		ldr	r2, [r3, #32]
 3116 0114 22F01002 		bic	r2, r2, #16
 3117 0118 1A62     		str	r2, [r3, #32]
 3118              		.loc 1 7183 3 is_stmt 1 view .LVU1009
 3119              		.loc 1 7183 14 is_stmt 0 view .LVU1010
 3120 011a 1A6A     		ldr	r2, [r3, #32]
 3121 011c 42F01002 		orr	r2, r2, #16
 3122 0120 1A62     		str	r2, [r3, #32]
 3123              	.LVL199:
 3124              		.loc 1 7183 14 view .LVU1011
 3125              	.LBE125:
 3126              	.LBE124:
3095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
 3127              		.loc 1 3095 7 is_stmt 1 view .LVU1012
 3128 0122 DA68     		ldr	r2, [r3, #12]
 3129 0124 42F40072 		orr	r2, r2, #512
 3130 0128 DA60     		str	r2, [r3, #12]
3097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3131              		.loc 1 3097 7 view .LVU1013
 3132 012a DA68     		ldr	r2, [r3, #12]
 3133 012c 42F48062 		orr	r2, r2, #1024
 3134 0130 DA60     		str	r2, [r3, #12]
3098:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 3135              		.loc 1 3098 7 view .LVU1014
 3136 0132 78E7     		b	.L153
 3137              	.LVL200:
 3138              	.L161:
3105:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 3139              		.loc 1 3105 10 is_stmt 0 view .LVU1015
 3140 0134 0020     		movs	r0, #0
 3141 0136 76E7     		b	.L153
 3142              	.L170:
 3143              		.align	2
 3144              	.L169:
 3145 0138 00000000 		.word	TIM_DMACaptureCplt
 3146 013c 00000000 		.word	TIM_DMACaptureHalfCplt
 3147 0140 00000000 		.word	TIM_DMAError
 3148              		.cfi_endproc
 3149              	.LFE381:
 3151              		.section	.text.HAL_TIM_Encoder_Stop_DMA,"ax",%progbits
 3152              		.align	1
 3153              		.global	HAL_TIM_Encoder_Stop_DMA
 3154              		.syntax unified
 3155              		.thumb
 3156              		.thumb_func
 3157              		.fpu fpv4-sp-d16
 3159              	HAL_TIM_Encoder_Stop_DMA:
 3160              	.LVL201:
 3161              	.LFB382:
3119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3162              		.loc 1 3119 1 is_stmt 1 view -0
 3163              		.cfi_startproc
 3164              		@ args = 0, pretend = 0, frame = 0
 3165              		@ frame_needed = 0, uses_anonymous_args = 0
3121:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3166              		.loc 1 3121 3 view .LVU1017
3125:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3167              		.loc 1 3125 3 view .LVU1018
 3168 0000 0368     		ldr	r3, [r0]
3119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3169              		.loc 1 3119 1 is_stmt 0 view .LVU1019
 3170 0002 10B5     		push	{r4, lr}
 3171              		.cfi_def_cfa_offset 8
 3172              		.cfi_offset 4, -8
 3173              		.cfi_offset 14, -4
 3174              	.LBB126:
 3175              	.LBB127:
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3176              		.loc 1 7180 14 view .LVU1020
 3177 0004 1A6A     		ldr	r2, [r3, #32]
 3178              	.LBE127:
 3179              	.LBE126:
3119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3180              		.loc 1 3119 1 view .LVU1021
 3181 0006 0446     		mov	r4, r0
3125:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3182              		.loc 1 3125 6 view .LVU1022
 3183 0008 F9B9     		cbnz	r1, .L172
3127:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3184              		.loc 1 3127 5 is_stmt 1 view .LVU1023
 3185              	.LVL202:
 3186              	.LBB129:
 3187              	.LBI126:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 3188              		.loc 1 7169 6 view .LVU1024
 3189              	.LBB128:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3190              		.loc 1 7171 3 view .LVU1025
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 3191              		.loc 1 7174 3 view .LVU1026
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3192              		.loc 1 7175 3 view .LVU1027
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3193              		.loc 1 7177 3 view .LVU1028
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3194              		.loc 1 7180 3 view .LVU1029
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3195              		.loc 1 7180 14 is_stmt 0 view .LVU1030
 3196 000a 22F00102 		bic	r2, r2, #1
 3197 000e 1A62     		str	r2, [r3, #32]
 3198              		.loc 1 7183 3 is_stmt 1 view .LVU1031
 3199              		.loc 1 7183 14 is_stmt 0 view .LVU1032
 3200 0010 1A6A     		ldr	r2, [r3, #32]
 3201 0012 1A62     		str	r2, [r3, #32]
 3202              	.LVL203:
 3203              		.loc 1 7183 14 view .LVU1033
 3204              	.LBE128:
 3205              	.LBE129:
3130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 3206              		.loc 1 3130 5 is_stmt 1 view .LVU1034
 3207 0014 DA68     		ldr	r2, [r3, #12]
3131:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 3208              		.loc 1 3131 11 is_stmt 0 view .LVU1035
 3209 0016 406A     		ldr	r0, [r0, #36]
 3210              	.LVL204:
3130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 3211              		.loc 1 3130 5 view .LVU1036
 3212 0018 22F40072 		bic	r2, r2, #512
 3213 001c DA60     		str	r2, [r3, #12]
3131:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 3214              		.loc 1 3131 5 is_stmt 1 view .LVU1037
 3215              	.LVL205:
 3216              	.L176:
3150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 3217              		.loc 1 3150 11 is_stmt 0 view .LVU1038
 3218 001e FFF7FEFF 		bl	HAL_DMA_Abort_IT
 3219              	.LVL206:
3154:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3220              		.loc 1 3154 3 is_stmt 1 view .LVU1039
3154:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3221              		.loc 1 3154 3 view .LVU1040
 3222 0022 2368     		ldr	r3, [r4]
 3223 0024 196A     		ldr	r1, [r3, #32]
 3224 0026 41F21112 		movw	r2, #4369
 3225 002a 1142     		tst	r1, r2
 3226 002c 08D1     		bne	.L175
3154:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3227              		.loc 1 3154 3 discriminator 1 view .LVU1041
 3228 002e 196A     		ldr	r1, [r3, #32]
 3229 0030 44F24442 		movw	r2, #17476
 3230 0034 1142     		tst	r1, r2
3154:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3231              		.loc 1 3154 3 discriminator 1 view .LVU1042
 3232 0036 02BF     		ittt	eq
 3233 0038 1A68     		ldreq	r2, [r3]
 3234 003a 22F00102 		biceq	r2, r2, #1
 3235 003e 1A60     		streq	r2, [r3]
 3236              	.L175:
3157:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3237              		.loc 1 3157 3 view .LVU1043
3157:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3238              		.loc 1 3157 15 is_stmt 0 view .LVU1044
 3239 0040 0123     		movs	r3, #1
 3240 0042 84F83D30 		strb	r3, [r4, #61]
3160:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 3241              		.loc 1 3160 3 is_stmt 1 view .LVU1045
3161:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3242              		.loc 1 3161 1 is_stmt 0 view .LVU1046
 3243 0046 0020     		movs	r0, #0
 3244 0048 10BD     		pop	{r4, pc}
 3245              	.LVL207:
 3246              	.L172:
3133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3247              		.loc 1 3133 8 is_stmt 1 view .LVU1047
3133:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3248              		.loc 1 3133 11 is_stmt 0 view .LVU1048
 3249 004a 0429     		cmp	r1, #4
 3250 004c 0AD1     		bne	.L174
3135:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3251              		.loc 1 3135 5 is_stmt 1 view .LVU1049
 3252              	.LVL208:
 3253              	.LBB130:
 3254              	.LBI130:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 3255              		.loc 1 7169 6 view .LVU1050
 3256              	.LBB131:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3257              		.loc 1 7171 3 view .LVU1051
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 3258              		.loc 1 7174 3 view .LVU1052
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3259              		.loc 1 7175 3 view .LVU1053
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3260              		.loc 1 7177 3 view .LVU1054
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3261              		.loc 1 7180 3 view .LVU1055
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3262              		.loc 1 7180 14 is_stmt 0 view .LVU1056
 3263 004e 22F01002 		bic	r2, r2, #16
 3264 0052 1A62     		str	r2, [r3, #32]
 3265              		.loc 1 7183 3 is_stmt 1 view .LVU1057
 3266              		.loc 1 7183 14 is_stmt 0 view .LVU1058
 3267 0054 1A6A     		ldr	r2, [r3, #32]
 3268 0056 1A62     		str	r2, [r3, #32]
 3269              	.LVL209:
 3270              		.loc 1 7183 14 view .LVU1059
 3271              	.LBE131:
 3272              	.LBE130:
3138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 3273              		.loc 1 3138 5 is_stmt 1 view .LVU1060
 3274 0058 DA68     		ldr	r2, [r3, #12]
 3275 005a 22F48062 		bic	r2, r2, #1024
 3276 005e DA60     		str	r2, [r3, #12]
3139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 3277              		.loc 1 3139 5 view .LVU1061
 3278              	.LVL210:
 3279              	.L177:
3150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 3280              		.loc 1 3150 5 view .LVU1062
3150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 3281              		.loc 1 3150 11 is_stmt 0 view .LVU1063
 3282 0060 A06A     		ldr	r0, [r4, #40]
 3283 0062 DCE7     		b	.L176
 3284              	.LVL211:
 3285              	.L174:
3143:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 3286              		.loc 1 3143 5 is_stmt 1 view .LVU1064
 3287              	.LBB132:
 3288              	.LBI132:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 3289              		.loc 1 7169 6 view .LVU1065
 3290              	.LBB133:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3291              		.loc 1 7171 3 view .LVU1066
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 3292              		.loc 1 7174 3 view .LVU1067
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3293              		.loc 1 7175 3 view .LVU1068
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3294              		.loc 1 7177 3 view .LVU1069
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3295              		.loc 1 7180 3 view .LVU1070
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3296              		.loc 1 7180 14 is_stmt 0 view .LVU1071
 3297 0064 22F00102 		bic	r2, r2, #1
 3298 0068 1A62     		str	r2, [r3, #32]
 3299              		.loc 1 7183 3 is_stmt 1 view .LVU1072
 3300              		.loc 1 7183 14 is_stmt 0 view .LVU1073
 3301 006a 1A6A     		ldr	r2, [r3, #32]
 3302 006c 1A62     		str	r2, [r3, #32]
 3303              	.LVL212:
 3304              		.loc 1 7183 14 view .LVU1074
 3305              	.LBE133:
 3306              	.LBE132:
3144:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3307              		.loc 1 3144 5 is_stmt 1 view .LVU1075
 3308              	.LBB134:
 3309              	.LBI134:
7169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 3310              		.loc 1 7169 6 view .LVU1076
 3311              	.LBB135:
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3312              		.loc 1 7171 3 view .LVU1077
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 3313              		.loc 1 7174 3 view .LVU1078
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3314              		.loc 1 7175 3 view .LVU1079
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3315              		.loc 1 7177 3 view .LVU1080
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3316              		.loc 1 7180 3 view .LVU1081
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3317              		.loc 1 7180 14 is_stmt 0 view .LVU1082
 3318 006e 1A6A     		ldr	r2, [r3, #32]
 3319              	.LBE135:
 3320              	.LBE134:
3149:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 3321              		.loc 1 3149 11 view .LVU1083
 3322 0070 406A     		ldr	r0, [r0, #36]
 3323              	.LVL213:
 3324              	.LBB137:
 3325              	.LBB136:
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3326              		.loc 1 7180 14 view .LVU1084
 3327 0072 22F01002 		bic	r2, r2, #16
 3328 0076 1A62     		str	r2, [r3, #32]
 3329              		.loc 1 7183 3 is_stmt 1 view .LVU1085
 3330              		.loc 1 7183 14 is_stmt 0 view .LVU1086
 3331 0078 1A6A     		ldr	r2, [r3, #32]
 3332 007a 1A62     		str	r2, [r3, #32]
 3333              	.LVL214:
 3334              		.loc 1 7183 14 view .LVU1087
 3335              	.LBE136:
 3336              	.LBE137:
3147:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 3337              		.loc 1 3147 5 is_stmt 1 view .LVU1088
 3338 007c DA68     		ldr	r2, [r3, #12]
 3339 007e 22F40072 		bic	r2, r2, #512
 3340 0082 DA60     		str	r2, [r3, #12]
3148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 3341              		.loc 1 3148 5 view .LVU1089
 3342 0084 DA68     		ldr	r2, [r3, #12]
 3343 0086 22F48062 		bic	r2, r2, #1024
 3344 008a DA60     		str	r2, [r3, #12]
3149:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 3345              		.loc 1 3149 5 view .LVU1090
3149:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 3346              		.loc 1 3149 11 is_stmt 0 view .LVU1091
 3347 008c FFF7FEFF 		bl	HAL_DMA_Abort_IT
 3348              	.LVL215:
3149:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 3349              		.loc 1 3149 11 view .LVU1092
 3350 0090 E6E7     		b	.L177
 3351              		.cfi_endproc
 3352              	.LFE382:
 3354              		.section	.text.HAL_TIM_DMABurst_MultiWriteStart,"ax",%progbits
 3355              		.align	1
 3356              		.global	HAL_TIM_DMABurst_MultiWriteStart
 3357              		.syntax unified
 3358              		.thumb
 3359              		.thumb_func
 3360              		.fpu fpv4-sp-d16
 3362              	HAL_TIM_DMABurst_MultiWriteStart:
 3363              	.LVL216:
 3364              	.LFB389:
4020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3365              		.loc 1 4020 1 is_stmt 1 view -0
 3366              		.cfi_startproc
 3367              		@ args = 8, pretend = 0, frame = 0
 3368              		@ frame_needed = 0, uses_anonymous_args = 0
4022:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
 3369              		.loc 1 4022 3 view .LVU1094
4023:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
 3370              		.loc 1 4023 3 view .LVU1095
4024:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(BurstLength));
 3371              		.loc 1 4024 3 view .LVU1096
4025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
 3372              		.loc 1 4025 3 view .LVU1097
4026:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3373              		.loc 1 4026 3 view .LVU1098
4028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3374              		.loc 1 4028 3 view .LVU1099
4020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3375              		.loc 1 4020 1 is_stmt 0 view .LVU1100
 3376 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3377              		.cfi_def_cfa_offset 24
 3378              		.cfi_offset 3, -24
 3379              		.cfi_offset 4, -20
 3380              		.cfi_offset 5, -16
 3381              		.cfi_offset 6, -12
 3382              		.cfi_offset 7, -8
 3383              		.cfi_offset 14, -4
4020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3384              		.loc 1 4020 1 view .LVU1101
 3385 0002 0446     		mov	r4, r0
4028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3386              		.loc 1 4028 11 view .LVU1102
 3387 0004 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 3388              	.LVL217:
4020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3389              		.loc 1 4020 1 view .LVU1103
 3390 0008 069E     		ldr	r6, [sp, #24]
4028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3391              		.loc 1 4028 11 view .LVU1104
 3392 000a C0B2     		uxtb	r0, r0
4028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3393              		.loc 1 4028 6 view .LVU1105
 3394 000c 0228     		cmp	r0, #2
4020:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3395              		.loc 1 4020 1 view .LVU1106
 3396 000e 0F46     		mov	r7, r1
 3397 0010 1546     		mov	r5, r2
 3398 0012 1946     		mov	r1, r3
 3399              	.LVL218:
4028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3400              		.loc 1 4028 6 view .LVU1107
 3401 0014 06D0     		beq	.L179
4032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3402              		.loc 1 4032 8 is_stmt 1 view .LVU1108
4032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3403              		.loc 1 4032 16 is_stmt 0 view .LVU1109
 3404 0016 94F83D30 		ldrb	r3, [r4, #61]	@ zero_extendqisi2
 3405              	.LVL219:
4032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3406              		.loc 1 4032 11 view .LVU1110
 3407 001a 012B     		cmp	r3, #1
 3408 001c 06D1     		bne	.L180
4034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 3409              		.loc 1 4034 5 is_stmt 1 view .LVU1111
4034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 3410              		.loc 1 4034 8 is_stmt 0 view .LVU1112
 3411 001e 11B9     		cbnz	r1, .L181
4034:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 3412              		.loc 1 4034 31 discriminator 1 view .LVU1113
 3413 0020 0EB1     		cbz	r6, .L181
 3414              	.LVL220:
 3415              	.L191:
4036:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 3416              		.loc 1 4036 14 view .LVU1114
 3417 0022 0120     		movs	r0, #1
 3418              	.LVL221:
 3419              	.L179:
4181:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3420              		.loc 1 4181 1 view .LVU1115
 3421 0024 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3422              	.LVL222:
 3423              	.L181:
4040:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 3424              		.loc 1 4040 7 is_stmt 1 view .LVU1116
4040:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 3425              		.loc 1 4040 19 is_stmt 0 view .LVU1117
 3426 0026 0223     		movs	r3, #2
 3427 0028 84F83D30 		strb	r3, [r4, #61]
 3428              	.L180:
4046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (BurstRequestSrc)
 3429              		.loc 1 4046 3 is_stmt 1 view .LVU1118
4047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3430              		.loc 1 4047 3 view .LVU1119
 3431 002c B5F5006F 		cmp	r5, #2048
 3432 0030 2268     		ldr	r2, [r4]
 3433              	.LVL223:
4047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3434              		.loc 1 4047 3 is_stmt 0 view .LVU1120
 3435 0032 35D0     		beq	.L182
 3436 0034 22D8     		bhi	.L183
 3437 0036 B5F5007F 		cmp	r5, #512
 3438 003a 2AD0     		beq	.L184
 3439 003c B5F5806F 		cmp	r5, #1024
 3440 0040 2CD0     		beq	.L185
 3441 0042 B5F5807F 		cmp	r5, #256
 3442 0046 0DD1     		bne	.L187
4052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 3443              		.loc 1 4052 7 is_stmt 1 view .LVU1121
4052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 3444              		.loc 1 4052 17 is_stmt 0 view .LVU1122
 3445 0048 206A     		ldr	r0, [r4, #32]
4052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 3446              		.loc 1 4052 55 view .LVU1123
 3447 004a 1B4B     		ldr	r3, .L205
 3448 004c C362     		str	r3, [r0, #44]
4053:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3449              		.loc 1 4053 7 is_stmt 1 view .LVU1124
4053:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3450              		.loc 1 4053 59 is_stmt 0 view .LVU1125
 3451 004e 1B4B     		ldr	r3, .L205+4
 3452              	.L200:
4155:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3453              		.loc 1 4155 60 view .LVU1126
 3454 0050 0363     		str	r3, [r0, #48]
4158:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3455              		.loc 1 4158 7 is_stmt 1 view .LVU1127
4158:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3456              		.loc 1 4158 57 is_stmt 0 view .LVU1128
 3457 0052 1B4B     		ldr	r3, .L205+8
 3458 0054 4363     		str	r3, [r0, #52]
4161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 3459              		.loc 1 4161 7 is_stmt 1 view .LVU1129
4161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 3460              		.loc 1 4161 11 is_stmt 0 view .LVU1130
 3461 0056 02F57872 		add	r2, r2, #992
 3462 005a 079B     		ldr	r3, [sp, #28]
 3463 005c FFF7FEFF 		bl	HAL_DMA_Start_IT
 3464              	.LVL224:
4161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 3465              		.loc 1 4161 10 view .LVU1131
 3466 0060 0028     		cmp	r0, #0
 3467 0062 DED1     		bne	.L191
 3468              	.L187:
4173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM DMA Request */
 3469              		.loc 1 4173 3 is_stmt 1 view .LVU1132
4173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM DMA Request */
 3470              		.loc 1 4173 7 is_stmt 0 view .LVU1133
 3471 0064 2368     		ldr	r3, [r4]
4173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM DMA Request */
 3472              		.loc 1 4173 43 view .LVU1134
 3473 0066 3E43     		orrs	r6, r6, r7
4173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Enable the TIM DMA Request */
 3474              		.loc 1 4173 23 view .LVU1135
 3475 0068 C3F8DC63 		str	r6, [r3, #988]
4175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3476              		.loc 1 4175 3 is_stmt 1 view .LVU1136
 3477 006c DA68     		ldr	r2, [r3, #12]
 3478 006e 1543     		orrs	r5, r5, r2
 3479              	.LVL225:
4175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3480              		.loc 1 4175 3 is_stmt 0 view .LVU1137
 3481 0070 DD60     		str	r5, [r3, #12]
4177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3482              		.loc 1 4177 3 is_stmt 1 view .LVU1138
4177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3483              		.loc 1 4177 15 is_stmt 0 view .LVU1139
 3484 0072 0123     		movs	r3, #1
 3485 0074 84F83D30 		strb	r3, [r4, #61]
4180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 3486              		.loc 1 4180 3 is_stmt 1 view .LVU1140
4180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 3487              		.loc 1 4180 10 is_stmt 0 view .LVU1141
 3488 0078 0020     		movs	r0, #0
 3489 007a D3E7     		b	.L179
 3490              	.LVL226:
 3491              	.L183:
4047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3492              		.loc 1 4047 3 view .LVU1142
 3493 007c B5F5005F 		cmp	r5, #8192
 3494 0080 10D0     		beq	.L188
 3495 0082 B5F5804F 		cmp	r5, #16384
 3496 0086 12D0     		beq	.L189
 3497 0088 B5F5805F 		cmp	r5, #4096
 3498 008c EAD1     		bne	.L187
4120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 3499              		.loc 1 4120 7 is_stmt 1 view .LVU1143
4120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 3500              		.loc 1 4120 17 is_stmt 0 view .LVU1144
 3501 008e 206B     		ldr	r0, [r4, #48]
 3502 0090 00E0     		b	.L198
 3503              	.L184:
4069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 3504              		.loc 1 4069 7 is_stmt 1 view .LVU1145
4069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 3505              		.loc 1 4069 17 is_stmt 0 view .LVU1146
 3506 0092 606A     		ldr	r0, [r4, #36]
 3507              	.L198:
4120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 3508              		.loc 1 4120 52 view .LVU1147
 3509 0094 0B4B     		ldr	r3, .L205+12
 3510 0096 C362     		str	r3, [r0, #44]
4121:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3511              		.loc 1 4121 7 is_stmt 1 view .LVU1148
4121:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3512              		.loc 1 4121 56 is_stmt 0 view .LVU1149
 3513 0098 0B4B     		ldr	r3, .L205+16
 3514 009a D9E7     		b	.L200
 3515              	.L185:
4086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 3516              		.loc 1 4086 7 is_stmt 1 view .LVU1150
4086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 3517              		.loc 1 4086 17 is_stmt 0 view .LVU1151
 3518 009c A06A     		ldr	r0, [r4, #40]
 3519 009e F9E7     		b	.L198
 3520              	.L182:
4103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 3521              		.loc 1 4103 7 is_stmt 1 view .LVU1152
4103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 3522              		.loc 1 4103 17 is_stmt 0 view .LVU1153
 3523 00a0 E06A     		ldr	r0, [r4, #44]
 3524 00a2 F7E7     		b	.L198
 3525              	.L188:
4137:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 3526              		.loc 1 4137 7 is_stmt 1 view .LVU1154
4137:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 3527              		.loc 1 4137 17 is_stmt 0 view .LVU1155
 3528 00a4 606B     		ldr	r0, [r4, #52]
4137:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 3529              		.loc 1 4137 60 view .LVU1156
 3530 00a6 094B     		ldr	r3, .L205+20
 3531 00a8 C362     		str	r3, [r0, #44]
4138:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3532              		.loc 1 4138 7 is_stmt 1 view .LVU1157
4138:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3533              		.loc 1 4138 64 is_stmt 0 view .LVU1158
 3534 00aa 094B     		ldr	r3, .L205+24
 3535 00ac D0E7     		b	.L200
 3536              	.L189:
4154:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 3537              		.loc 1 4154 7 is_stmt 1 view .LVU1159
4154:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 3538              		.loc 1 4154 17 is_stmt 0 view .LVU1160
 3539 00ae A06B     		ldr	r0, [r4, #56]
4154:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 3540              		.loc 1 4154 56 view .LVU1161
 3541 00b0 084B     		ldr	r3, .L205+28
 3542 00b2 C362     		str	r3, [r0, #44]
4155:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3543              		.loc 1 4155 7 is_stmt 1 view .LVU1162
4155:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3544              		.loc 1 4155 60 is_stmt 0 view .LVU1163
 3545 00b4 084B     		ldr	r3, .L205+32
 3546 00b6 CBE7     		b	.L200
 3547              	.L206:
 3548              		.align	2
 3549              	.L205:
 3550 00b8 00000000 		.word	TIM_DMAPeriodElapsedCplt
 3551 00bc 00000000 		.word	TIM_DMAPeriodElapsedHalfCplt
 3552 00c0 00000000 		.word	TIM_DMAError
 3553 00c4 00000000 		.word	TIM_DMADelayPulseCplt
 3554 00c8 00000000 		.word	TIM_DMADelayPulseHalfCplt
 3555 00cc 00000000 		.word	TIMEx_DMACommutationCplt
 3556 00d0 00000000 		.word	TIMEx_DMACommutationHalfCplt
 3557 00d4 00000000 		.word	TIM_DMATriggerCplt
 3558 00d8 00000000 		.word	TIM_DMATriggerHalfCplt
 3559              		.cfi_endproc
 3560              	.LFE389:
 3562              		.section	.text.HAL_TIM_DMABurst_WriteStart,"ax",%progbits
 3563              		.align	1
 3564              		.global	HAL_TIM_DMABurst_WriteStart
 3565              		.syntax unified
 3566              		.thumb
 3567              		.thumb_func
 3568              		.fpu fpv4-sp-d16
 3570              	HAL_TIM_DMABurst_WriteStart:
 3571              	.LVL227:
 3572              	.LFB388:
3964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, Bur
 3573              		.loc 1 3964 1 is_stmt 1 view -0
 3574              		.cfi_startproc
 3575              		@ args = 4, pretend = 0, frame = 0
 3576              		@ frame_needed = 0, uses_anonymous_args = 0
3965:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                           ((BurstLength) >> 8U) + 1U);
 3577              		.loc 1 3965 3 view .LVU1165
3964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, Bur
 3578              		.loc 1 3964 1 is_stmt 0 view .LVU1166
 3579 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
 3580              		.cfi_def_cfa_offset 24
 3581              		.cfi_offset 4, -12
 3582              		.cfi_offset 5, -8
 3583              		.cfi_offset 14, -4
3964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, Bur
 3584              		.loc 1 3964 1 view .LVU1167
 3585 0002 069D     		ldr	r5, [sp, #24]
3966:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 3586              		.loc 1 3966 58 view .LVU1168
 3587 0004 2C0A     		lsrs	r4, r5, #8
3965:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                           ((BurstLength) >> 8U) + 1U);
 3588              		.loc 1 3965 10 view .LVU1169
 3589 0006 0134     		adds	r4, r4, #1
 3590 0008 CDE90054 		strd	r5, r4, [sp]
 3591 000c FFF7FEFF 		bl	HAL_TIM_DMABurst_MultiWriteStart
 3592              	.LVL228:
3967:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3593              		.loc 1 3967 1 view .LVU1170
 3594 0010 03B0     		add	sp, sp, #12
 3595              		.cfi_def_cfa_offset 12
 3596              		@ sp needed
 3597 0012 30BD     		pop	{r4, r5, pc}
3967:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3598              		.loc 1 3967 1 view .LVU1171
 3599              		.cfi_endproc
 3600              	.LFE388:
 3602              		.section	.text.HAL_TIM_DMABurst_WriteStop,"ax",%progbits
 3603              		.align	1
 3604              		.global	HAL_TIM_DMABurst_WriteStop
 3605              		.syntax unified
 3606              		.thumb
 3607              		.thumb_func
 3608              		.fpu fpv4-sp-d16
 3610              	HAL_TIM_DMABurst_WriteStop:
 3611              	.LVL229:
 3612              	.LFB390:
4190:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
 3613              		.loc 1 4190 1 is_stmt 1 view -0
 3614              		.cfi_startproc
 3615              		@ args = 0, pretend = 0, frame = 0
 3616              		@ frame_needed = 0, uses_anonymous_args = 0
4191:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3617              		.loc 1 4191 3 view .LVU1173
4193:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3618              		.loc 1 4193 3 view .LVU1174
4196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3619              		.loc 1 4196 3 view .LVU1175
 3620 0000 B1F5006F 		cmp	r1, #2048
4190:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
 3621              		.loc 1 4190 1 is_stmt 0 view .LVU1176
 3622 0004 38B5     		push	{r3, r4, r5, lr}
 3623              		.cfi_def_cfa_offset 16
 3624              		.cfi_offset 3, -16
 3625              		.cfi_offset 4, -12
 3626              		.cfi_offset 5, -8
 3627              		.cfi_offset 14, -4
4190:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
 3628              		.loc 1 4190 1 view .LVU1177
 3629 0006 0546     		mov	r5, r0
 3630 0008 0C46     		mov	r4, r1
4196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3631              		.loc 1 4196 3 view .LVU1178
 3632 000a 23D0     		beq	.L209
 3633 000c 13D8     		bhi	.L210
 3634 000e B1F5007F 		cmp	r1, #512
 3635 0012 1BD0     		beq	.L211
 3636 0014 B1F5806F 		cmp	r1, #1024
 3637 0018 1AD0     		beq	.L212
 3638 001a B1F5807F 		cmp	r1, #256
 3639 001e 03D1     		bne	.L214
4200:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3640              		.loc 1 4200 7 is_stmt 1 view .LVU1179
4200:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3641              		.loc 1 4200 16 is_stmt 0 view .LVU1180
 3642 0020 006A     		ldr	r0, [r0, #32]
 3643              	.LVL230:
 3644              	.L220:
4230:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3645              		.loc 1 4230 16 view .LVU1181
 3646 0022 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 3647              	.LVL231:
4231:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 3648              		.loc 1 4231 7 is_stmt 1 view .LVU1182
4237:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3649              		.loc 1 4237 3 view .LVU1183
4237:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3650              		.loc 1 4237 6 is_stmt 0 view .LVU1184
 3651 0026 28B9     		cbnz	r0, .L219
 3652              	.LVL232:
 3653              	.L214:
4240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 3654              		.loc 1 4240 5 is_stmt 1 view .LVU1185
 3655 0028 2A68     		ldr	r2, [r5]
 3656 002a D368     		ldr	r3, [r2, #12]
 3657 002c 23EA0404 		bic	r4, r3, r4
 3658              	.LVL233:
4240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 3659              		.loc 1 4240 5 is_stmt 0 view .LVU1186
 3660 0030 D460     		str	r4, [r2, #12]
 3661 0032 0020     		movs	r0, #0
 3662              	.L219:
4244:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 3663              		.loc 1 4244 3 is_stmt 1 view .LVU1187
4245:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3664              		.loc 1 4245 1 is_stmt 0 view .LVU1188
 3665 0034 38BD     		pop	{r3, r4, r5, pc}
 3666              	.LVL234:
 3667              	.L210:
4196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3668              		.loc 1 4196 3 view .LVU1189
 3669 0036 B1F5005F 		cmp	r1, #8192
 3670 003a 0DD0     		beq	.L215
 3671 003c B1F5804F 		cmp	r1, #16384
 3672 0040 0CD0     		beq	.L216
 3673 0042 B1F5805F 		cmp	r1, #4096
 3674 0046 EFD1     		bne	.L214
4220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3675              		.loc 1 4220 7 is_stmt 1 view .LVU1190
4220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3676              		.loc 1 4220 16 is_stmt 0 view .LVU1191
 3677 0048 006B     		ldr	r0, [r0, #48]
 3678              	.LVL235:
4220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3679              		.loc 1 4220 16 view .LVU1192
 3680 004a EAE7     		b	.L220
 3681              	.LVL236:
 3682              	.L211:
4205:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3683              		.loc 1 4205 7 is_stmt 1 view .LVU1193
4205:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3684              		.loc 1 4205 16 is_stmt 0 view .LVU1194
 3685 004c 406A     		ldr	r0, [r0, #36]
 3686              	.LVL237:
4205:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3687              		.loc 1 4205 16 view .LVU1195
 3688 004e E8E7     		b	.L220
 3689              	.LVL238:
 3690              	.L212:
4210:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3691              		.loc 1 4210 7 is_stmt 1 view .LVU1196
4210:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3692              		.loc 1 4210 16 is_stmt 0 view .LVU1197
 3693 0050 806A     		ldr	r0, [r0, #40]
 3694              	.LVL239:
4210:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3695              		.loc 1 4210 16 view .LVU1198
 3696 0052 E6E7     		b	.L220
 3697              	.LVL240:
 3698              	.L209:
4215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3699              		.loc 1 4215 7 is_stmt 1 view .LVU1199
4215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3700              		.loc 1 4215 17 is_stmt 0 view .LVU1200
 3701 0054 C06A     		ldr	r0, [r0, #44]
 3702              	.LVL241:
4215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3703              		.loc 1 4215 17 view .LVU1201
 3704 0056 E4E7     		b	.L220
 3705              	.LVL242:
 3706              	.L215:
4225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3707              		.loc 1 4225 7 is_stmt 1 view .LVU1202
4225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3708              		.loc 1 4225 16 is_stmt 0 view .LVU1203
 3709 0058 406B     		ldr	r0, [r0, #52]
 3710              	.LVL243:
4225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3711              		.loc 1 4225 16 view .LVU1204
 3712 005a E2E7     		b	.L220
 3713              	.LVL244:
 3714              	.L216:
4230:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3715              		.loc 1 4230 7 is_stmt 1 view .LVU1205
4230:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3716              		.loc 1 4230 16 is_stmt 0 view .LVU1206
 3717 005c 806B     		ldr	r0, [r0, #56]
 3718              	.LVL245:
4230:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 3719              		.loc 1 4230 16 view .LVU1207
 3720 005e E0E7     		b	.L220
 3721              		.cfi_endproc
 3722              	.LFE390:
 3724              		.section	.text.HAL_TIM_DMABurst_MultiReadStart,"ax",%progbits
 3725              		.align	1
 3726              		.global	HAL_TIM_DMABurst_MultiReadStart
 3727              		.syntax unified
 3728              		.thumb
 3729              		.thumb_func
 3730              		.fpu fpv4-sp-d16
 3732              	HAL_TIM_DMABurst_MultiReadStart:
 3733              	.LVL246:
 3734              	.LFB392:
4352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3735              		.loc 1 4352 1 is_stmt 1 view -0
 3736              		.cfi_startproc
 3737              		@ args = 8, pretend = 0, frame = 0
 3738              		@ frame_needed = 0, uses_anonymous_args = 0
4354:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
 3739              		.loc 1 4354 3 view .LVU1209
4355:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
 3740              		.loc 1 4355 3 view .LVU1210
4356:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(BurstLength));
 3741              		.loc 1 4356 3 view .LVU1211
4357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
 3742              		.loc 1 4357 3 view .LVU1212
4358:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3743              		.loc 1 4358 3 view .LVU1213
4360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3744              		.loc 1 4360 3 view .LVU1214
4352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3745              		.loc 1 4352 1 is_stmt 0 view .LVU1215
 3746 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3747              		.cfi_def_cfa_offset 24
 3748              		.cfi_offset 3, -24
 3749              		.cfi_offset 4, -20
 3750              		.cfi_offset 5, -16
 3751              		.cfi_offset 6, -12
 3752              		.cfi_offset 7, -8
 3753              		.cfi_offset 14, -4
4352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3754              		.loc 1 4352 1 view .LVU1216
 3755 0002 0446     		mov	r4, r0
4360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3756              		.loc 1 4360 11 view .LVU1217
 3757 0004 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 3758              	.LVL247:
4352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3759              		.loc 1 4352 1 view .LVU1218
 3760 0008 069E     		ldr	r6, [sp, #24]
4360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3761              		.loc 1 4360 11 view .LVU1219
 3762 000a C0B2     		uxtb	r0, r0
4360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3763              		.loc 1 4360 6 view .LVU1220
 3764 000c 0228     		cmp	r0, #2
4352:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 3765              		.loc 1 4352 1 view .LVU1221
 3766 000e 1546     		mov	r5, r2
 3767 0010 0F46     		mov	r7, r1
 3768 0012 1A46     		mov	r2, r3
 3769              	.LVL248:
4360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3770              		.loc 1 4360 6 view .LVU1222
 3771 0014 06D0     		beq	.L222
4364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3772              		.loc 1 4364 8 is_stmt 1 view .LVU1223
4364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3773              		.loc 1 4364 16 is_stmt 0 view .LVU1224
 3774 0016 94F83D30 		ldrb	r3, [r4, #61]	@ zero_extendqisi2
 3775              	.LVL249:
4364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3776              		.loc 1 4364 11 view .LVU1225
 3777 001a 012B     		cmp	r3, #1
 3778 001c 06D1     		bne	.L223
4366:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 3779              		.loc 1 4366 5 is_stmt 1 view .LVU1226
4366:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 3780              		.loc 1 4366 8 is_stmt 0 view .LVU1227
 3781 001e 12B9     		cbnz	r2, .L224
4366:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 3782              		.loc 1 4366 31 discriminator 1 view .LVU1228
 3783 0020 0EB1     		cbz	r6, .L224
 3784              	.LVL250:
 3785              	.L234:
4368:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 3786              		.loc 1 4368 14 view .LVU1229
 3787 0022 0120     		movs	r0, #1
 3788              	.LVL251:
 3789              	.L222:
4514:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3790              		.loc 1 4514 1 view .LVU1230
 3791 0024 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3792              	.LVL252:
 3793              	.L224:
4372:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 3794              		.loc 1 4372 7 is_stmt 1 view .LVU1231
4372:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 3795              		.loc 1 4372 19 is_stmt 0 view .LVU1232
 3796 0026 0223     		movs	r3, #2
 3797 0028 84F83D30 		strb	r3, [r4, #61]
 3798              	.L223:
4378:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   switch (BurstRequestSrc)
 3799              		.loc 1 4378 3 is_stmt 1 view .LVU1233
4379:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3800              		.loc 1 4379 3 view .LVU1234
 3801 002c B5F5006F 		cmp	r5, #2048
 3802 0030 2168     		ldr	r1, [r4]
 3803              	.LVL253:
4379:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3804              		.loc 1 4379 3 is_stmt 0 view .LVU1235
 3805 0032 35D0     		beq	.L225
 3806 0034 22D8     		bhi	.L226
 3807 0036 B5F5007F 		cmp	r5, #512
 3808 003a 2AD0     		beq	.L227
 3809 003c B5F5806F 		cmp	r5, #1024
 3810 0040 2CD0     		beq	.L228
 3811 0042 B5F5807F 		cmp	r5, #256
 3812 0046 0DD1     		bne	.L230
4384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 3813              		.loc 1 4384 7 is_stmt 1 view .LVU1236
4384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 3814              		.loc 1 4384 17 is_stmt 0 view .LVU1237
 3815 0048 206A     		ldr	r0, [r4, #32]
4384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 3816              		.loc 1 4384 55 view .LVU1238
 3817 004a 1B4B     		ldr	r3, .L248
 3818 004c C362     		str	r3, [r0, #44]
4385:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3819              		.loc 1 4385 7 is_stmt 1 view .LVU1239
4385:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3820              		.loc 1 4385 59 is_stmt 0 view .LVU1240
 3821 004e 1B4B     		ldr	r3, .L248+4
 3822              	.L243:
4487:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3823              		.loc 1 4487 60 view .LVU1241
 3824 0050 0363     		str	r3, [r0, #48]
4490:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3825              		.loc 1 4490 7 is_stmt 1 view .LVU1242
4490:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3826              		.loc 1 4490 57 is_stmt 0 view .LVU1243
 3827 0052 1B4B     		ldr	r3, .L248+8
 3828 0054 4363     		str	r3, [r0, #52]
4493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
 3829              		.loc 1 4493 7 is_stmt 1 view .LVU1244
4493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
 3830              		.loc 1 4493 11 is_stmt 0 view .LVU1245
 3831 0056 01F57871 		add	r1, r1, #992
 3832 005a 079B     		ldr	r3, [sp, #28]
 3833 005c FFF7FEFF 		bl	HAL_DMA_Start_IT
 3834              	.LVL254:
4493:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                            DataLength) != HAL_OK)
 3835              		.loc 1 4493 10 view .LVU1246
 3836 0060 0028     		cmp	r0, #0
 3837 0062 DED1     		bne	.L234
 3838              	.L230:
4505:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3839              		.loc 1 4505 3 is_stmt 1 view .LVU1247
4505:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3840              		.loc 1 4505 7 is_stmt 0 view .LVU1248
 3841 0064 2368     		ldr	r3, [r4]
4505:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3842              		.loc 1 4505 43 view .LVU1249
 3843 0066 3E43     		orrs	r6, r6, r7
4505:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3844              		.loc 1 4505 23 view .LVU1250
 3845 0068 C3F8DC63 		str	r6, [r3, #988]
4508:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3846              		.loc 1 4508 3 is_stmt 1 view .LVU1251
 3847 006c DA68     		ldr	r2, [r3, #12]
 3848 006e 1543     		orrs	r5, r5, r2
 3849              	.LVL255:
4508:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3850              		.loc 1 4508 3 is_stmt 0 view .LVU1252
 3851 0070 DD60     		str	r5, [r3, #12]
4510:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3852              		.loc 1 4510 3 is_stmt 1 view .LVU1253
4510:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3853              		.loc 1 4510 15 is_stmt 0 view .LVU1254
 3854 0072 0123     		movs	r3, #1
 3855 0074 84F83D30 		strb	r3, [r4, #61]
4513:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 3856              		.loc 1 4513 3 is_stmt 1 view .LVU1255
4513:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 3857              		.loc 1 4513 10 is_stmt 0 view .LVU1256
 3858 0078 0020     		movs	r0, #0
 3859 007a D3E7     		b	.L222
 3860              	.LVL256:
 3861              	.L226:
4379:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 3862              		.loc 1 4379 3 view .LVU1257
 3863 007c B5F5005F 		cmp	r5, #8192
 3864 0080 10D0     		beq	.L231
 3865 0082 B5F5804F 		cmp	r5, #16384
 3866 0086 12D0     		beq	.L232
 3867 0088 B5F5805F 		cmp	r5, #4096
 3868 008c EAD1     		bne	.L230
4452:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3869              		.loc 1 4452 7 is_stmt 1 view .LVU1258
4452:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3870              		.loc 1 4452 17 is_stmt 0 view .LVU1259
 3871 008e 206B     		ldr	r0, [r4, #48]
 3872 0090 00E0     		b	.L241
 3873              	.L227:
4401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3874              		.loc 1 4401 7 is_stmt 1 view .LVU1260
4401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3875              		.loc 1 4401 17 is_stmt 0 view .LVU1261
 3876 0092 606A     		ldr	r0, [r4, #36]
 3877              	.L241:
4452:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3878              		.loc 1 4452 52 view .LVU1262
 3879 0094 0B4B     		ldr	r3, .L248+12
 3880 0096 C362     		str	r3, [r0, #44]
4453:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3881              		.loc 1 4453 7 is_stmt 1 view .LVU1263
4453:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3882              		.loc 1 4453 56 is_stmt 0 view .LVU1264
 3883 0098 0B4B     		ldr	r3, .L248+16
 3884 009a D9E7     		b	.L243
 3885              	.L228:
4418:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3886              		.loc 1 4418 7 is_stmt 1 view .LVU1265
4418:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3887              		.loc 1 4418 17 is_stmt 0 view .LVU1266
 3888 009c A06A     		ldr	r0, [r4, #40]
 3889 009e F9E7     		b	.L241
 3890              	.L225:
4435:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3891              		.loc 1 4435 7 is_stmt 1 view .LVU1267
4435:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 3892              		.loc 1 4435 17 is_stmt 0 view .LVU1268
 3893 00a0 E06A     		ldr	r0, [r4, #44]
 3894 00a2 F7E7     		b	.L241
 3895              	.L231:
4469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 3896              		.loc 1 4469 7 is_stmt 1 view .LVU1269
4469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 3897              		.loc 1 4469 17 is_stmt 0 view .LVU1270
 3898 00a4 606B     		ldr	r0, [r4, #52]
4469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 3899              		.loc 1 4469 60 view .LVU1271
 3900 00a6 094B     		ldr	r3, .L248+20
 3901 00a8 C362     		str	r3, [r0, #44]
4470:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3902              		.loc 1 4470 7 is_stmt 1 view .LVU1272
4470:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3903              		.loc 1 4470 64 is_stmt 0 view .LVU1273
 3904 00aa 094B     		ldr	r3, .L248+24
 3905 00ac D0E7     		b	.L243
 3906              	.L232:
4486:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 3907              		.loc 1 4486 7 is_stmt 1 view .LVU1274
4486:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 3908              		.loc 1 4486 17 is_stmt 0 view .LVU1275
 3909 00ae A06B     		ldr	r0, [r4, #56]
4486:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 3910              		.loc 1 4486 56 view .LVU1276
 3911 00b0 084B     		ldr	r3, .L248+28
 3912 00b2 C362     		str	r3, [r0, #44]
4487:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3913              		.loc 1 4487 7 is_stmt 1 view .LVU1277
4487:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3914              		.loc 1 4487 60 is_stmt 0 view .LVU1278
 3915 00b4 084B     		ldr	r3, .L248+32
 3916 00b6 CBE7     		b	.L243
 3917              	.L249:
 3918              		.align	2
 3919              	.L248:
 3920 00b8 00000000 		.word	TIM_DMAPeriodElapsedCplt
 3921 00bc 00000000 		.word	TIM_DMAPeriodElapsedHalfCplt
 3922 00c0 00000000 		.word	TIM_DMAError
 3923 00c4 00000000 		.word	TIM_DMACaptureCplt
 3924 00c8 00000000 		.word	TIM_DMACaptureHalfCplt
 3925 00cc 00000000 		.word	TIMEx_DMACommutationCplt
 3926 00d0 00000000 		.word	TIMEx_DMACommutationHalfCplt
 3927 00d4 00000000 		.word	TIM_DMATriggerCplt
 3928 00d8 00000000 		.word	TIM_DMATriggerHalfCplt
 3929              		.cfi_endproc
 3930              	.LFE392:
 3932              		.section	.text.HAL_TIM_DMABurst_ReadStart,"ax",%progbits
 3933              		.align	1
 3934              		.global	HAL_TIM_DMABurst_ReadStart
 3935              		.syntax unified
 3936              		.thumb
 3937              		.thumb_func
 3938              		.fpu fpv4-sp-d16
 3940              	HAL_TIM_DMABurst_ReadStart:
 3941              	.LVL257:
 3942              	.LFB391:
4296:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, Burs
 3943              		.loc 1 4296 1 is_stmt 1 view -0
 3944              		.cfi_startproc
 3945              		@ args = 4, pretend = 0, frame = 0
 3946              		@ frame_needed = 0, uses_anonymous_args = 0
4297:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                          ((BurstLength) >> 8U) + 1U);
 3947              		.loc 1 4297 3 view .LVU1280
4296:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, Burs
 3948              		.loc 1 4296 1 is_stmt 0 view .LVU1281
 3949 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
 3950              		.cfi_def_cfa_offset 24
 3951              		.cfi_offset 4, -12
 3952              		.cfi_offset 5, -8
 3953              		.cfi_offset 14, -4
4296:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, Burs
 3954              		.loc 1 4296 1 view .LVU1282
 3955 0002 069D     		ldr	r5, [sp, #24]
4298:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 3956              		.loc 1 4298 57 view .LVU1283
 3957 0004 2C0A     		lsrs	r4, r5, #8
4297:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                          ((BurstLength) >> 8U) + 1U);
 3958              		.loc 1 4297 10 view .LVU1284
 3959 0006 0134     		adds	r4, r4, #1
 3960 0008 CDE90054 		strd	r5, r4, [sp]
 3961 000c FFF7FEFF 		bl	HAL_TIM_DMABurst_MultiReadStart
 3962              	.LVL258:
4299:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3963              		.loc 1 4299 1 view .LVU1285
 3964 0010 03B0     		add	sp, sp, #12
 3965              		.cfi_def_cfa_offset 12
 3966              		@ sp needed
 3967 0012 30BD     		pop	{r4, r5, pc}
4299:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 3968              		.loc 1 4299 1 view .LVU1286
 3969              		.cfi_endproc
 3970              	.LFE391:
 3972              		.section	.text.HAL_TIM_DMABurst_ReadStop,"ax",%progbits
 3973              		.align	1
 3974              		.global	HAL_TIM_DMABurst_ReadStop
 3975              		.syntax unified
 3976              		.thumb
 3977              		.thumb_func
 3978              		.fpu fpv4-sp-d16
 3980              	HAL_TIM_DMABurst_ReadStop:
 3981              	.LFB496:
 3982              		.cfi_startproc
 3983              		@ args = 0, pretend = 0, frame = 0
 3984              		@ frame_needed = 0, uses_anonymous_args = 0
 3985              		@ link register save eliminated.
 3986 0000 FFF7FEBF 		b	HAL_TIM_DMABurst_WriteStop
 3987              		.cfi_endproc
 3988              	.LFE496:
 3990              		.section	.text.HAL_TIM_GenerateEvent,"ax",%progbits
 3991              		.align	1
 3992              		.global	HAL_TIM_GenerateEvent
 3993              		.syntax unified
 3994              		.thumb
 3995              		.thumb_func
 3996              		.fpu fpv4-sp-d16
 3998              	HAL_TIM_GenerateEvent:
 3999              	.LVL259:
 4000              	.LFB394:
4602:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 4001              		.loc 1 4602 1 is_stmt 1 view -0
 4002              		.cfi_startproc
 4003              		@ args = 0, pretend = 0, frame = 0
 4004              		@ frame_needed = 0, uses_anonymous_args = 0
 4005              		@ link register save eliminated.
4604:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 4006              		.loc 1 4604 3 view .LVU1288
4605:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4007              		.loc 1 4605 3 view .LVU1289
4608:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4008              		.loc 1 4608 3 view .LVU1290
4608:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4009              		.loc 1 4608 3 view .LVU1291
 4010 0000 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 4011 0004 012B     		cmp	r3, #1
 4012 0006 4FF00203 		mov	r3, #2
 4013 000a 09D0     		beq	.L254
4608:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4014              		.loc 1 4608 3 discriminator 2 view .LVU1292
4611:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4015              		.loc 1 4611 3 discriminator 2 view .LVU1293
4611:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4016              		.loc 1 4611 15 is_stmt 0 discriminator 2 view .LVU1294
 4017 000c 80F83D30 		strb	r3, [r0, #61]
4614:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4018              		.loc 1 4614 3 is_stmt 1 discriminator 2 view .LVU1295
4614:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4019              		.loc 1 4614 7 is_stmt 0 discriminator 2 view .LVU1296
 4020 0010 0368     		ldr	r3, [r0]
4614:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4021              		.loc 1 4614 23 discriminator 2 view .LVU1297
 4022 0012 5961     		str	r1, [r3, #20]
4617:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4023              		.loc 1 4617 3 is_stmt 1 discriminator 2 view .LVU1298
4617:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4024              		.loc 1 4617 15 is_stmt 0 discriminator 2 view .LVU1299
 4025 0014 0123     		movs	r3, #1
 4026 0016 80F83D30 		strb	r3, [r0, #61]
4619:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4027              		.loc 1 4619 3 is_stmt 1 discriminator 2 view .LVU1300
4619:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4028              		.loc 1 4619 3 discriminator 2 view .LVU1301
 4029 001a 0023     		movs	r3, #0
 4030 001c 80F83C30 		strb	r3, [r0, #60]
4622:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4031              		.loc 1 4622 3 discriminator 2 view .LVU1302
 4032              	.L254:
4608:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4033              		.loc 1 4608 3 is_stmt 0 view .LVU1303
 4034 0020 1846     		mov	r0, r3
 4035              	.LVL260:
4623:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4036              		.loc 1 4623 1 view .LVU1304
 4037 0022 7047     		bx	lr
 4038              		.cfi_endproc
 4039              	.LFE394:
 4041              		.section	.text.HAL_TIM_ConfigTI1Input,"ax",%progbits
 4042              		.align	1
 4043              		.global	HAL_TIM_ConfigTI1Input
 4044              		.syntax unified
 4045              		.thumb
 4046              		.thumb_func
 4047              		.fpu fpv4-sp-d16
 4049              	HAL_TIM_ConfigTI1Input:
 4050              	.LVL261:
 4051              	.LFB397:
5001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr2;
 4052              		.loc 1 5001 1 is_stmt 1 view -0
 4053              		.cfi_startproc
 4054              		@ args = 0, pretend = 0, frame = 0
 4055              		@ frame_needed = 0, uses_anonymous_args = 0
 4056              		@ link register save eliminated.
5002:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4057              		.loc 1 5002 3 view .LVU1306
5005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_TI1SELECTION(TI1_Selection));
 4058              		.loc 1 5005 3 view .LVU1307
5006:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4059              		.loc 1 5006 3 view .LVU1308
5009:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4060              		.loc 1 5009 3 view .LVU1309
5009:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4061              		.loc 1 5009 16 is_stmt 0 view .LVU1310
 4062 0000 0268     		ldr	r2, [r0]
5009:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4063              		.loc 1 5009 10 view .LVU1311
 4064 0002 5368     		ldr	r3, [r2, #4]
 4065              	.LVL262:
5012:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4066              		.loc 1 5012 3 is_stmt 1 view .LVU1312
5012:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4067              		.loc 1 5012 10 is_stmt 0 view .LVU1313
 4068 0004 23F08003 		bic	r3, r3, #128
 4069              	.LVL263:
5015:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4070              		.loc 1 5015 3 is_stmt 1 view .LVU1314
5015:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4071              		.loc 1 5015 10 is_stmt 0 view .LVU1315
 4072 0008 1943     		orrs	r1, r1, r3
 4073              	.LVL264:
5018:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4074              		.loc 1 5018 3 is_stmt 1 view .LVU1316
5018:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4075              		.loc 1 5018 23 is_stmt 0 view .LVU1317
 4076 000a 5160     		str	r1, [r2, #4]
5020:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4077              		.loc 1 5020 3 is_stmt 1 view .LVU1318
5021:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4078              		.loc 1 5021 1 is_stmt 0 view .LVU1319
 4079 000c 0020     		movs	r0, #0
 4080              	.LVL265:
5021:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4081              		.loc 1 5021 1 view .LVU1320
 4082 000e 7047     		bx	lr
 4083              		.cfi_endproc
 4084              	.LFE397:
 4086              		.section	.text.HAL_TIM_ReadCapturedValue,"ax",%progbits
 4087              		.align	1
 4088              		.global	HAL_TIM_ReadCapturedValue
 4089              		.syntax unified
 4090              		.thumb
 4091              		.thumb_func
 4092              		.fpu fpv4-sp-d16
 4094              	HAL_TIM_ReadCapturedValue:
 4095              	.LVL266:
 4096              	.LFB400:
5116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpreg = 0U;
 4097              		.loc 1 5116 1 is_stmt 1 view -0
 4098              		.cfi_startproc
 4099              		@ args = 0, pretend = 0, frame = 0
 4100              		@ frame_needed = 0, uses_anonymous_args = 0
 4101              		@ link register save eliminated.
5117:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4102              		.loc 1 5117 3 view .LVU1322
5119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4103              		.loc 1 5119 3 view .LVU1323
 4104 0000 0C29     		cmp	r1, #12
 4105 0002 14D8     		bhi	.L263
 4106 0004 DFE801F0 		tbb	[pc, r1]
 4107              	.L259:
 4108 0008 07       		.byte	(.L262-.L259)/2
 4109 0009 13       		.byte	(.L263-.L259)/2
 4110 000a 13       		.byte	(.L263-.L259)/2
 4111 000b 13       		.byte	(.L263-.L259)/2
 4112 000c 0A       		.byte	(.L261-.L259)/2
 4113 000d 13       		.byte	(.L263-.L259)/2
 4114 000e 13       		.byte	(.L263-.L259)/2
 4115 000f 13       		.byte	(.L263-.L259)/2
 4116 0010 0D       		.byte	(.L260-.L259)/2
 4117 0011 13       		.byte	(.L263-.L259)/2
 4118 0012 13       		.byte	(.L263-.L259)/2
 4119 0013 13       		.byte	(.L263-.L259)/2
 4120 0014 10       		.byte	(.L258-.L259)/2
 4121 0015 00       		.p2align 1
 4122              	.L262:
5124:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4123              		.loc 1 5124 7 view .LVU1324
5127:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4124              		.loc 1 5127 7 view .LVU1325
5127:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4125              		.loc 1 5127 21 is_stmt 0 view .LVU1326
 4126 0016 0368     		ldr	r3, [r0]
5127:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4127              		.loc 1 5127 14 view .LVU1327
 4128 0018 586B     		ldr	r0, [r3, #52]
 4129              	.LVL267:
5129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4130              		.loc 1 5129 7 is_stmt 1 view .LVU1328
 4131 001a 7047     		bx	lr
 4132              	.LVL268:
 4133              	.L261:
5134:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4134              		.loc 1 5134 7 view .LVU1329
5137:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4135              		.loc 1 5137 7 view .LVU1330
5137:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4136              		.loc 1 5137 22 is_stmt 0 view .LVU1331
 4137 001c 0368     		ldr	r3, [r0]
5137:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4138              		.loc 1 5137 14 view .LVU1332
 4139 001e 986B     		ldr	r0, [r3, #56]
 4140              	.LVL269:
5139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4141              		.loc 1 5139 7 is_stmt 1 view .LVU1333
 4142 0020 7047     		bx	lr
 4143              	.LVL270:
 4144              	.L260:
5145:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4145              		.loc 1 5145 7 view .LVU1334
5148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4146              		.loc 1 5148 7 view .LVU1335
5148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4147              		.loc 1 5148 22 is_stmt 0 view .LVU1336
 4148 0022 0368     		ldr	r3, [r0]
5148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4149              		.loc 1 5148 14 view .LVU1337
 4150 0024 D86B     		ldr	r0, [r3, #60]
 4151              	.LVL271:
5150:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4152              		.loc 1 5150 7 is_stmt 1 view .LVU1338
 4153 0026 7047     		bx	lr
 4154              	.LVL272:
 4155              	.L258:
5156:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4156              		.loc 1 5156 7 view .LVU1339
5159:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4157              		.loc 1 5159 7 view .LVU1340
5159:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4158              		.loc 1 5159 22 is_stmt 0 view .LVU1341
 4159 0028 0368     		ldr	r3, [r0]
5159:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4160              		.loc 1 5159 14 view .LVU1342
 4161 002a 186C     		ldr	r0, [r3, #64]
 4162              	.LVL273:
5161:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4163              		.loc 1 5161 7 is_stmt 1 view .LVU1343
 4164 002c 7047     		bx	lr
 4165              	.LVL274:
 4166              	.L263:
5117:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4167              		.loc 1 5117 12 is_stmt 0 view .LVU1344
 4168 002e 0020     		movs	r0, #0
 4169              	.LVL275:
5168:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4170              		.loc 1 5168 3 is_stmt 1 view .LVU1345
5169:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4171              		.loc 1 5169 1 is_stmt 0 view .LVU1346
 4172 0030 7047     		bx	lr
 4173              		.cfi_endproc
 4174              	.LFE400:
 4176              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 4177              		.align	1
 4178              		.weak	HAL_TIM_PeriodElapsedCallback
 4179              		.syntax unified
 4180              		.thumb
 4181              		.thumb_func
 4182              		.fpu fpv4-sp-d16
 4184              	HAL_TIM_PeriodElapsedCallback:
 4185              	.LFB466:
 4186              		.cfi_startproc
 4187              		@ args = 0, pretend = 0, frame = 0
 4188              		@ frame_needed = 0, uses_anonymous_args = 0
 4189              		@ link register save eliminated.
 4190 0000 7047     		bx	lr
 4191              		.cfi_endproc
 4192              	.LFE466:
 4194              		.section	.text.TIM_DMAPeriodElapsedCplt,"ax",%progbits
 4195              		.align	1
 4196              		.syntax unified
 4197              		.thumb
 4198              		.thumb_func
 4199              		.fpu fpv4-sp-d16
 4201              	TIM_DMAPeriodElapsedCplt:
 4202              	.LVL276:
 4203              	.LFB422:
6160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4204              		.loc 1 6160 1 is_stmt 1 view -0
 4205              		.cfi_startproc
 4206              		@ args = 0, pretend = 0, frame = 0
 4207              		@ frame_needed = 0, uses_anonymous_args = 0
6161:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4208              		.loc 1 6161 3 view .LVU1348
6160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4209              		.loc 1 6160 1 is_stmt 0 view .LVU1349
 4210 0000 08B5     		push	{r3, lr}
 4211              		.cfi_def_cfa_offset 8
 4212              		.cfi_offset 3, -8
 4213              		.cfi_offset 14, -4
6161:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4214              		.loc 1 6161 22 view .LVU1350
 4215 0002 806A     		ldr	r0, [r0, #40]
 4216              	.LVL277:
6163:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4217              		.loc 1 6163 3 is_stmt 1 view .LVU1351
6163:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4218              		.loc 1 6163 15 is_stmt 0 view .LVU1352
 4219 0004 0123     		movs	r3, #1
 4220 0006 80F83D30 		strb	r3, [r0, #61]
6168:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4221              		.loc 1 6168 3 is_stmt 1 view .LVU1353
 4222 000a FFF7FEFF 		bl	HAL_TIM_PeriodElapsedCallback
 4223              	.LVL278:
6170:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4224              		.loc 1 6170 1 is_stmt 0 view .LVU1354
 4225 000e 08BD     		pop	{r3, pc}
 4226              		.cfi_endproc
 4227              	.LFE422:
 4229              		.section	.text.HAL_TIM_PeriodElapsedHalfCpltCallback,"ax",%progbits
 4230              		.align	1
 4231              		.weak	HAL_TIM_PeriodElapsedHalfCpltCallback
 4232              		.syntax unified
 4233              		.thumb
 4234              		.thumb_func
 4235              		.fpu fpv4-sp-d16
 4237              	HAL_TIM_PeriodElapsedHalfCpltCallback:
 4238              	.LFB468:
 4239              		.cfi_startproc
 4240              		@ args = 0, pretend = 0, frame = 0
 4241              		@ frame_needed = 0, uses_anonymous_args = 0
 4242              		@ link register save eliminated.
 4243 0000 7047     		bx	lr
 4244              		.cfi_endproc
 4245              	.LFE468:
 4247              		.section	.text.TIM_DMAPeriodElapsedHalfCplt,"ax",%progbits
 4248              		.align	1
 4249              		.syntax unified
 4250              		.thumb
 4251              		.thumb_func
 4252              		.fpu fpv4-sp-d16
 4254              	TIM_DMAPeriodElapsedHalfCplt:
 4255              	.LVL279:
 4256              	.LFB423:
6178:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4257              		.loc 1 6178 1 is_stmt 1 view -0
 4258              		.cfi_startproc
 4259              		@ args = 0, pretend = 0, frame = 0
 4260              		@ frame_needed = 0, uses_anonymous_args = 0
6179:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4261              		.loc 1 6179 3 view .LVU1356
6178:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4262              		.loc 1 6178 1 is_stmt 0 view .LVU1357
 4263 0000 08B5     		push	{r3, lr}
 4264              		.cfi_def_cfa_offset 8
 4265              		.cfi_offset 3, -8
 4266              		.cfi_offset 14, -4
6179:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4267              		.loc 1 6179 22 view .LVU1358
 4268 0002 806A     		ldr	r0, [r0, #40]
 4269              	.LVL280:
6181:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4270              		.loc 1 6181 3 is_stmt 1 view .LVU1359
6181:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4271              		.loc 1 6181 15 is_stmt 0 view .LVU1360
 4272 0004 0123     		movs	r3, #1
 4273 0006 80F83D30 		strb	r3, [r0, #61]
6186:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4274              		.loc 1 6186 3 is_stmt 1 view .LVU1361
 4275 000a FFF7FEFF 		bl	HAL_TIM_PeriodElapsedHalfCpltCallback
 4276              	.LVL281:
6188:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4277              		.loc 1 6188 1 is_stmt 0 view .LVU1362
 4278 000e 08BD     		pop	{r3, pc}
 4279              		.cfi_endproc
 4280              	.LFE423:
 4282              		.section	.text.HAL_TIM_OC_DelayElapsedCallback,"ax",%progbits
 4283              		.align	1
 4284              		.weak	HAL_TIM_OC_DelayElapsedCallback
 4285              		.syntax unified
 4286              		.thumb
 4287              		.thumb_func
 4288              		.fpu fpv4-sp-d16
 4290              	HAL_TIM_OC_DelayElapsedCallback:
 4291              	.LFB470:
 4292              		.cfi_startproc
 4293              		@ args = 0, pretend = 0, frame = 0
 4294              		@ frame_needed = 0, uses_anonymous_args = 0
 4295              		@ link register save eliminated.
 4296 0000 7047     		bx	lr
 4297              		.cfi_endproc
 4298              	.LFE470:
 4300              		.section	.text.HAL_TIM_IC_CaptureCallback,"ax",%progbits
 4301              		.align	1
 4302              		.weak	HAL_TIM_IC_CaptureCallback
 4303              		.syntax unified
 4304              		.thumb
 4305              		.thumb_func
 4306              		.fpu fpv4-sp-d16
 4308              	HAL_TIM_IC_CaptureCallback:
 4309              	.LFB472:
 4310              		.cfi_startproc
 4311              		@ args = 0, pretend = 0, frame = 0
 4312              		@ frame_needed = 0, uses_anonymous_args = 0
 4313              		@ link register save eliminated.
 4314 0000 7047     		bx	lr
 4315              		.cfi_endproc
 4316              	.LFE472:
 4318              		.section	.text.TIM_DMACaptureCplt,"ax",%progbits
 4319              		.align	1
 4320              		.global	TIM_DMACaptureCplt
 4321              		.syntax unified
 4322              		.thumb
 4323              		.thumb_func
 4324              		.fpu fpv4-sp-d16
 4326              	TIM_DMACaptureCplt:
 4327              	.LVL282:
 4328              	.LFB420:
6078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4329              		.loc 1 6078 1 is_stmt 1 view -0
 4330              		.cfi_startproc
 4331              		@ args = 0, pretend = 0, frame = 0
 4332              		@ frame_needed = 0, uses_anonymous_args = 0
6079:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4333              		.loc 1 6079 3 view .LVU1364
6078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4334              		.loc 1 6078 1 is_stmt 0 view .LVU1365
 4335 0000 10B5     		push	{r4, lr}
 4336              		.cfi_def_cfa_offset 8
 4337              		.cfi_offset 4, -8
 4338              		.cfi_offset 14, -4
6079:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4339              		.loc 1 6079 22 view .LVU1366
 4340 0002 846A     		ldr	r4, [r0, #40]
 4341              	.LVL283:
6081:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4342              		.loc 1 6081 3 is_stmt 1 view .LVU1367
6083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4343              		.loc 1 6083 6 is_stmt 0 view .LVU1368
 4344 0004 626A     		ldr	r2, [r4, #36]
6081:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4345              		.loc 1 6081 15 view .LVU1369
 4346 0006 0123     		movs	r3, #1
6083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4347              		.loc 1 6083 6 view .LVU1370
 4348 0008 8242     		cmp	r2, r0
6081:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4349              		.loc 1 6081 15 view .LVU1371
 4350 000a 84F83D30 		strb	r3, [r4, #61]
6083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4351              		.loc 1 6083 3 is_stmt 1 view .LVU1372
6083:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4352              		.loc 1 6083 6 is_stmt 0 view .LVU1373
 4353 000e 06D1     		bne	.L271
 4354              	.L275:
6097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4355              		.loc 1 6097 19 view .LVU1374
 4356 0010 2377     		strb	r3, [r4, #28]
 4357              	.L272:
6102:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4358              		.loc 1 6102 3 is_stmt 1 view .LVU1375
6107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4359              		.loc 1 6107 3 view .LVU1376
 4360 0012 2046     		mov	r0, r4
 4361              	.LVL284:
6107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4362              		.loc 1 6107 3 is_stmt 0 view .LVU1377
 4363 0014 FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 4364              	.LVL285:
6110:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4365              		.loc 1 6110 3 is_stmt 1 view .LVU1378
6110:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4366              		.loc 1 6110 17 is_stmt 0 view .LVU1379
 4367 0018 0023     		movs	r3, #0
 4368 001a 2377     		strb	r3, [r4, #28]
6111:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4369              		.loc 1 6111 1 view .LVU1380
 4370 001c 10BD     		pop	{r4, pc}
 4371              	.LVL286:
 4372              	.L271:
6087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4373              		.loc 1 6087 8 is_stmt 1 view .LVU1381
6087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4374              		.loc 1 6087 11 is_stmt 0 view .LVU1382
 4375 001e A36A     		ldr	r3, [r4, #40]
 4376 0020 8342     		cmp	r3, r0
 4377 0022 01D1     		bne	.L273
6089:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4378              		.loc 1 6089 5 is_stmt 1 view .LVU1383
6089:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4379              		.loc 1 6089 19 is_stmt 0 view .LVU1384
 4380 0024 0223     		movs	r3, #2
 4381 0026 F3E7     		b	.L275
 4382              	.L273:
6091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4383              		.loc 1 6091 8 is_stmt 1 view .LVU1385
6091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4384              		.loc 1 6091 11 is_stmt 0 view .LVU1386
 4385 0028 E36A     		ldr	r3, [r4, #44]
 4386 002a 8342     		cmp	r3, r0
 4387 002c 01D1     		bne	.L274
6093:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4388              		.loc 1 6093 5 is_stmt 1 view .LVU1387
6093:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4389              		.loc 1 6093 19 is_stmt 0 view .LVU1388
 4390 002e 0423     		movs	r3, #4
 4391 0030 EEE7     		b	.L275
 4392              	.L274:
6095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4393              		.loc 1 6095 8 is_stmt 1 view .LVU1389
6095:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4394              		.loc 1 6095 11 is_stmt 0 view .LVU1390
 4395 0032 236B     		ldr	r3, [r4, #48]
 4396 0034 8342     		cmp	r3, r0
 4397 0036 ECD1     		bne	.L272
6097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4398              		.loc 1 6097 5 is_stmt 1 view .LVU1391
6097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4399              		.loc 1 6097 19 is_stmt 0 view .LVU1392
 4400 0038 0823     		movs	r3, #8
 4401 003a E9E7     		b	.L275
 4402              		.cfi_endproc
 4403              	.LFE420:
 4405              		.section	.text.HAL_TIM_IC_CaptureHalfCpltCallback,"ax",%progbits
 4406              		.align	1
 4407              		.weak	HAL_TIM_IC_CaptureHalfCpltCallback
 4408              		.syntax unified
 4409              		.thumb
 4410              		.thumb_func
 4411              		.fpu fpv4-sp-d16
 4413              	HAL_TIM_IC_CaptureHalfCpltCallback:
 4414              	.LFB474:
 4415              		.cfi_startproc
 4416              		@ args = 0, pretend = 0, frame = 0
 4417              		@ frame_needed = 0, uses_anonymous_args = 0
 4418              		@ link register save eliminated.
 4419 0000 7047     		bx	lr
 4420              		.cfi_endproc
 4421              	.LFE474:
 4423              		.section	.text.TIM_DMACaptureHalfCplt,"ax",%progbits
 4424              		.align	1
 4425              		.global	TIM_DMACaptureHalfCplt
 4426              		.syntax unified
 4427              		.thumb
 4428              		.thumb_func
 4429              		.fpu fpv4-sp-d16
 4431              	TIM_DMACaptureHalfCplt:
 4432              	.LVL287:
 4433              	.LFB421:
6119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4434              		.loc 1 6119 1 is_stmt 1 view -0
 4435              		.cfi_startproc
 4436              		@ args = 0, pretend = 0, frame = 0
 4437              		@ frame_needed = 0, uses_anonymous_args = 0
6120:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4438              		.loc 1 6120 3 view .LVU1394
6119:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4439              		.loc 1 6119 1 is_stmt 0 view .LVU1395
 4440 0000 10B5     		push	{r4, lr}
 4441              		.cfi_def_cfa_offset 8
 4442              		.cfi_offset 4, -8
 4443              		.cfi_offset 14, -4
6120:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4444              		.loc 1 6120 22 view .LVU1396
 4445 0002 846A     		ldr	r4, [r0, #40]
 4446              	.LVL288:
6122:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4447              		.loc 1 6122 3 is_stmt 1 view .LVU1397
6124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4448              		.loc 1 6124 6 is_stmt 0 view .LVU1398
 4449 0004 626A     		ldr	r2, [r4, #36]
6122:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4450              		.loc 1 6122 15 view .LVU1399
 4451 0006 0123     		movs	r3, #1
6124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4452              		.loc 1 6124 6 view .LVU1400
 4453 0008 8242     		cmp	r2, r0
6122:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4454              		.loc 1 6122 15 view .LVU1401
 4455 000a 84F83D30 		strb	r3, [r4, #61]
6124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4456              		.loc 1 6124 3 is_stmt 1 view .LVU1402
6124:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4457              		.loc 1 6124 6 is_stmt 0 view .LVU1403
 4458 000e 06D1     		bne	.L278
 4459              	.L282:
6138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4460              		.loc 1 6138 19 view .LVU1404
 4461 0010 2377     		strb	r3, [r4, #28]
 4462              	.L279:
6143:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4463              		.loc 1 6143 3 is_stmt 1 view .LVU1405
6148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4464              		.loc 1 6148 3 view .LVU1406
 4465 0012 2046     		mov	r0, r4
 4466              	.LVL289:
6148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4467              		.loc 1 6148 3 is_stmt 0 view .LVU1407
 4468 0014 FFF7FEFF 		bl	HAL_TIM_IC_CaptureHalfCpltCallback
 4469              	.LVL290:
6151:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4470              		.loc 1 6151 3 is_stmt 1 view .LVU1408
6151:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4471              		.loc 1 6151 17 is_stmt 0 view .LVU1409
 4472 0018 0023     		movs	r3, #0
 4473 001a 2377     		strb	r3, [r4, #28]
6152:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4474              		.loc 1 6152 1 view .LVU1410
 4475 001c 10BD     		pop	{r4, pc}
 4476              	.LVL291:
 4477              	.L278:
6128:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4478              		.loc 1 6128 8 is_stmt 1 view .LVU1411
6128:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4479              		.loc 1 6128 11 is_stmt 0 view .LVU1412
 4480 001e A36A     		ldr	r3, [r4, #40]
 4481 0020 8342     		cmp	r3, r0
 4482 0022 01D1     		bne	.L280
6130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4483              		.loc 1 6130 5 is_stmt 1 view .LVU1413
6130:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4484              		.loc 1 6130 19 is_stmt 0 view .LVU1414
 4485 0024 0223     		movs	r3, #2
 4486 0026 F3E7     		b	.L282
 4487              	.L280:
6132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4488              		.loc 1 6132 8 is_stmt 1 view .LVU1415
6132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4489              		.loc 1 6132 11 is_stmt 0 view .LVU1416
 4490 0028 E36A     		ldr	r3, [r4, #44]
 4491 002a 8342     		cmp	r3, r0
 4492 002c 01D1     		bne	.L281
6134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4493              		.loc 1 6134 5 is_stmt 1 view .LVU1417
6134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4494              		.loc 1 6134 19 is_stmt 0 view .LVU1418
 4495 002e 0423     		movs	r3, #4
 4496 0030 EEE7     		b	.L282
 4497              	.L281:
6136:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4498              		.loc 1 6136 8 is_stmt 1 view .LVU1419
6136:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4499              		.loc 1 6136 11 is_stmt 0 view .LVU1420
 4500 0032 236B     		ldr	r3, [r4, #48]
 4501 0034 8342     		cmp	r3, r0
 4502 0036 ECD1     		bne	.L279
6138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4503              		.loc 1 6138 5 is_stmt 1 view .LVU1421
6138:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4504              		.loc 1 6138 19 is_stmt 0 view .LVU1422
 4505 0038 0823     		movs	r3, #8
 4506 003a E9E7     		b	.L282
 4507              		.cfi_endproc
 4508              	.LFE421:
 4510              		.section	.text.HAL_TIM_PWM_PulseFinishedCallback,"ax",%progbits
 4511              		.align	1
 4512              		.weak	HAL_TIM_PWM_PulseFinishedCallback
 4513              		.syntax unified
 4514              		.thumb
 4515              		.thumb_func
 4516              		.fpu fpv4-sp-d16
 4518              	HAL_TIM_PWM_PulseFinishedCallback:
 4519              	.LFB476:
 4520              		.cfi_startproc
 4521              		@ args = 0, pretend = 0, frame = 0
 4522              		@ frame_needed = 0, uses_anonymous_args = 0
 4523              		@ link register save eliminated.
 4524 0000 7047     		bx	lr
 4525              		.cfi_endproc
 4526              	.LFE476:
 4528              		.section	.text.TIM_DMADelayPulseCplt,"ax",%progbits
 4529              		.align	1
 4530              		.global	TIM_DMADelayPulseCplt
 4531              		.syntax unified
 4532              		.thumb
 4533              		.thumb_func
 4534              		.fpu fpv4-sp-d16
 4536              	TIM_DMADelayPulseCplt:
 4537              	.LVL292:
 4538              	.LFB418:
5996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4539              		.loc 1 5996 1 is_stmt 1 view -0
 4540              		.cfi_startproc
 4541              		@ args = 0, pretend = 0, frame = 0
 4542              		@ frame_needed = 0, uses_anonymous_args = 0
5997:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4543              		.loc 1 5997 3 view .LVU1424
5996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4544              		.loc 1 5996 1 is_stmt 0 view .LVU1425
 4545 0000 10B5     		push	{r4, lr}
 4546              		.cfi_def_cfa_offset 8
 4547              		.cfi_offset 4, -8
 4548              		.cfi_offset 14, -4
5997:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4549              		.loc 1 5997 22 view .LVU1426
 4550 0002 846A     		ldr	r4, [r0, #40]
 4551              	.LVL293:
5999:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4552              		.loc 1 5999 3 is_stmt 1 view .LVU1427
6001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4553              		.loc 1 6001 6 is_stmt 0 view .LVU1428
 4554 0004 626A     		ldr	r2, [r4, #36]
5999:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4555              		.loc 1 5999 15 view .LVU1429
 4556 0006 0123     		movs	r3, #1
6001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4557              		.loc 1 6001 6 view .LVU1430
 4558 0008 8242     		cmp	r2, r0
5999:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4559              		.loc 1 5999 15 view .LVU1431
 4560 000a 84F83D30 		strb	r3, [r4, #61]
6001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4561              		.loc 1 6001 3 is_stmt 1 view .LVU1432
6001:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4562              		.loc 1 6001 6 is_stmt 0 view .LVU1433
 4563 000e 06D1     		bne	.L285
 4564              	.L289:
6015:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4565              		.loc 1 6015 19 view .LVU1434
 4566 0010 2377     		strb	r3, [r4, #28]
 4567              	.L286:
6020:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4568              		.loc 1 6020 3 is_stmt 1 view .LVU1435
6025:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4569              		.loc 1 6025 3 view .LVU1436
 4570 0012 2046     		mov	r0, r4
 4571              	.LVL294:
6025:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4572              		.loc 1 6025 3 is_stmt 0 view .LVU1437
 4573 0014 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 4574              	.LVL295:
6028:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4575              		.loc 1 6028 3 is_stmt 1 view .LVU1438
6028:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4576              		.loc 1 6028 17 is_stmt 0 view .LVU1439
 4577 0018 0023     		movs	r3, #0
 4578 001a 2377     		strb	r3, [r4, #28]
6029:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4579              		.loc 1 6029 1 view .LVU1440
 4580 001c 10BD     		pop	{r4, pc}
 4581              	.LVL296:
 4582              	.L285:
6005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4583              		.loc 1 6005 8 is_stmt 1 view .LVU1441
6005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4584              		.loc 1 6005 11 is_stmt 0 view .LVU1442
 4585 001e A36A     		ldr	r3, [r4, #40]
 4586 0020 8342     		cmp	r3, r0
 4587 0022 01D1     		bne	.L287
6007:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4588              		.loc 1 6007 5 is_stmt 1 view .LVU1443
6007:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4589              		.loc 1 6007 19 is_stmt 0 view .LVU1444
 4590 0024 0223     		movs	r3, #2
 4591 0026 F3E7     		b	.L289
 4592              	.L287:
6009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4593              		.loc 1 6009 8 is_stmt 1 view .LVU1445
6009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4594              		.loc 1 6009 11 is_stmt 0 view .LVU1446
 4595 0028 E36A     		ldr	r3, [r4, #44]
 4596 002a 8342     		cmp	r3, r0
 4597 002c 01D1     		bne	.L288
6011:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4598              		.loc 1 6011 5 is_stmt 1 view .LVU1447
6011:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4599              		.loc 1 6011 19 is_stmt 0 view .LVU1448
 4600 002e 0423     		movs	r3, #4
 4601 0030 EEE7     		b	.L289
 4602              	.L288:
6013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4603              		.loc 1 6013 8 is_stmt 1 view .LVU1449
6013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4604              		.loc 1 6013 11 is_stmt 0 view .LVU1450
 4605 0032 236B     		ldr	r3, [r4, #48]
 4606 0034 8342     		cmp	r3, r0
 4607 0036 ECD1     		bne	.L286
6015:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4608              		.loc 1 6015 5 is_stmt 1 view .LVU1451
6015:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4609              		.loc 1 6015 19 is_stmt 0 view .LVU1452
 4610 0038 0823     		movs	r3, #8
 4611 003a E9E7     		b	.L289
 4612              		.cfi_endproc
 4613              	.LFE418:
 4615              		.section	.text.HAL_TIM_PWM_PulseFinishedHalfCpltCallback,"ax",%progbits
 4616              		.align	1
 4617              		.weak	HAL_TIM_PWM_PulseFinishedHalfCpltCallback
 4618              		.syntax unified
 4619              		.thumb
 4620              		.thumb_func
 4621              		.fpu fpv4-sp-d16
 4623              	HAL_TIM_PWM_PulseFinishedHalfCpltCallback:
 4624              	.LFB478:
 4625              		.cfi_startproc
 4626              		@ args = 0, pretend = 0, frame = 0
 4627              		@ frame_needed = 0, uses_anonymous_args = 0
 4628              		@ link register save eliminated.
 4629 0000 7047     		bx	lr
 4630              		.cfi_endproc
 4631              	.LFE478:
 4633              		.section	.text.TIM_DMADelayPulseHalfCplt,"ax",%progbits
 4634              		.align	1
 4635              		.global	TIM_DMADelayPulseHalfCplt
 4636              		.syntax unified
 4637              		.thumb
 4638              		.thumb_func
 4639              		.fpu fpv4-sp-d16
 4641              	TIM_DMADelayPulseHalfCplt:
 4642              	.LVL297:
 4643              	.LFB419:
6037:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4644              		.loc 1 6037 1 is_stmt 1 view -0
 4645              		.cfi_startproc
 4646              		@ args = 0, pretend = 0, frame = 0
 4647              		@ frame_needed = 0, uses_anonymous_args = 0
6038:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4648              		.loc 1 6038 3 view .LVU1454
6037:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 4649              		.loc 1 6037 1 is_stmt 0 view .LVU1455
 4650 0000 10B5     		push	{r4, lr}
 4651              		.cfi_def_cfa_offset 8
 4652              		.cfi_offset 4, -8
 4653              		.cfi_offset 14, -4
6038:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4654              		.loc 1 6038 22 view .LVU1456
 4655 0002 846A     		ldr	r4, [r0, #40]
 4656              	.LVL298:
6040:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4657              		.loc 1 6040 3 is_stmt 1 view .LVU1457
6042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4658              		.loc 1 6042 6 is_stmt 0 view .LVU1458
 4659 0004 626A     		ldr	r2, [r4, #36]
6040:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4660              		.loc 1 6040 15 view .LVU1459
 4661 0006 0123     		movs	r3, #1
6042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4662              		.loc 1 6042 6 view .LVU1460
 4663 0008 8242     		cmp	r2, r0
6040:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4664              		.loc 1 6040 15 view .LVU1461
 4665 000a 84F83D30 		strb	r3, [r4, #61]
6042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4666              		.loc 1 6042 3 is_stmt 1 view .LVU1462
6042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4667              		.loc 1 6042 6 is_stmt 0 view .LVU1463
 4668 000e 06D1     		bne	.L292
 4669              	.L296:
6056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4670              		.loc 1 6056 19 view .LVU1464
 4671 0010 2377     		strb	r3, [r4, #28]
 4672              	.L293:
6061:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4673              		.loc 1 6061 3 is_stmt 1 view .LVU1465
6066:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4674              		.loc 1 6066 3 view .LVU1466
 4675 0012 2046     		mov	r0, r4
 4676              	.LVL299:
6066:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4677              		.loc 1 6066 3 is_stmt 0 view .LVU1467
 4678 0014 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedHalfCpltCallback
 4679              	.LVL300:
6069:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4680              		.loc 1 6069 3 is_stmt 1 view .LVU1468
6069:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 4681              		.loc 1 6069 17 is_stmt 0 view .LVU1469
 4682 0018 0023     		movs	r3, #0
 4683 001a 2377     		strb	r3, [r4, #28]
6070:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4684              		.loc 1 6070 1 view .LVU1470
 4685 001c 10BD     		pop	{r4, pc}
 4686              	.LVL301:
 4687              	.L292:
6046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4688              		.loc 1 6046 8 is_stmt 1 view .LVU1471
6046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4689              		.loc 1 6046 11 is_stmt 0 view .LVU1472
 4690 001e A36A     		ldr	r3, [r4, #40]
 4691 0020 8342     		cmp	r3, r0
 4692 0022 01D1     		bne	.L294
6048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4693              		.loc 1 6048 5 is_stmt 1 view .LVU1473
6048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4694              		.loc 1 6048 19 is_stmt 0 view .LVU1474
 4695 0024 0223     		movs	r3, #2
 4696 0026 F3E7     		b	.L296
 4697              	.L294:
6050:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4698              		.loc 1 6050 8 is_stmt 1 view .LVU1475
6050:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4699              		.loc 1 6050 11 is_stmt 0 view .LVU1476
 4700 0028 E36A     		ldr	r3, [r4, #44]
 4701 002a 8342     		cmp	r3, r0
 4702 002c 01D1     		bne	.L295
6052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4703              		.loc 1 6052 5 is_stmt 1 view .LVU1477
6052:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4704              		.loc 1 6052 19 is_stmt 0 view .LVU1478
 4705 002e 0423     		movs	r3, #4
 4706 0030 EEE7     		b	.L296
 4707              	.L295:
6054:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4708              		.loc 1 6054 8 is_stmt 1 view .LVU1479
6054:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4709              		.loc 1 6054 11 is_stmt 0 view .LVU1480
 4710 0032 236B     		ldr	r3, [r4, #48]
 4711 0034 8342     		cmp	r3, r0
 4712 0036 ECD1     		bne	.L293
6056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4713              		.loc 1 6056 5 is_stmt 1 view .LVU1481
6056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 4714              		.loc 1 6056 19 is_stmt 0 view .LVU1482
 4715 0038 0823     		movs	r3, #8
 4716 003a E9E7     		b	.L296
 4717              		.cfi_endproc
 4718              	.LFE419:
 4720              		.section	.text.HAL_TIM_TriggerCallback,"ax",%progbits
 4721              		.align	1
 4722              		.weak	HAL_TIM_TriggerCallback
 4723              		.syntax unified
 4724              		.thumb
 4725              		.thumb_func
 4726              		.fpu fpv4-sp-d16
 4728              	HAL_TIM_TriggerCallback:
 4729              	.LFB480:
 4730              		.cfi_startproc
 4731              		@ args = 0, pretend = 0, frame = 0
 4732              		@ frame_needed = 0, uses_anonymous_args = 0
 4733              		@ link register save eliminated.
 4734 0000 7047     		bx	lr
 4735              		.cfi_endproc
 4736              	.LFE480:
 4738              		.section	.text.HAL_TIM_IRQHandler,"ax",%progbits
 4739              		.align	1
 4740              		.global	HAL_TIM_IRQHandler
 4741              		.syntax unified
 4742              		.thumb
 4743              		.thumb_func
 4744              		.fpu fpv4-sp-d16
 4746              	HAL_TIM_IRQHandler:
 4747              	.LVL302:
 4748              	.LFB383:
3185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Capture compare 1 event */
 4749              		.loc 1 3185 1 is_stmt 1 view -0
 4750              		.cfi_startproc
 4751              		@ args = 0, pretend = 0, frame = 0
 4752              		@ frame_needed = 0, uses_anonymous_args = 0
3187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4753              		.loc 1 3187 3 view .LVU1484
3187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4754              		.loc 1 3187 7 is_stmt 0 view .LVU1485
 4755 0000 0368     		ldr	r3, [r0]
 4756 0002 1A69     		ldr	r2, [r3, #16]
3187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4757              		.loc 1 3187 6 view .LVU1486
 4758 0004 9107     		lsls	r1, r2, #30
3185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Capture compare 1 event */
 4759              		.loc 1 3185 1 view .LVU1487
 4760 0006 10B5     		push	{r4, lr}
 4761              		.cfi_def_cfa_offset 8
 4762              		.cfi_offset 4, -8
 4763              		.cfi_offset 14, -4
3185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Capture compare 1 event */
 4764              		.loc 1 3185 1 view .LVU1488
 4765 0008 0446     		mov	r4, r0
3187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4766              		.loc 1 3187 6 view .LVU1489
 4767 000a 0FD5     		bpl	.L299
3189:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4768              		.loc 1 3189 5 is_stmt 1 view .LVU1490
3189:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4769              		.loc 1 3189 9 is_stmt 0 view .LVU1491
 4770 000c DA68     		ldr	r2, [r3, #12]
3189:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4771              		.loc 1 3189 8 view .LVU1492
 4772 000e 9207     		lsls	r2, r2, #30
 4773 0010 0CD5     		bpl	.L299
3192:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 4774              		.loc 1 3192 9 is_stmt 1 view .LVU1493
 4775 0012 6FF00202 		mvn	r2, #2
 4776 0016 1A61     		str	r2, [r3, #16]
3193:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4777              		.loc 1 3193 9 view .LVU1494
3196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         {
 4778              		.loc 1 3196 28 is_stmt 0 view .LVU1495
 4779 0018 9B69     		ldr	r3, [r3, #24]
3193:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4780              		.loc 1 3193 23 view .LVU1496
 4781 001a 0122     		movs	r2, #1
3196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         {
 4782              		.loc 1 3196 12 view .LVU1497
 4783 001c 9907     		lsls	r1, r3, #30
3193:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 4784              		.loc 1 3193 23 view .LVU1498
 4785 001e 0277     		strb	r2, [r0, #28]
3196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         {
 4786              		.loc 1 3196 9 is_stmt 1 view .LVU1499
3196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         {
 4787              		.loc 1 3196 12 is_stmt 0 view .LVU1500
 4788 0020 00F0BC80 		beq	.L300
3201:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4789              		.loc 1 3201 11 is_stmt 1 view .LVU1501
 4790 0024 FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 4791              	.LVL303:
 4792              	.L301:
3215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 4793              		.loc 1 3215 9 view .LVU1502
3215:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 4794              		.loc 1 3215 23 is_stmt 0 view .LVU1503
 4795 0028 0023     		movs	r3, #0
 4796 002a 2377     		strb	r3, [r4, #28]
 4797              	.L299:
3220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4798              		.loc 1 3220 3 is_stmt 1 view .LVU1504
3220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4799              		.loc 1 3220 7 is_stmt 0 view .LVU1505
 4800 002c 2368     		ldr	r3, [r4]
 4801 002e 1A69     		ldr	r2, [r3, #16]
3220:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4802              		.loc 1 3220 6 view .LVU1506
 4803 0030 5207     		lsls	r2, r2, #29
 4804 0032 11D5     		bpl	.L302
3222:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4805              		.loc 1 3222 5 is_stmt 1 view .LVU1507
3222:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4806              		.loc 1 3222 9 is_stmt 0 view .LVU1508
 4807 0034 DA68     		ldr	r2, [r3, #12]
3222:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4808              		.loc 1 3222 8 view .LVU1509
 4809 0036 5007     		lsls	r0, r2, #29
 4810 0038 0ED5     		bpl	.L302
3224:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 4811              		.loc 1 3224 7 is_stmt 1 view .LVU1510
 4812 003a 6FF00402 		mvn	r2, #4
 4813 003e 1A61     		str	r2, [r3, #16]
3225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
 4814              		.loc 1 3225 7 view .LVU1511
3227:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4815              		.loc 1 3227 26 is_stmt 0 view .LVU1512
 4816 0040 9B69     		ldr	r3, [r3, #24]
3225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
 4817              		.loc 1 3225 21 view .LVU1513
 4818 0042 0222     		movs	r2, #2
3227:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4819              		.loc 1 3227 10 view .LVU1514
 4820 0044 13F4407F 		tst	r3, #768
3225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
 4821              		.loc 1 3225 21 view .LVU1515
 4822 0048 2277     		strb	r2, [r4, #28]
3227:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4823              		.loc 1 3227 7 is_stmt 1 view .LVU1516
3232:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4824              		.loc 1 3232 9 is_stmt 0 view .LVU1517
 4825 004a 2046     		mov	r0, r4
3227:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4826              		.loc 1 3227 10 view .LVU1518
 4827 004c 00F0AC80 		beq	.L303
 4828              	.LVL304:
3232:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4829              		.loc 1 3232 9 is_stmt 1 view .LVU1519
 4830 0050 FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 4831              	.LVL305:
 4832              	.L304:
3246:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4833              		.loc 1 3246 7 view .LVU1520
3246:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4834              		.loc 1 3246 21 is_stmt 0 view .LVU1521
 4835 0054 0023     		movs	r3, #0
 4836 0056 2377     		strb	r3, [r4, #28]
 4837              	.L302:
3250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4838              		.loc 1 3250 3 is_stmt 1 view .LVU1522
3250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4839              		.loc 1 3250 7 is_stmt 0 view .LVU1523
 4840 0058 2368     		ldr	r3, [r4]
 4841 005a 1A69     		ldr	r2, [r3, #16]
3250:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4842              		.loc 1 3250 6 view .LVU1524
 4843 005c 1107     		lsls	r1, r2, #28
 4844 005e 10D5     		bpl	.L305
3252:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4845              		.loc 1 3252 5 is_stmt 1 view .LVU1525
3252:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4846              		.loc 1 3252 9 is_stmt 0 view .LVU1526
 4847 0060 DA68     		ldr	r2, [r3, #12]
3252:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4848              		.loc 1 3252 8 view .LVU1527
 4849 0062 1207     		lsls	r2, r2, #28
 4850 0064 0DD5     		bpl	.L305
3254:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 4851              		.loc 1 3254 7 is_stmt 1 view .LVU1528
 4852 0066 6FF00802 		mvn	r2, #8
 4853 006a 1A61     		str	r2, [r3, #16]
3255:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
 4854              		.loc 1 3255 7 view .LVU1529
3257:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4855              		.loc 1 3257 26 is_stmt 0 view .LVU1530
 4856 006c DB69     		ldr	r3, [r3, #28]
3255:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
 4857              		.loc 1 3255 21 view .LVU1531
 4858 006e 0422     		movs	r2, #4
3257:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4859              		.loc 1 3257 10 view .LVU1532
 4860 0070 9B07     		lsls	r3, r3, #30
3255:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
 4861              		.loc 1 3255 21 view .LVU1533
 4862 0072 2277     		strb	r2, [r4, #28]
3257:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4863              		.loc 1 3257 7 is_stmt 1 view .LVU1534
3262:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4864              		.loc 1 3262 9 is_stmt 0 view .LVU1535
 4865 0074 2046     		mov	r0, r4
3257:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4866              		.loc 1 3257 10 view .LVU1536
 4867 0076 00F09D80 		beq	.L306
 4868              	.LVL306:
3262:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4869              		.loc 1 3262 9 is_stmt 1 view .LVU1537
 4870 007a FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 4871              	.LVL307:
 4872              	.L307:
3276:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4873              		.loc 1 3276 7 view .LVU1538
3276:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4874              		.loc 1 3276 21 is_stmt 0 view .LVU1539
 4875 007e 0023     		movs	r3, #0
 4876 0080 2377     		strb	r3, [r4, #28]
 4877              	.L305:
3280:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4878              		.loc 1 3280 3 is_stmt 1 view .LVU1540
3280:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4879              		.loc 1 3280 7 is_stmt 0 view .LVU1541
 4880 0082 2368     		ldr	r3, [r4]
 4881 0084 1A69     		ldr	r2, [r3, #16]
3280:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4882              		.loc 1 3280 6 view .LVU1542
 4883 0086 D106     		lsls	r1, r2, #27
 4884 0088 11D5     		bpl	.L308
3282:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4885              		.loc 1 3282 5 is_stmt 1 view .LVU1543
3282:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4886              		.loc 1 3282 9 is_stmt 0 view .LVU1544
 4887 008a DA68     		ldr	r2, [r3, #12]
3282:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4888              		.loc 1 3282 8 view .LVU1545
 4889 008c D206     		lsls	r2, r2, #27
 4890 008e 0ED5     		bpl	.L308
3284:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 4891              		.loc 1 3284 7 is_stmt 1 view .LVU1546
 4892 0090 6FF01002 		mvn	r2, #16
 4893 0094 1A61     		str	r2, [r3, #16]
3285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
 4894              		.loc 1 3285 7 view .LVU1547
3287:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4895              		.loc 1 3287 26 is_stmt 0 view .LVU1548
 4896 0096 DB69     		ldr	r3, [r3, #28]
3285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
 4897              		.loc 1 3285 21 view .LVU1549
 4898 0098 0822     		movs	r2, #8
3287:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4899              		.loc 1 3287 10 view .LVU1550
 4900 009a 13F4407F 		tst	r3, #768
3285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Input capture event */
 4901              		.loc 1 3285 21 view .LVU1551
 4902 009e 2277     		strb	r2, [r4, #28]
3287:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4903              		.loc 1 3287 7 is_stmt 1 view .LVU1552
3292:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4904              		.loc 1 3292 9 is_stmt 0 view .LVU1553
 4905 00a0 2046     		mov	r0, r4
3287:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 4906              		.loc 1 3287 10 view .LVU1554
 4907 00a2 00F08D80 		beq	.L309
 4908              	.LVL308:
3292:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4909              		.loc 1 3292 9 is_stmt 1 view .LVU1555
 4910 00a6 FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 4911              	.LVL309:
 4912              	.L310:
3306:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4913              		.loc 1 3306 7 view .LVU1556
3306:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 4914              		.loc 1 3306 21 is_stmt 0 view .LVU1557
 4915 00aa 0023     		movs	r3, #0
 4916 00ac 2377     		strb	r3, [r4, #28]
 4917              	.L308:
3310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4918              		.loc 1 3310 3 is_stmt 1 view .LVU1558
3310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4919              		.loc 1 3310 7 is_stmt 0 view .LVU1559
 4920 00ae 2368     		ldr	r3, [r4]
 4921 00b0 1A69     		ldr	r2, [r3, #16]
3310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4922              		.loc 1 3310 6 view .LVU1560
 4923 00b2 D007     		lsls	r0, r2, #31
 4924 00b4 08D5     		bpl	.L311
3312:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4925              		.loc 1 3312 5 is_stmt 1 view .LVU1561
3312:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4926              		.loc 1 3312 9 is_stmt 0 view .LVU1562
 4927 00b6 DA68     		ldr	r2, [r3, #12]
3312:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4928              		.loc 1 3312 8 view .LVU1563
 4929 00b8 D107     		lsls	r1, r2, #31
 4930 00ba 05D5     		bpl	.L311
3314:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 4931              		.loc 1 3314 7 is_stmt 1 view .LVU1564
 4932 00bc 6FF00102 		mvn	r2, #1
 4933 00c0 1A61     		str	r2, [r3, #16]
3318:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4934              		.loc 1 3318 7 view .LVU1565
 4935 00c2 2046     		mov	r0, r4
 4936 00c4 FFF7FEFF 		bl	HAL_TIM_PeriodElapsedCallback
 4937              	.LVL310:
 4938              	.L311:
3323:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4939              		.loc 1 3323 3 view .LVU1566
3323:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4940              		.loc 1 3323 7 is_stmt 0 view .LVU1567
 4941 00c8 2368     		ldr	r3, [r4]
 4942 00ca 1A69     		ldr	r2, [r3, #16]
3323:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4943              		.loc 1 3323 6 view .LVU1568
 4944 00cc 1206     		lsls	r2, r2, #24
 4945 00ce 08D5     		bpl	.L312
3325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4946              		.loc 1 3325 5 is_stmt 1 view .LVU1569
3325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4947              		.loc 1 3325 9 is_stmt 0 view .LVU1570
 4948 00d0 DA68     		ldr	r2, [r3, #12]
3325:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4949              		.loc 1 3325 8 view .LVU1571
 4950 00d2 1006     		lsls	r0, r2, #24
 4951 00d4 05D5     		bpl	.L312
3327:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 4952              		.loc 1 3327 7 is_stmt 1 view .LVU1572
 4953 00d6 6FF08002 		mvn	r2, #128
 4954 00da 1A61     		str	r2, [r3, #16]
3331:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4955              		.loc 1 3331 7 view .LVU1573
 4956 00dc 2046     		mov	r0, r4
 4957 00de FFF7FEFF 		bl	HAL_TIMEx_BreakCallback
 4958              	.LVL311:
 4959              	.L312:
3336:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4960              		.loc 1 3336 3 view .LVU1574
3336:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4961              		.loc 1 3336 7 is_stmt 0 view .LVU1575
 4962 00e2 2368     		ldr	r3, [r4]
 4963 00e4 1A69     		ldr	r2, [r3, #16]
3336:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4964              		.loc 1 3336 6 view .LVU1576
 4965 00e6 D105     		lsls	r1, r2, #23
 4966 00e8 08D5     		bpl	.L313
3338:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4967              		.loc 1 3338 5 is_stmt 1 view .LVU1577
3338:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4968              		.loc 1 3338 9 is_stmt 0 view .LVU1578
 4969 00ea DA68     		ldr	r2, [r3, #12]
3338:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4970              		.loc 1 3338 8 view .LVU1579
 4971 00ec 1206     		lsls	r2, r2, #24
 4972 00ee 05D5     		bpl	.L313
3340:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 4973              		.loc 1 3340 7 is_stmt 1 view .LVU1580
 4974 00f0 6FF48072 		mvn	r2, #256
 4975 00f4 1A61     		str	r2, [r3, #16]
3344:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4976              		.loc 1 3344 7 view .LVU1581
 4977 00f6 2046     		mov	r0, r4
 4978 00f8 FFF7FEFF 		bl	HAL_TIMEx_Break2Callback
 4979              	.LVL312:
 4980              	.L313:
3349:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4981              		.loc 1 3349 3 view .LVU1582
3349:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4982              		.loc 1 3349 7 is_stmt 0 view .LVU1583
 4983 00fc 2368     		ldr	r3, [r4]
 4984 00fe 1A69     		ldr	r2, [r3, #16]
3349:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 4985              		.loc 1 3349 6 view .LVU1584
 4986 0100 5006     		lsls	r0, r2, #25
 4987 0102 08D5     		bpl	.L314
3351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4988              		.loc 1 3351 5 is_stmt 1 view .LVU1585
3351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4989              		.loc 1 3351 9 is_stmt 0 view .LVU1586
 4990 0104 DA68     		ldr	r2, [r3, #12]
3351:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 4991              		.loc 1 3351 8 view .LVU1587
 4992 0106 5106     		lsls	r1, r2, #25
 4993 0108 05D5     		bpl	.L314
3353:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 4994              		.loc 1 3353 7 is_stmt 1 view .LVU1588
 4995 010a 6FF04002 		mvn	r2, #64
 4996 010e 1A61     		str	r2, [r3, #16]
3357:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4997              		.loc 1 3357 7 view .LVU1589
 4998 0110 2046     		mov	r0, r4
 4999 0112 FFF7FEFF 		bl	HAL_TIM_TriggerCallback
 5000              	.LVL313:
 5001              	.L314:
3362:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5002              		.loc 1 3362 3 view .LVU1590
3362:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5003              		.loc 1 3362 7 is_stmt 0 view .LVU1591
 5004 0116 2368     		ldr	r3, [r4]
 5005 0118 1A69     		ldr	r2, [r3, #16]
3362:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5006              		.loc 1 3362 6 view .LVU1592
 5007 011a 9206     		lsls	r2, r2, #26
 5008 011c 08D5     		bpl	.L315
3364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5009              		.loc 1 3364 5 is_stmt 1 view .LVU1593
3364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5010              		.loc 1 3364 9 is_stmt 0 view .LVU1594
 5011 011e DA68     		ldr	r2, [r3, #12]
3364:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5012              		.loc 1 3364 8 view .LVU1595
 5013 0120 9006     		lsls	r0, r2, #26
 5014 0122 05D5     		bpl	.L315
3366:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 5015              		.loc 1 3366 7 is_stmt 1 view .LVU1596
 5016 0124 6FF02002 		mvn	r2, #32
 5017 0128 1A61     		str	r2, [r3, #16]
3370:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5018              		.loc 1 3370 7 view .LVU1597
 5019 012a 2046     		mov	r0, r4
 5020 012c FFF7FEFF 		bl	HAL_TIMEx_CommutCallback
 5021              	.LVL314:
 5022              	.L315:
3375:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5023              		.loc 1 3375 3 view .LVU1598
3375:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5024              		.loc 1 3375 7 is_stmt 0 view .LVU1599
 5025 0130 2368     		ldr	r3, [r4]
 5026 0132 1A69     		ldr	r2, [r3, #16]
3375:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5027              		.loc 1 3375 6 view .LVU1600
 5028 0134 D102     		lsls	r1, r2, #11
 5029 0136 08D5     		bpl	.L316
3377:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5030              		.loc 1 3377 5 is_stmt 1 view .LVU1601
3377:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5031              		.loc 1 3377 9 is_stmt 0 view .LVU1602
 5032 0138 DA68     		ldr	r2, [r3, #12]
3377:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5033              		.loc 1 3377 8 view .LVU1603
 5034 013a D202     		lsls	r2, r2, #11
 5035 013c 05D5     		bpl	.L316
3379:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 5036              		.loc 1 3379 7 is_stmt 1 view .LVU1604
 5037 013e 6FF48012 		mvn	r2, #1048576
 5038 0142 1A61     		str	r2, [r3, #16]
3383:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5039              		.loc 1 3383 7 view .LVU1605
 5040 0144 2046     		mov	r0, r4
 5041 0146 FFF7FEFF 		bl	HAL_TIMEx_EncoderIndexCallback
 5042              	.LVL315:
 5043              	.L316:
3388:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5044              		.loc 1 3388 3 view .LVU1606
3388:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5045              		.loc 1 3388 7 is_stmt 0 view .LVU1607
 5046 014a 2368     		ldr	r3, [r4]
 5047 014c 1A69     		ldr	r2, [r3, #16]
3388:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5048              		.loc 1 3388 6 view .LVU1608
 5049 014e 9002     		lsls	r0, r2, #10
 5050 0150 08D5     		bpl	.L317
3390:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5051              		.loc 1 3390 5 is_stmt 1 view .LVU1609
3390:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5052              		.loc 1 3390 9 is_stmt 0 view .LVU1610
 5053 0152 DA68     		ldr	r2, [r3, #12]
3390:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5054              		.loc 1 3390 8 view .LVU1611
 5055 0154 9102     		lsls	r1, r2, #10
 5056 0156 05D5     		bpl	.L317
3392:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 5057              		.loc 1 3392 7 is_stmt 1 view .LVU1612
 5058 0158 6FF40012 		mvn	r2, #2097152
 5059 015c 1A61     		str	r2, [r3, #16]
3396:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5060              		.loc 1 3396 7 view .LVU1613
 5061 015e 2046     		mov	r0, r4
 5062 0160 FFF7FEFF 		bl	HAL_TIMEx_DirectionChangeCallback
 5063              	.LVL316:
 5064              	.L317:
3401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5065              		.loc 1 3401 3 view .LVU1614
3401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5066              		.loc 1 3401 7 is_stmt 0 view .LVU1615
 5067 0164 2368     		ldr	r3, [r4]
 5068 0166 1A69     		ldr	r2, [r3, #16]
3401:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5069              		.loc 1 3401 6 view .LVU1616
 5070 0168 5202     		lsls	r2, r2, #9
 5071 016a 08D5     		bpl	.L318
3403:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5072              		.loc 1 3403 5 is_stmt 1 view .LVU1617
3403:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5073              		.loc 1 3403 9 is_stmt 0 view .LVU1618
 5074 016c DA68     		ldr	r2, [r3, #12]
3403:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5075              		.loc 1 3403 8 view .LVU1619
 5076 016e 5002     		lsls	r0, r2, #9
 5077 0170 05D5     		bpl	.L318
3405:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 5078              		.loc 1 3405 7 is_stmt 1 view .LVU1620
 5079 0172 6FF48002 		mvn	r2, #4194304
 5080 0176 1A61     		str	r2, [r3, #16]
3409:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5081              		.loc 1 3409 7 view .LVU1621
 5082 0178 2046     		mov	r0, r4
 5083 017a FFF7FEFF 		bl	HAL_TIMEx_IndexErrorCallback
 5084              	.LVL317:
 5085              	.L318:
3414:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5086              		.loc 1 3414 3 view .LVU1622
3414:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5087              		.loc 1 3414 7 is_stmt 0 view .LVU1623
 5088 017e 2368     		ldr	r3, [r4]
 5089 0180 1A69     		ldr	r2, [r3, #16]
3414:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5090              		.loc 1 3414 6 view .LVU1624
 5091 0182 1102     		lsls	r1, r2, #8
 5092 0184 22D5     		bpl	.L298
3416:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5093              		.loc 1 3416 5 is_stmt 1 view .LVU1625
3416:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5094              		.loc 1 3416 9 is_stmt 0 view .LVU1626
 5095 0186 DA68     		ldr	r2, [r3, #12]
3416:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 5096              		.loc 1 3416 8 view .LVU1627
 5097 0188 1202     		lsls	r2, r2, #8
 5098 018a 1FD5     		bpl	.L298
3418:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 5099              		.loc 1 3418 7 is_stmt 1 view .LVU1628
 5100 018c 6FF40002 		mvn	r2, #8388608
3422:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5101              		.loc 1 3422 7 is_stmt 0 view .LVU1629
 5102 0190 2046     		mov	r0, r4
3418:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 5103              		.loc 1 3418 7 view .LVU1630
 5104 0192 1A61     		str	r2, [r3, #16]
3422:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5105              		.loc 1 3422 7 is_stmt 1 view .LVU1631
3426:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5106              		.loc 1 3426 1 is_stmt 0 view .LVU1632
 5107 0194 BDE81040 		pop	{r4, lr}
 5108              		.cfi_remember_state
 5109              		.cfi_restore 14
 5110              		.cfi_restore 4
 5111              		.cfi_def_cfa_offset 0
 5112              	.LVL318:
3422:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5113              		.loc 1 3422 7 view .LVU1633
 5114 0198 FFF7FEBF 		b	HAL_TIMEx_TransitionErrorCallback
 5115              	.LVL319:
 5116              	.L300:
 5117              		.cfi_restore_state
3211:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****           HAL_TIM_PWM_PulseFinishedCallback(htim);
 5118              		.loc 1 3211 11 is_stmt 1 view .LVU1634
 5119 019c FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
 5120              	.LVL320:
3212:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5121              		.loc 1 3212 11 view .LVU1635
 5122 01a0 2046     		mov	r0, r4
 5123 01a2 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 5124              	.LVL321:
 5125 01a6 3FE7     		b	.L301
 5126              	.LVL322:
 5127              	.L303:
3242:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
 5128              		.loc 1 3242 9 view .LVU1636
 5129 01a8 FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
 5130              	.LVL323:
3243:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5131              		.loc 1 3243 9 view .LVU1637
 5132 01ac 2046     		mov	r0, r4
 5133 01ae FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 5134              	.LVL324:
 5135 01b2 4FE7     		b	.L304
 5136              	.LVL325:
 5137              	.L306:
3272:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
 5138              		.loc 1 3272 9 view .LVU1638
 5139 01b4 FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
 5140              	.LVL326:
3273:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5141              		.loc 1 3273 9 view .LVU1639
 5142 01b8 2046     		mov	r0, r4
 5143 01ba FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 5144              	.LVL327:
 5145 01be 5EE7     		b	.L307
 5146              	.LVL328:
 5147              	.L309:
3302:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
 5148              		.loc 1 3302 9 view .LVU1640
 5149 01c0 FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
 5150              	.LVL329:
3303:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5151              		.loc 1 3303 9 view .LVU1641
 5152 01c4 2046     		mov	r0, r4
 5153 01c6 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 5154              	.LVL330:
 5155 01ca 6EE7     		b	.L310
 5156              	.L298:
3426:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5157              		.loc 1 3426 1 is_stmt 0 view .LVU1642
 5158 01cc 10BD     		pop	{r4, pc}
3426:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5159              		.loc 1 3426 1 view .LVU1643
 5160              		.cfi_endproc
 5161              	.LFE383:
 5163              		.section	.text.TIM_DMATriggerCplt,"ax",%progbits
 5164              		.align	1
 5165              		.syntax unified
 5166              		.thumb
 5167              		.thumb_func
 5168              		.fpu fpv4-sp-d16
 5170              	TIM_DMATriggerCplt:
 5171              	.LVL331:
 5172              	.LFB424:
6196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 5173              		.loc 1 6196 1 is_stmt 1 view -0
 5174              		.cfi_startproc
 5175              		@ args = 0, pretend = 0, frame = 0
 5176              		@ frame_needed = 0, uses_anonymous_args = 0
6197:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5177              		.loc 1 6197 3 view .LVU1645
6196:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 5178              		.loc 1 6196 1 is_stmt 0 view .LVU1646
 5179 0000 08B5     		push	{r3, lr}
 5180              		.cfi_def_cfa_offset 8
 5181              		.cfi_offset 3, -8
 5182              		.cfi_offset 14, -4
6197:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5183              		.loc 1 6197 22 view .LVU1647
 5184 0002 806A     		ldr	r0, [r0, #40]
 5185              	.LVL332:
6199:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5186              		.loc 1 6199 3 is_stmt 1 view .LVU1648
6199:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5187              		.loc 1 6199 15 is_stmt 0 view .LVU1649
 5188 0004 0123     		movs	r3, #1
 5189 0006 80F83D30 		strb	r3, [r0, #61]
6204:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5190              		.loc 1 6204 3 is_stmt 1 view .LVU1650
 5191 000a FFF7FEFF 		bl	HAL_TIM_TriggerCallback
 5192              	.LVL333:
6206:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5193              		.loc 1 6206 1 is_stmt 0 view .LVU1651
 5194 000e 08BD     		pop	{r3, pc}
 5195              		.cfi_endproc
 5196              	.LFE424:
 5198              		.section	.text.HAL_TIM_TriggerHalfCpltCallback,"ax",%progbits
 5199              		.align	1
 5200              		.weak	HAL_TIM_TriggerHalfCpltCallback
 5201              		.syntax unified
 5202              		.thumb
 5203              		.thumb_func
 5204              		.fpu fpv4-sp-d16
 5206              	HAL_TIM_TriggerHalfCpltCallback:
 5207              	.LFB482:
 5208              		.cfi_startproc
 5209              		@ args = 0, pretend = 0, frame = 0
 5210              		@ frame_needed = 0, uses_anonymous_args = 0
 5211              		@ link register save eliminated.
 5212 0000 7047     		bx	lr
 5213              		.cfi_endproc
 5214              	.LFE482:
 5216              		.section	.text.TIM_DMATriggerHalfCplt,"ax",%progbits
 5217              		.align	1
 5218              		.syntax unified
 5219              		.thumb
 5220              		.thumb_func
 5221              		.fpu fpv4-sp-d16
 5223              	TIM_DMATriggerHalfCplt:
 5224              	.LVL334:
 5225              	.LFB425:
6214:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 5226              		.loc 1 6214 1 is_stmt 1 view -0
 5227              		.cfi_startproc
 5228              		@ args = 0, pretend = 0, frame = 0
 5229              		@ frame_needed = 0, uses_anonymous_args = 0
6215:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5230              		.loc 1 6215 3 view .LVU1653
6214:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 5231              		.loc 1 6214 1 is_stmt 0 view .LVU1654
 5232 0000 08B5     		push	{r3, lr}
 5233              		.cfi_def_cfa_offset 8
 5234              		.cfi_offset 3, -8
 5235              		.cfi_offset 14, -4
6215:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5236              		.loc 1 6215 22 view .LVU1655
 5237 0002 806A     		ldr	r0, [r0, #40]
 5238              	.LVL335:
6217:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5239              		.loc 1 6217 3 is_stmt 1 view .LVU1656
6217:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5240              		.loc 1 6217 15 is_stmt 0 view .LVU1657
 5241 0004 0123     		movs	r3, #1
 5242 0006 80F83D30 		strb	r3, [r0, #61]
6222:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5243              		.loc 1 6222 3 is_stmt 1 view .LVU1658
 5244 000a FFF7FEFF 		bl	HAL_TIM_TriggerHalfCpltCallback
 5245              	.LVL336:
6224:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5246              		.loc 1 6224 1 is_stmt 0 view .LVU1659
 5247 000e 08BD     		pop	{r3, pc}
 5248              		.cfi_endproc
 5249              	.LFE425:
 5251              		.section	.text.HAL_TIM_ErrorCallback,"ax",%progbits
 5252              		.align	1
 5253              		.weak	HAL_TIM_ErrorCallback
 5254              		.syntax unified
 5255              		.thumb
 5256              		.thumb_func
 5257              		.fpu fpv4-sp-d16
 5259              	HAL_TIM_ErrorCallback:
 5260              	.LFB484:
 5261              		.cfi_startproc
 5262              		@ args = 0, pretend = 0, frame = 0
 5263              		@ frame_needed = 0, uses_anonymous_args = 0
 5264              		@ link register save eliminated.
 5265 0000 7047     		bx	lr
 5266              		.cfi_endproc
 5267              	.LFE484:
 5269              		.section	.text.TIM_DMAError,"ax",%progbits
 5270              		.align	1
 5271              		.global	TIM_DMAError
 5272              		.syntax unified
 5273              		.thumb
 5274              		.thumb_func
 5275              		.fpu fpv4-sp-d16
 5277              	TIM_DMAError:
 5278              	.LVL337:
 5279              	.LFB417:
5978:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 5280              		.loc 1 5978 1 is_stmt 1 view -0
 5281              		.cfi_startproc
 5282              		@ args = 0, pretend = 0, frame = 0
 5283              		@ frame_needed = 0, uses_anonymous_args = 0
5979:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5284              		.loc 1 5979 3 view .LVU1661
5978:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 5285              		.loc 1 5978 1 is_stmt 0 view .LVU1662
 5286 0000 08B5     		push	{r3, lr}
 5287              		.cfi_def_cfa_offset 8
 5288              		.cfi_offset 3, -8
 5289              		.cfi_offset 14, -4
5979:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5290              		.loc 1 5979 22 view .LVU1663
 5291 0002 806A     		ldr	r0, [r0, #40]
 5292              	.LVL338:
5981:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5293              		.loc 1 5981 3 is_stmt 1 view .LVU1664
5981:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5294              		.loc 1 5981 15 is_stmt 0 view .LVU1665
 5295 0004 0123     		movs	r3, #1
 5296 0006 80F83D30 		strb	r3, [r0, #61]
5986:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5297              		.loc 1 5986 3 is_stmt 1 view .LVU1666
 5298 000a FFF7FEFF 		bl	HAL_TIM_ErrorCallback
 5299              	.LVL339:
5988:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5300              		.loc 1 5988 1 is_stmt 0 view .LVU1667
 5301 000e 08BD     		pop	{r3, pc}
 5302              		.cfi_endproc
 5303              	.LFE417:
 5305              		.section	.text.HAL_TIM_Base_GetState,"ax",%progbits
 5306              		.align	1
 5307              		.global	HAL_TIM_Base_GetState
 5308              		.syntax unified
 5309              		.thumb
 5310              		.thumb_func
 5311              		.fpu fpv4-sp-d16
 5313              	HAL_TIM_Base_GetState:
 5314              	.LVL340:
 5315              	.LFB411:
5906:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   return htim->State;
 5316              		.loc 1 5906 1 is_stmt 1 view -0
 5317              		.cfi_startproc
 5318              		@ args = 0, pretend = 0, frame = 0
 5319              		@ frame_needed = 0, uses_anonymous_args = 0
 5320              		@ link register save eliminated.
5907:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5321              		.loc 1 5907 3 view .LVU1669
5907:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5322              		.loc 1 5907 14 is_stmt 0 view .LVU1670
 5323 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 5324              	.LVL341:
5908:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5325              		.loc 1 5908 1 view .LVU1671
 5326 0004 7047     		bx	lr
 5327              		.cfi_endproc
 5328              	.LFE411:
 5330              		.section	.text.HAL_TIM_OC_GetState,"ax",%progbits
 5331              		.align	1
 5332              		.global	HAL_TIM_OC_GetState
 5333              		.syntax unified
 5334              		.thumb
 5335              		.thumb_func
 5336              		.fpu fpv4-sp-d16
 5338              	HAL_TIM_OC_GetState:
 5339              	.LFB498:
 5340              		.cfi_startproc
 5341              		@ args = 0, pretend = 0, frame = 0
 5342              		@ frame_needed = 0, uses_anonymous_args = 0
 5343              		@ link register save eliminated.
 5344 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 5345 0004 7047     		bx	lr
 5346              		.cfi_endproc
 5347              	.LFE498:
 5349              		.section	.text.HAL_TIM_PWM_GetState,"ax",%progbits
 5350              		.align	1
 5351              		.global	HAL_TIM_PWM_GetState
 5352              		.syntax unified
 5353              		.thumb
 5354              		.thumb_func
 5355              		.fpu fpv4-sp-d16
 5357              	HAL_TIM_PWM_GetState:
 5358              	.LFB500:
 5359              		.cfi_startproc
 5360              		@ args = 0, pretend = 0, frame = 0
 5361              		@ frame_needed = 0, uses_anonymous_args = 0
 5362              		@ link register save eliminated.
 5363 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 5364 0004 7047     		bx	lr
 5365              		.cfi_endproc
 5366              	.LFE500:
 5368              		.section	.text.HAL_TIM_IC_GetState,"ax",%progbits
 5369              		.align	1
 5370              		.global	HAL_TIM_IC_GetState
 5371              		.syntax unified
 5372              		.thumb
 5373              		.thumb_func
 5374              		.fpu fpv4-sp-d16
 5376              	HAL_TIM_IC_GetState:
 5377              	.LFB502:
 5378              		.cfi_startproc
 5379              		@ args = 0, pretend = 0, frame = 0
 5380              		@ frame_needed = 0, uses_anonymous_args = 0
 5381              		@ link register save eliminated.
 5382 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 5383 0004 7047     		bx	lr
 5384              		.cfi_endproc
 5385              	.LFE502:
 5387              		.section	.text.HAL_TIM_OnePulse_GetState,"ax",%progbits
 5388              		.align	1
 5389              		.global	HAL_TIM_OnePulse_GetState
 5390              		.syntax unified
 5391              		.thumb
 5392              		.thumb_func
 5393              		.fpu fpv4-sp-d16
 5395              	HAL_TIM_OnePulse_GetState:
 5396              	.LFB504:
 5397              		.cfi_startproc
 5398              		@ args = 0, pretend = 0, frame = 0
 5399              		@ frame_needed = 0, uses_anonymous_args = 0
 5400              		@ link register save eliminated.
 5401 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 5402 0004 7047     		bx	lr
 5403              		.cfi_endproc
 5404              	.LFE504:
 5406              		.section	.text.HAL_TIM_Encoder_GetState,"ax",%progbits
 5407              		.align	1
 5408              		.global	HAL_TIM_Encoder_GetState
 5409              		.syntax unified
 5410              		.thumb
 5411              		.thumb_func
 5412              		.fpu fpv4-sp-d16
 5414              	HAL_TIM_Encoder_GetState:
 5415              	.LFB506:
 5416              		.cfi_startproc
 5417              		@ args = 0, pretend = 0, frame = 0
 5418              		@ frame_needed = 0, uses_anonymous_args = 0
 5419              		@ link register save eliminated.
 5420 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 5421 0004 7047     		bx	lr
 5422              		.cfi_endproc
 5423              	.LFE506:
 5425              		.section	.text.TIM_Base_SetConfig,"ax",%progbits
 5426              		.align	1
 5427              		.global	TIM_Base_SetConfig
 5428              		.syntax unified
 5429              		.thumb
 5430              		.thumb_func
 5431              		.fpu fpv4-sp-d16
 5433              	TIM_Base_SetConfig:
 5434              	.LVL342:
 5435              	.LFB426:
6233:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr1;
 5436              		.loc 1 6233 1 is_stmt 1 view -0
 5437              		.cfi_startproc
 5438              		@ args = 0, pretend = 0, frame = 0
 5439              		@ frame_needed = 0, uses_anonymous_args = 0
 5440              		@ link register save eliminated.
6234:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpcr1 = TIMx->CR1;
 5441              		.loc 1 6234 3 view .LVU1673
6235:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5442              		.loc 1 6235 3 view .LVU1674
6238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5443              		.loc 1 6238 6 is_stmt 0 view .LVU1675
 5444 0000 2C4A     		ldr	r2, .L422
6235:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5445              		.loc 1 6235 10 view .LVU1676
 5446 0002 0368     		ldr	r3, [r0]
 5447              	.LVL343:
6238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5448              		.loc 1 6238 3 is_stmt 1 view .LVU1677
6238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5449              		.loc 1 6238 6 is_stmt 0 view .LVU1678
 5450 0004 9042     		cmp	r0, r2
 5451 0006 0ED0     		beq	.L410
6238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5452              		.loc 1 6238 7 discriminator 1 view .LVU1679
 5453 0008 B0F1804F 		cmp	r0, #1073741824
 5454 000c 0BD0     		beq	.L410
6238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5455              		.loc 1 6238 7 discriminator 2 view .LVU1680
 5456 000e A2F59432 		sub	r2, r2, #75776
 5457 0012 9042     		cmp	r0, r2
 5458 0014 07D0     		beq	.L410
6238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5459              		.loc 1 6238 7 discriminator 3 view .LVU1681
 5460 0016 02F58062 		add	r2, r2, #1024
 5461 001a 9042     		cmp	r0, r2
 5462 001c 03D0     		beq	.L410
6238:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5463              		.loc 1 6238 7 discriminator 4 view .LVU1682
 5464 001e 02F59632 		add	r2, r2, #76800
 5465 0022 9042     		cmp	r0, r2
 5466 0024 15D1     		bne	.L411
 5467              	.L410:
6241:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr1 |= Structure->CounterMode;
 5468              		.loc 1 6241 5 is_stmt 1 view .LVU1683
6242:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5469              		.loc 1 6242 12 is_stmt 0 view .LVU1684
 5470 0026 4A68     		ldr	r2, [r1, #4]
6241:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr1 |= Structure->CounterMode;
 5471              		.loc 1 6241 12 view .LVU1685
 5472 0028 23F07003 		bic	r3, r3, #112
 5473              	.LVL344:
6242:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5474              		.loc 1 6242 5 is_stmt 1 view .LVU1686
6242:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5475              		.loc 1 6242 12 is_stmt 0 view .LVU1687
 5476 002c 1343     		orrs	r3, r3, r2
 5477              	.LVL345:
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5478              		.loc 1 6245 3 is_stmt 1 view .LVU1688
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5479              		.loc 1 6245 6 is_stmt 0 view .LVU1689
 5480 002e 214A     		ldr	r2, .L422
 5481 0030 9042     		cmp	r0, r2
 5482 0032 19D0     		beq	.L412
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5483              		.loc 1 6245 7 discriminator 1 view .LVU1690
 5484 0034 B0F1804F 		cmp	r0, #1073741824
 5485 0038 16D0     		beq	.L412
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5486              		.loc 1 6245 7 discriminator 2 view .LVU1691
 5487 003a A2F59432 		sub	r2, r2, #75776
 5488 003e 9042     		cmp	r0, r2
 5489 0040 12D0     		beq	.L412
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5490              		.loc 1 6245 7 discriminator 3 view .LVU1692
 5491 0042 02F58062 		add	r2, r2, #1024
 5492 0046 9042     		cmp	r0, r2
 5493 0048 0ED0     		beq	.L412
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5494              		.loc 1 6245 7 discriminator 4 view .LVU1693
 5495 004a 02F59632 		add	r2, r2, #76800
 5496 004e 9042     		cmp	r0, r2
 5497 0050 0AD0     		beq	.L412
 5498              	.L411:
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5499              		.loc 1 6245 7 discriminator 5 view .LVU1694
 5500 0052 194A     		ldr	r2, .L422+4
 5501 0054 9042     		cmp	r0, r2
 5502 0056 07D0     		beq	.L412
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5503              		.loc 1 6245 7 discriminator 6 view .LVU1695
 5504 0058 02F58062 		add	r2, r2, #1024
 5505 005c 9042     		cmp	r0, r2
 5506 005e 03D0     		beq	.L412
6245:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5507              		.loc 1 6245 7 discriminator 7 view .LVU1696
 5508 0060 02F58062 		add	r2, r2, #1024
 5509 0064 9042     		cmp	r0, r2
 5510 0066 03D1     		bne	.L413
 5511              	.L412:
6248:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr1 |= (uint32_t)Structure->ClockDivision;
 5512              		.loc 1 6248 5 is_stmt 1 view .LVU1697
6249:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5513              		.loc 1 6249 12 is_stmt 0 view .LVU1698
 5514 0068 CA68     		ldr	r2, [r1, #12]
6248:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr1 |= (uint32_t)Structure->ClockDivision;
 5515              		.loc 1 6248 12 view .LVU1699
 5516 006a 23F44073 		bic	r3, r3, #768
 5517              	.LVL346:
6249:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5518              		.loc 1 6249 5 is_stmt 1 view .LVU1700
6249:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5519              		.loc 1 6249 12 is_stmt 0 view .LVU1701
 5520 006e 1343     		orrs	r3, r3, r2
 5521              	.LVL347:
 5522              	.L413:
6253:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5523              		.loc 1 6253 3 is_stmt 1 view .LVU1702
 5524 0070 4A69     		ldr	r2, [r1, #20]
 5525 0072 23F08003 		bic	r3, r3, #128
 5526              	.LVL348:
6253:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5527              		.loc 1 6253 3 is_stmt 0 view .LVU1703
 5528 0076 1343     		orrs	r3, r3, r2
 5529              	.LVL349:
6255:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5530              		.loc 1 6255 3 is_stmt 1 view .LVU1704
6255:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5531              		.loc 1 6255 13 is_stmt 0 view .LVU1705
 5532 0078 0360     		str	r3, [r0]
6258:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5533              		.loc 1 6258 3 is_stmt 1 view .LVU1706
6258:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5534              		.loc 1 6258 34 is_stmt 0 view .LVU1707
 5535 007a 8B68     		ldr	r3, [r1, #8]
 5536              	.LVL350:
6258:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5537              		.loc 1 6258 13 view .LVU1708
 5538 007c C362     		str	r3, [r0, #44]
 5539              	.LVL351:
6261:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5540              		.loc 1 6261 3 is_stmt 1 view .LVU1709
6261:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5541              		.loc 1 6261 24 is_stmt 0 view .LVU1710
 5542 007e 0B68     		ldr	r3, [r1]
6261:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5543              		.loc 1 6261 13 view .LVU1711
 5544 0080 8362     		str	r3, [r0, #40]
6263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5545              		.loc 1 6263 3 is_stmt 1 view .LVU1712
6263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5546              		.loc 1 6263 6 is_stmt 0 view .LVU1713
 5547 0082 0C4B     		ldr	r3, .L422
 5548 0084 9842     		cmp	r0, r3
 5549 0086 0FD0     		beq	.L414
6263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5550              		.loc 1 6263 7 discriminator 1 view .LVU1714
 5551 0088 03F50063 		add	r3, r3, #2048
 5552 008c 9842     		cmp	r0, r3
 5553 008e 0BD0     		beq	.L414
6263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5554              		.loc 1 6263 7 discriminator 2 view .LVU1715
 5555 0090 03F54063 		add	r3, r3, #3072
 5556 0094 9842     		cmp	r0, r3
 5557 0096 07D0     		beq	.L414
6263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5558              		.loc 1 6263 7 discriminator 3 view .LVU1716
 5559 0098 03F58063 		add	r3, r3, #1024
 5560 009c 9842     		cmp	r0, r3
 5561 009e 03D0     		beq	.L414
6263:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5562              		.loc 1 6263 7 discriminator 4 view .LVU1717
 5563 00a0 03F58063 		add	r3, r3, #1024
 5564 00a4 9842     		cmp	r0, r3
 5565 00a6 01D1     		bne	.L415
 5566              	.L414:
6266:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5567              		.loc 1 6266 5 is_stmt 1 view .LVU1718
6266:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5568              		.loc 1 6266 26 is_stmt 0 view .LVU1719
 5569 00a8 0B69     		ldr	r3, [r1, #16]
6266:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5570              		.loc 1 6266 15 view .LVU1720
 5571 00aa 0363     		str	r3, [r0, #48]
 5572              	.L415:
6271:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5573              		.loc 1 6271 3 is_stmt 1 view .LVU1721
6271:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5574              		.loc 1 6271 13 is_stmt 0 view .LVU1722
 5575 00ac 0123     		movs	r3, #1
 5576 00ae 4361     		str	r3, [r0, #20]
6272:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5577              		.loc 1 6272 1 view .LVU1723
 5578 00b0 7047     		bx	lr
 5579              	.L423:
 5580 00b2 00BF     		.align	2
 5581              	.L422:
 5582 00b4 002C0140 		.word	1073818624
 5583 00b8 00400140 		.word	1073823744
 5584              		.cfi_endproc
 5585              	.LFE426:
 5587              		.section	.text.HAL_TIM_Base_Init,"ax",%progbits
 5588              		.align	1
 5589              		.global	HAL_TIM_Base_Init
 5590              		.syntax unified
 5591              		.thumb
 5592              		.thumb_func
 5593              		.fpu fpv4-sp-d16
 5595              	HAL_TIM_Base_Init:
 5596              	.LVL352:
 5597              	.LFB325:
 275:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5598              		.loc 1 275 1 is_stmt 1 view -0
 5599              		.cfi_startproc
 5600              		@ args = 0, pretend = 0, frame = 0
 5601              		@ frame_needed = 0, uses_anonymous_args = 0
 277:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5602              		.loc 1 277 3 view .LVU1725
 275:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5603              		.loc 1 275 1 is_stmt 0 view .LVU1726
 5604 0000 10B5     		push	{r4, lr}
 5605              		.cfi_def_cfa_offset 8
 5606              		.cfi_offset 4, -8
 5607              		.cfi_offset 14, -4
 277:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5608              		.loc 1 277 6 view .LVU1727
 5609 0002 0446     		mov	r4, r0
 5610 0004 A0B1     		cbz	r0, .L427
 283:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 5611              		.loc 1 283 3 is_stmt 1 view .LVU1728
 284:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 5612              		.loc 1 284 3 view .LVU1729
 285:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 5613              		.loc 1 285 3 view .LVU1730
 286:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5614              		.loc 1 286 3 view .LVU1731
 288:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5615              		.loc 1 288 3 view .LVU1732
 288:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5616              		.loc 1 288 11 is_stmt 0 view .LVU1733
 5617 0006 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 288:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5618              		.loc 1 288 6 view .LVU1734
 5619 000a 03F0FF02 		and	r2, r3, #255
 5620 000e 1BB9     		cbnz	r3, .L426
 291:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5621              		.loc 1 291 5 is_stmt 1 view .LVU1735
 291:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5622              		.loc 1 291 16 is_stmt 0 view .LVU1736
 5623 0010 80F83C20 		strb	r2, [r0, #60]
 305:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5624              		.loc 1 305 5 is_stmt 1 view .LVU1737
 5625 0014 FFF7FEFF 		bl	HAL_TIM_Base_MspInit
 5626              	.LVL353:
 5627              	.L426:
 310:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5628              		.loc 1 310 3 view .LVU1738
 310:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5629              		.loc 1 310 15 is_stmt 0 view .LVU1739
 5630 0018 0223     		movs	r3, #2
 5631 001a 84F83D30 		strb	r3, [r4, #61]
 313:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5632              		.loc 1 313 3 is_stmt 1 view .LVU1740
 5633 001e 2068     		ldr	r0, [r4]
 5634 0020 211D     		adds	r1, r4, #4
 5635 0022 FFF7FEFF 		bl	TIM_Base_SetConfig
 5636              	.LVL354:
 316:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5637              		.loc 1 316 3 view .LVU1741
 316:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5638              		.loc 1 316 15 is_stmt 0 view .LVU1742
 5639 0026 0123     		movs	r3, #1
 5640 0028 84F83D30 		strb	r3, [r4, #61]
 318:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5641              		.loc 1 318 3 is_stmt 1 view .LVU1743
 318:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5642              		.loc 1 318 10 is_stmt 0 view .LVU1744
 5643 002c 0020     		movs	r0, #0
 5644              	.L425:
 319:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5645              		.loc 1 319 1 view .LVU1745
 5646 002e 10BD     		pop	{r4, pc}
 5647              	.LVL355:
 5648              	.L427:
 279:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5649              		.loc 1 279 12 view .LVU1746
 5650 0030 0120     		movs	r0, #1
 5651              	.LVL356:
 279:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5652              		.loc 1 279 12 view .LVU1747
 5653 0032 FCE7     		b	.L425
 5654              		.cfi_endproc
 5655              	.LFE325:
 5657              		.section	.text.HAL_TIM_OC_Init,"ax",%progbits
 5658              		.align	1
 5659              		.global	HAL_TIM_OC_Init
 5660              		.syntax unified
 5661              		.thumb
 5662              		.thumb_func
 5663              		.fpu fpv4-sp-d16
 5665              	HAL_TIM_OC_Init:
 5666              	.LVL357:
 5667              	.LFB335:
 607:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5668              		.loc 1 607 1 is_stmt 1 view -0
 5669              		.cfi_startproc
 5670              		@ args = 0, pretend = 0, frame = 0
 5671              		@ frame_needed = 0, uses_anonymous_args = 0
 609:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5672              		.loc 1 609 3 view .LVU1749
 607:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5673              		.loc 1 607 1 is_stmt 0 view .LVU1750
 5674 0000 10B5     		push	{r4, lr}
 5675              		.cfi_def_cfa_offset 8
 5676              		.cfi_offset 4, -8
 5677              		.cfi_offset 14, -4
 609:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5678              		.loc 1 609 6 view .LVU1751
 5679 0002 0446     		mov	r4, r0
 5680 0004 A0B1     		cbz	r0, .L431
 615:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 5681              		.loc 1 615 3 is_stmt 1 view .LVU1752
 616:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 5682              		.loc 1 616 3 view .LVU1753
 617:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 5683              		.loc 1 617 3 view .LVU1754
 618:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5684              		.loc 1 618 3 view .LVU1755
 620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5685              		.loc 1 620 3 view .LVU1756
 620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5686              		.loc 1 620 11 is_stmt 0 view .LVU1757
 5687 0006 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5688              		.loc 1 620 6 view .LVU1758
 5689 000a 03F0FF02 		and	r2, r3, #255
 5690 000e 1BB9     		cbnz	r3, .L430
 623:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5691              		.loc 1 623 5 is_stmt 1 view .LVU1759
 623:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5692              		.loc 1 623 16 is_stmt 0 view .LVU1760
 5693 0010 80F83C20 		strb	r2, [r0, #60]
 637:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5694              		.loc 1 637 5 is_stmt 1 view .LVU1761
 5695 0014 FFF7FEFF 		bl	HAL_TIM_OC_MspInit
 5696              	.LVL358:
 5697              	.L430:
 642:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5698              		.loc 1 642 3 view .LVU1762
 642:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5699              		.loc 1 642 15 is_stmt 0 view .LVU1763
 5700 0018 0223     		movs	r3, #2
 5701 001a 84F83D30 		strb	r3, [r4, #61]
 645:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5702              		.loc 1 645 3 is_stmt 1 view .LVU1764
 5703 001e 2068     		ldr	r0, [r4]
 5704 0020 211D     		adds	r1, r4, #4
 5705 0022 FFF7FEFF 		bl	TIM_Base_SetConfig
 5706              	.LVL359:
 648:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5707              		.loc 1 648 3 view .LVU1765
 648:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5708              		.loc 1 648 15 is_stmt 0 view .LVU1766
 5709 0026 0123     		movs	r3, #1
 5710 0028 84F83D30 		strb	r3, [r4, #61]
 650:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5711              		.loc 1 650 3 is_stmt 1 view .LVU1767
 650:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5712              		.loc 1 650 10 is_stmt 0 view .LVU1768
 5713 002c 0020     		movs	r0, #0
 5714              	.L429:
 651:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5715              		.loc 1 651 1 view .LVU1769
 5716 002e 10BD     		pop	{r4, pc}
 5717              	.LVL360:
 5718              	.L431:
 611:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5719              		.loc 1 611 12 view .LVU1770
 5720 0030 0120     		movs	r0, #1
 5721              	.LVL361:
 611:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5722              		.loc 1 611 12 view .LVU1771
 5723 0032 FCE7     		b	.L429
 5724              		.cfi_endproc
 5725              	.LFE335:
 5727              		.section	.text.HAL_TIM_PWM_Init,"ax",%progbits
 5728              		.align	1
 5729              		.global	HAL_TIM_PWM_Init
 5730              		.syntax unified
 5731              		.thumb
 5732              		.thumb_func
 5733              		.fpu fpv4-sp-d16
 5735              	HAL_TIM_PWM_Init:
 5736              	.LVL362:
 5737              	.LFB345:
1184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5738              		.loc 1 1184 1 is_stmt 1 view -0
 5739              		.cfi_startproc
 5740              		@ args = 0, pretend = 0, frame = 0
 5741              		@ frame_needed = 0, uses_anonymous_args = 0
1186:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5742              		.loc 1 1186 3 view .LVU1773
1184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5743              		.loc 1 1184 1 is_stmt 0 view .LVU1774
 5744 0000 10B5     		push	{r4, lr}
 5745              		.cfi_def_cfa_offset 8
 5746              		.cfi_offset 4, -8
 5747              		.cfi_offset 14, -4
1186:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5748              		.loc 1 1186 6 view .LVU1775
 5749 0002 0446     		mov	r4, r0
 5750 0004 A0B1     		cbz	r0, .L435
1192:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 5751              		.loc 1 1192 3 is_stmt 1 view .LVU1776
1193:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 5752              		.loc 1 1193 3 view .LVU1777
1194:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 5753              		.loc 1 1194 3 view .LVU1778
1195:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5754              		.loc 1 1195 3 view .LVU1779
1197:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5755              		.loc 1 1197 3 view .LVU1780
1197:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5756              		.loc 1 1197 11 is_stmt 0 view .LVU1781
 5757 0006 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
1197:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5758              		.loc 1 1197 6 view .LVU1782
 5759 000a 03F0FF02 		and	r2, r3, #255
 5760 000e 1BB9     		cbnz	r3, .L434
1200:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5761              		.loc 1 1200 5 is_stmt 1 view .LVU1783
1200:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5762              		.loc 1 1200 16 is_stmt 0 view .LVU1784
 5763 0010 80F83C20 		strb	r2, [r0, #60]
1214:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5764              		.loc 1 1214 5 is_stmt 1 view .LVU1785
 5765 0014 FFF7FEFF 		bl	HAL_TIM_PWM_MspInit
 5766              	.LVL363:
 5767              	.L434:
1219:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5768              		.loc 1 1219 3 view .LVU1786
1219:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5769              		.loc 1 1219 15 is_stmt 0 view .LVU1787
 5770 0018 0223     		movs	r3, #2
 5771 001a 84F83D30 		strb	r3, [r4, #61]
1222:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5772              		.loc 1 1222 3 is_stmt 1 view .LVU1788
 5773 001e 2068     		ldr	r0, [r4]
 5774 0020 211D     		adds	r1, r4, #4
 5775 0022 FFF7FEFF 		bl	TIM_Base_SetConfig
 5776              	.LVL364:
1225:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5777              		.loc 1 1225 3 view .LVU1789
1225:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5778              		.loc 1 1225 15 is_stmt 0 view .LVU1790
 5779 0026 0123     		movs	r3, #1
 5780 0028 84F83D30 		strb	r3, [r4, #61]
1227:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5781              		.loc 1 1227 3 is_stmt 1 view .LVU1791
1227:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5782              		.loc 1 1227 10 is_stmt 0 view .LVU1792
 5783 002c 0020     		movs	r0, #0
 5784              	.L433:
1228:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5785              		.loc 1 1228 1 view .LVU1793
 5786 002e 10BD     		pop	{r4, pc}
 5787              	.LVL365:
 5788              	.L435:
1188:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5789              		.loc 1 1188 12 view .LVU1794
 5790 0030 0120     		movs	r0, #1
 5791              	.LVL366:
1188:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5792              		.loc 1 1188 12 view .LVU1795
 5793 0032 FCE7     		b	.L433
 5794              		.cfi_endproc
 5795              	.LFE345:
 5797              		.section	.text.HAL_TIM_IC_Init,"ax",%progbits
 5798              		.align	1
 5799              		.global	HAL_TIM_IC_Init
 5800              		.syntax unified
 5801              		.thumb
 5802              		.thumb_func
 5803              		.fpu fpv4-sp-d16
 5805              	HAL_TIM_IC_Init:
 5806              	.LVL367:
 5807              	.LFB355:
1762:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5808              		.loc 1 1762 1 is_stmt 1 view -0
 5809              		.cfi_startproc
 5810              		@ args = 0, pretend = 0, frame = 0
 5811              		@ frame_needed = 0, uses_anonymous_args = 0
1764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5812              		.loc 1 1764 3 view .LVU1797
1762:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5813              		.loc 1 1762 1 is_stmt 0 view .LVU1798
 5814 0000 10B5     		push	{r4, lr}
 5815              		.cfi_def_cfa_offset 8
 5816              		.cfi_offset 4, -8
 5817              		.cfi_offset 14, -4
1764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5818              		.loc 1 1764 6 view .LVU1799
 5819 0002 0446     		mov	r4, r0
 5820 0004 A0B1     		cbz	r0, .L439
1770:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 5821              		.loc 1 1770 3 is_stmt 1 view .LVU1800
1771:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 5822              		.loc 1 1771 3 view .LVU1801
1772:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 5823              		.loc 1 1772 3 view .LVU1802
1773:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5824              		.loc 1 1773 3 view .LVU1803
1775:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5825              		.loc 1 1775 3 view .LVU1804
1775:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5826              		.loc 1 1775 11 is_stmt 0 view .LVU1805
 5827 0006 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
1775:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5828              		.loc 1 1775 6 view .LVU1806
 5829 000a 03F0FF02 		and	r2, r3, #255
 5830 000e 1BB9     		cbnz	r3, .L438
1778:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5831              		.loc 1 1778 5 is_stmt 1 view .LVU1807
1778:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5832              		.loc 1 1778 16 is_stmt 0 view .LVU1808
 5833 0010 80F83C20 		strb	r2, [r0, #60]
1792:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5834              		.loc 1 1792 5 is_stmt 1 view .LVU1809
 5835 0014 FFF7FEFF 		bl	HAL_TIM_IC_MspInit
 5836              	.LVL368:
 5837              	.L438:
1797:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5838              		.loc 1 1797 3 view .LVU1810
1797:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5839              		.loc 1 1797 15 is_stmt 0 view .LVU1811
 5840 0018 0223     		movs	r3, #2
 5841 001a 84F83D30 		strb	r3, [r4, #61]
1800:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5842              		.loc 1 1800 3 is_stmt 1 view .LVU1812
 5843 001e 2068     		ldr	r0, [r4]
 5844 0020 211D     		adds	r1, r4, #4
 5845 0022 FFF7FEFF 		bl	TIM_Base_SetConfig
 5846              	.LVL369:
1803:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5847              		.loc 1 1803 3 view .LVU1813
1803:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5848              		.loc 1 1803 15 is_stmt 0 view .LVU1814
 5849 0026 0123     		movs	r3, #1
 5850 0028 84F83D30 		strb	r3, [r4, #61]
1805:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5851              		.loc 1 1805 3 is_stmt 1 view .LVU1815
1805:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5852              		.loc 1 1805 10 is_stmt 0 view .LVU1816
 5853 002c 0020     		movs	r0, #0
 5854              	.L437:
1806:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5855              		.loc 1 1806 1 view .LVU1817
 5856 002e 10BD     		pop	{r4, pc}
 5857              	.LVL370:
 5858              	.L439:
1766:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5859              		.loc 1 1766 12 view .LVU1818
 5860 0030 0120     		movs	r0, #1
 5861              	.LVL371:
1766:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5862              		.loc 1 1766 12 view .LVU1819
 5863 0032 FCE7     		b	.L437
 5864              		.cfi_endproc
 5865              	.LFE355:
 5867              		.section	.text.HAL_TIM_OnePulse_Init,"ax",%progbits
 5868              		.align	1
 5869              		.global	HAL_TIM_OnePulse_Init
 5870              		.syntax unified
 5871              		.thumb
 5872              		.thumb_func
 5873              		.fpu fpv4-sp-d16
 5875              	HAL_TIM_OnePulse_Init:
 5876              	.LVL372:
 5877              	.LFB365:
2301:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5878              		.loc 1 2301 1 is_stmt 1 view -0
 5879              		.cfi_startproc
 5880              		@ args = 0, pretend = 0, frame = 0
 5881              		@ frame_needed = 0, uses_anonymous_args = 0
2303:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5882              		.loc 1 2303 3 view .LVU1821
2301:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5883              		.loc 1 2301 1 is_stmt 0 view .LVU1822
 5884 0000 38B5     		push	{r3, r4, r5, lr}
 5885              		.cfi_def_cfa_offset 16
 5886              		.cfi_offset 3, -16
 5887              		.cfi_offset 4, -12
 5888              		.cfi_offset 5, -8
 5889              		.cfi_offset 14, -4
2301:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 5890              		.loc 1 2301 1 view .LVU1823
 5891 0002 0D46     		mov	r5, r1
2303:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5892              		.loc 1 2303 6 view .LVU1824
 5893 0004 0446     		mov	r4, r0
 5894 0006 E0B1     		cbz	r0, .L443
2309:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 5895              		.loc 1 2309 3 is_stmt 1 view .LVU1825
2310:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 5896              		.loc 1 2310 3 view .LVU1826
2311:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OPM_MODE(OnePulseMode));
 5897              		.loc 1 2311 3 view .LVU1827
2312:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 5898              		.loc 1 2312 3 view .LVU1828
2313:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5899              		.loc 1 2313 3 view .LVU1829
2315:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5900              		.loc 1 2315 3 view .LVU1830
2315:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5901              		.loc 1 2315 11 is_stmt 0 view .LVU1831
 5902 0008 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
2315:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5903              		.loc 1 2315 6 view .LVU1832
 5904 000c 03F0FF02 		and	r2, r3, #255
 5905 0010 1BB9     		cbnz	r3, .L442
2318:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5906              		.loc 1 2318 5 is_stmt 1 view .LVU1833
2318:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5907              		.loc 1 2318 16 is_stmt 0 view .LVU1834
 5908 0012 80F83C20 		strb	r2, [r0, #60]
2332:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 5909              		.loc 1 2332 5 is_stmt 1 view .LVU1835
 5910 0016 FFF7FEFF 		bl	HAL_TIM_OnePulse_MspInit
 5911              	.LVL373:
 5912              	.L442:
2337:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5913              		.loc 1 2337 3 view .LVU1836
2337:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5914              		.loc 1 2337 15 is_stmt 0 view .LVU1837
 5915 001a 0223     		movs	r3, #2
 5916 001c 84F83D30 		strb	r3, [r4, #61]
2340:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5917              		.loc 1 2340 3 is_stmt 1 view .LVU1838
 5918 0020 211D     		adds	r1, r4, #4
 5919 0022 2068     		ldr	r0, [r4]
 5920 0024 FFF7FEFF 		bl	TIM_Base_SetConfig
 5921              	.LVL374:
2343:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5922              		.loc 1 2343 3 view .LVU1839
2343:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5923              		.loc 1 2343 7 is_stmt 0 view .LVU1840
 5924 0028 2368     		ldr	r3, [r4]
2343:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5925              		.loc 1 2343 23 view .LVU1841
 5926 002a 1A68     		ldr	r2, [r3]
 5927 002c 22F00802 		bic	r2, r2, #8
 5928 0030 1A60     		str	r2, [r3]
2346:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5929              		.loc 1 2346 3 is_stmt 1 view .LVU1842
2346:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5930              		.loc 1 2346 23 is_stmt 0 view .LVU1843
 5931 0032 1968     		ldr	r1, [r3]
 5932 0034 2943     		orrs	r1, r1, r5
 5933 0036 1960     		str	r1, [r3]
2349:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5934              		.loc 1 2349 3 is_stmt 1 view .LVU1844
2349:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5935              		.loc 1 2349 15 is_stmt 0 view .LVU1845
 5936 0038 0123     		movs	r3, #1
 5937 003a 84F83D30 		strb	r3, [r4, #61]
2351:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5938              		.loc 1 2351 3 is_stmt 1 view .LVU1846
2351:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 5939              		.loc 1 2351 10 is_stmt 0 view .LVU1847
 5940 003e 0020     		movs	r0, #0
 5941              	.L441:
2352:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5942              		.loc 1 2352 1 view .LVU1848
 5943 0040 38BD     		pop	{r3, r4, r5, pc}
 5944              	.LVL375:
 5945              	.L443:
2305:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5946              		.loc 1 2305 12 view .LVU1849
 5947 0042 0120     		movs	r0, #1
 5948              	.LVL376:
2305:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 5949              		.loc 1 2305 12 view .LVU1850
 5950 0044 FCE7     		b	.L441
 5951              		.cfi_endproc
 5952              	.LFE365:
 5954              		.section	.text.HAL_TIM_Encoder_Init,"ax",%progbits
 5955              		.align	1
 5956              		.global	HAL_TIM_Encoder_Init
 5957              		.syntax unified
 5958              		.thumb
 5959              		.thumb_func
 5960              		.fpu fpv4-sp-d16
 5962              	HAL_TIM_Encoder_Init:
 5963              	.LVL377:
 5964              	.LFB373:
2614:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 5965              		.loc 1 2614 1 is_stmt 1 view -0
 5966              		.cfi_startproc
 5967              		@ args = 0, pretend = 0, frame = 0
 5968              		@ frame_needed = 0, uses_anonymous_args = 0
2615:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
 5969              		.loc 1 2615 3 view .LVU1852
2616:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 5970              		.loc 1 2616 3 view .LVU1853
2617:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 5971              		.loc 1 2617 3 view .LVU1854
2620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5972              		.loc 1 2620 3 view .LVU1855
2614:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 5973              		.loc 1 2614 1 is_stmt 0 view .LVU1856
 5974 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 5975              		.cfi_def_cfa_offset 24
 5976              		.cfi_offset 3, -24
 5977              		.cfi_offset 4, -20
 5978              		.cfi_offset 5, -16
 5979              		.cfi_offset 6, -12
 5980              		.cfi_offset 7, -8
 5981              		.cfi_offset 14, -4
2614:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 5982              		.loc 1 2614 1 view .LVU1857
 5983 0002 0C46     		mov	r4, r1
2620:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 5984              		.loc 1 2620 6 view .LVU1858
 5985 0004 0546     		mov	r5, r0
 5986 0006 0028     		cmp	r0, #0
 5987 0008 43D0     		beq	.L447
2626:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 5988              		.loc 1 2626 3 is_stmt 1 view .LVU1859
2627:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 5989              		.loc 1 2627 3 view .LVU1860
2628:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 5990              		.loc 1 2628 3 view .LVU1861
2629:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 5991              		.loc 1 2629 3 view .LVU1862
2630:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 5992              		.loc 1 2630 3 view .LVU1863
2631:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 5993              		.loc 1 2631 3 view .LVU1864
2632:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
 5994              		.loc 1 2632 3 view .LVU1865
2633:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->IC2Polarity));
 5995              		.loc 1 2633 3 view .LVU1866
2634:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 5996              		.loc 1 2634 3 view .LVU1867
2635:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 5997              		.loc 1 2635 3 view .LVU1868
2636:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 5998              		.loc 1 2636 3 view .LVU1869
2637:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 5999              		.loc 1 2637 3 view .LVU1870
2638:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6000              		.loc 1 2638 3 view .LVU1871
2640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6001              		.loc 1 2640 3 view .LVU1872
2640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6002              		.loc 1 2640 11 is_stmt 0 view .LVU1873
 6003 000a 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
2640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6004              		.loc 1 2640 6 view .LVU1874
 6005 000e 03F0FF02 		and	r2, r3, #255
 6006 0012 1BB9     		cbnz	r3, .L446
2643:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6007              		.loc 1 2643 5 is_stmt 1 view .LVU1875
2643:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6008              		.loc 1 2643 16 is_stmt 0 view .LVU1876
 6009 0014 80F83C20 		strb	r2, [r0, #60]
2657:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 6010              		.loc 1 2657 5 is_stmt 1 view .LVU1877
 6011 0018 FFF7FEFF 		bl	HAL_TIM_Encoder_MspInit
 6012              	.LVL378:
 6013              	.L446:
2662:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6014              		.loc 1 2662 3 view .LVU1878
2665:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6015              		.loc 1 2665 7 is_stmt 0 view .LVU1879
 6016 001c 2946     		mov	r1, r5
2662:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6017              		.loc 1 2662 15 view .LVU1880
 6018 001e 0223     		movs	r3, #2
2665:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6019              		.loc 1 2665 7 view .LVU1881
 6020 0020 51F8040B 		ldr	r0, [r1], #4
2662:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6021              		.loc 1 2662 15 view .LVU1882
 6022 0024 85F83D30 		strb	r3, [r5, #61]
2665:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6023              		.loc 1 2665 3 is_stmt 1 view .LVU1883
2665:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6024              		.loc 1 2665 24 is_stmt 0 view .LVU1884
 6025 0028 8368     		ldr	r3, [r0, #8]
 6026 002a 23F4A033 		bic	r3, r3, #81920
 6027 002e 23F00703 		bic	r3, r3, #7
 6028 0032 8360     		str	r3, [r0, #8]
2668:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6029              		.loc 1 2668 3 is_stmt 1 view .LVU1885
 6030 0034 FFF7FEFF 		bl	TIM_Base_SetConfig
 6031              	.LVL379:
2671:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6032              		.loc 1 2671 3 view .LVU1886
2671:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6033              		.loc 1 2671 17 is_stmt 0 view .LVU1887
 6034 0038 2868     		ldr	r0, [r5]
2680:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6035              		.loc 1 2680 11 view .LVU1888
 6036 003a 2368     		ldr	r3, [r4]
2671:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6037              		.loc 1 2671 11 view .LVU1889
 6038 003c 8668     		ldr	r6, [r0, #8]
 6039              	.LVL380:
2674:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6040              		.loc 1 2674 3 is_stmt 1 view .LVU1890
2674:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6041              		.loc 1 2674 12 is_stmt 0 view .LVU1891
 6042 003e 8269     		ldr	r2, [r0, #24]
 6043              	.LVL381:
2677:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6044              		.loc 1 2677 3 is_stmt 1 view .LVU1892
2684:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6045              		.loc 1 2684 38 is_stmt 0 view .LVU1893
 6046 0040 A168     		ldr	r1, [r4, #8]
2677:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6047              		.loc 1 2677 11 view .LVU1894
 6048 0042 076A     		ldr	r7, [r0, #32]
 6049              	.LVL382:
2680:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6050              		.loc 1 2680 3 is_stmt 1 view .LVU1895
2680:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6051              		.loc 1 2680 11 is_stmt 0 view .LVU1896
 6052 0044 1E43     		orrs	r6, r6, r3
 6053              	.LVL383:
2683:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 6054              		.loc 1 2683 3 is_stmt 1 view .LVU1897
2684:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6055              		.loc 1 2684 63 is_stmt 0 view .LVU1898
 6056 0046 A369     		ldr	r3, [r4, #24]
2683:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 6057              		.loc 1 2683 12 view .LVU1899
 6058 0048 22F44072 		bic	r2, r2, #768
 6059              	.LVL384:
2683:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 6060              		.loc 1 2683 12 view .LVU1900
 6061 004c 22F00302 		bic	r2, r2, #3
 6062              	.LVL385:
2684:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6063              		.loc 1 2684 3 is_stmt 1 view .LVU1901
2684:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6064              		.loc 1 2684 38 is_stmt 0 view .LVU1902
 6065 0050 41EA0323 		orr	r3, r1, r3, lsl #8
2684:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6066              		.loc 1 2684 12 view .LVU1903
 6067 0054 1343     		orrs	r3, r3, r2
 6068              	.LVL386:
2687:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 6069              		.loc 1 2687 3 is_stmt 1 view .LVU1904
2688:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 6070              		.loc 1 2688 3 view .LVU1905
2688:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 6071              		.loc 1 2688 12 is_stmt 0 view .LVU1906
 6072 0056 23F47C42 		bic	r2, r3, #64512
2690:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6073              		.loc 1 2690 35 view .LVU1907
 6074 005a 2369     		ldr	r3, [r4, #16]
 6075              	.LVL387:
2689:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 6076              		.loc 1 2689 62 view .LVU1908
 6077 005c E169     		ldr	r1, [r4, #28]
2690:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6078              		.loc 1 2690 35 view .LVU1909
 6079 005e 1B01     		lsls	r3, r3, #4
2690:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6080              		.loc 1 2690 12 view .LVU1910
 6081 0060 43EA0123 		orr	r3, r3, r1, lsl #8
 6082 0064 E168     		ldr	r1, [r4, #12]
 6083 0066 0B43     		orrs	r3, r3, r1
2690:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6084              		.loc 1 2690 64 view .LVU1911
 6085 0068 216A     		ldr	r1, [r4, #32]
2688:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 6086              		.loc 1 2688 12 view .LVU1912
 6087 006a 22F0FC02 		bic	r2, r2, #252
 6088              	.LVL388:
2689:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 6089              		.loc 1 2689 3 is_stmt 1 view .LVU1913
2690:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6090              		.loc 1 2690 3 view .LVU1914
2690:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6091              		.loc 1 2690 12 is_stmt 0 view .LVU1915
 6092 006e 43EA0133 		orr	r3, r3, r1, lsl #12
 6093 0072 1343     		orrs	r3, r3, r2
 6094              	.LVL389:
2693:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 6095              		.loc 1 2693 3 is_stmt 1 view .LVU1916
2694:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 6096              		.loc 1 2694 3 view .LVU1917
2695:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6097              		.loc 1 2695 59 is_stmt 0 view .LVU1918
 6098 0074 6169     		ldr	r1, [r4, #20]
2694:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 6099              		.loc 1 2694 11 view .LVU1919
 6100 0076 27F0AA02 		bic	r2, r7, #170
 6101              	.LVL390:
2695:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6102              		.loc 1 2695 3 is_stmt 1 view .LVU1920
2695:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6103              		.loc 1 2695 35 is_stmt 0 view .LVU1921
 6104 007a 6768     		ldr	r7, [r4, #4]
2698:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6105              		.loc 1 2698 24 view .LVU1922
 6106 007c 8660     		str	r6, [r0, #8]
2695:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6107              		.loc 1 2695 35 view .LVU1923
 6108 007e 47EA0117 		orr	r7, r7, r1, lsl #4
2701:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6109              		.loc 1 2701 25 view .LVU1924
 6110 0082 8361     		str	r3, [r0, #24]
2695:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6111              		.loc 1 2695 11 view .LVU1925
 6112 0084 1743     		orrs	r7, r7, r2
 6113              	.LVL391:
2698:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6114              		.loc 1 2698 3 is_stmt 1 view .LVU1926
2701:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6115              		.loc 1 2701 3 view .LVU1927
2704:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6116              		.loc 1 2704 3 view .LVU1928
2707:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6117              		.loc 1 2707 15 is_stmt 0 view .LVU1929
 6118 0086 0123     		movs	r3, #1
 6119              	.LVL392:
2704:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6120              		.loc 1 2704 24 view .LVU1930
 6121 0088 0762     		str	r7, [r0, #32]
 6122              	.LVL393:
2707:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6123              		.loc 1 2707 3 is_stmt 1 view .LVU1931
2707:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6124              		.loc 1 2707 15 is_stmt 0 view .LVU1932
 6125 008a 85F83D30 		strb	r3, [r5, #61]
2709:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6126              		.loc 1 2709 3 is_stmt 1 view .LVU1933
2709:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6127              		.loc 1 2709 10 is_stmt 0 view .LVU1934
 6128 008e 0020     		movs	r0, #0
 6129              	.LVL394:
 6130              	.L445:
2710:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6131              		.loc 1 2710 1 view .LVU1935
 6132 0090 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6133              	.LVL395:
 6134              	.L447:
2622:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6135              		.loc 1 2622 12 view .LVU1936
 6136 0092 0120     		movs	r0, #1
 6137              	.LVL396:
2622:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6138              		.loc 1 2622 12 view .LVU1937
 6139 0094 FCE7     		b	.L445
 6140              		.cfi_endproc
 6141              	.LFE373:
 6143              		.section	.text.TIM_OC2_SetConfig,"ax",%progbits
 6144              		.align	1
 6145              		.global	TIM_OC2_SetConfig
 6146              		.syntax unified
 6147              		.thumb
 6148              		.thumb_func
 6149              		.fpu fpv4-sp-d16
 6151              	TIM_OC2_SetConfig:
 6152              	.LVL397:
 6153              	.LFB428:
6356:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 6154              		.loc 1 6356 1 is_stmt 1 view -0
 6155              		.cfi_startproc
 6156              		@ args = 0, pretend = 0, frame = 0
 6157              		@ frame_needed = 0, uses_anonymous_args = 0
6357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 6158              		.loc 1 6357 3 view .LVU1939
6358:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpcr2;
 6159              		.loc 1 6358 3 view .LVU1940
6359:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6160              		.loc 1 6359 3 view .LVU1941
6362:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6161              		.loc 1 6362 3 view .LVU1942
6362:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6162              		.loc 1 6362 14 is_stmt 0 view .LVU1943
 6163 0000 036A     		ldr	r3, [r0, #32]
 6164 0002 23F01003 		bic	r3, r3, #16
 6165 0006 0362     		str	r3, [r0, #32]
6365:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
 6166              		.loc 1 6365 3 is_stmt 1 view .LVU1944
6365:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
 6167              		.loc 1 6365 11 is_stmt 0 view .LVU1945
 6168 0008 036A     		ldr	r3, [r0, #32]
 6169              	.LVL398:
6367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6170              		.loc 1 6367 3 is_stmt 1 view .LVU1946
6356:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmrx;
 6171              		.loc 1 6356 1 is_stmt 0 view .LVU1947
 6172 000a 70B5     		push	{r4, r5, r6, lr}
 6173              		.cfi_def_cfa_offset 16
 6174              		.cfi_offset 4, -16
 6175              		.cfi_offset 5, -12
 6176              		.cfi_offset 6, -8
 6177              		.cfi_offset 14, -4
6367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6178              		.loc 1 6367 10 view .LVU1948
 6179 000c 4468     		ldr	r4, [r0, #4]
 6180              	.LVL399:
6370:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6181              		.loc 1 6370 3 is_stmt 1 view .LVU1949
6370:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6182              		.loc 1 6370 12 is_stmt 0 view .LVU1950
 6183 000e 8269     		ldr	r2, [r0, #24]
 6184              	.LVL400:
6373:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_CC2S;
 6185              		.loc 1 6373 3 is_stmt 1 view .LVU1951
6374:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6186              		.loc 1 6374 3 view .LVU1952
6377:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6187              		.loc 1 6377 34 is_stmt 0 view .LVU1953
 6188 0010 0D68     		ldr	r5, [r1]
6374:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6189              		.loc 1 6374 12 view .LVU1954
 6190 0012 22F08072 		bic	r2, r2, #16777216
 6191              	.LVL401:
6374:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6192              		.loc 1 6374 12 view .LVU1955
 6193 0016 22F4E642 		bic	r2, r2, #29440
 6194              	.LVL402:
6377:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6195              		.loc 1 6377 3 is_stmt 1 view .LVU1956
6377:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6196              		.loc 1 6377 12 is_stmt 0 view .LVU1957
 6197 001a 42EA0522 		orr	r2, r2, r5, lsl #8
 6198              	.LVL403:
6380:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
 6199              		.loc 1 6380 3 is_stmt 1 view .LVU1958
6382:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6200              		.loc 1 6382 37 is_stmt 0 view .LVU1959
 6201 001e 8D68     		ldr	r5, [r1, #8]
6380:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
 6202              		.loc 1 6380 11 view .LVU1960
 6203 0020 23F02003 		bic	r3, r3, #32
 6204              	.LVL404:
6382:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6205              		.loc 1 6382 3 is_stmt 1 view .LVU1961
6382:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6206              		.loc 1 6382 11 is_stmt 0 view .LVU1962
 6207 0024 43EA0513 		orr	r3, r3, r5, lsl #4
 6208              	.LVL405:
6384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6209              		.loc 1 6384 3 is_stmt 1 view .LVU1963
6384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6210              		.loc 1 6384 6 is_stmt 0 view .LVU1964
 6211 0028 164D     		ldr	r5, .L453
 6212 002a A842     		cmp	r0, r5
 6213 002c 03D0     		beq	.L449
6384:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6214              		.loc 1 6384 7 discriminator 1 view .LVU1965
 6215 002e 05F50065 		add	r5, r5, #2048
 6216 0032 A842     		cmp	r0, r5
 6217 0034 0DD1     		bne	.L450
 6218              	.L449:
6386:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6219              		.loc 1 6386 5 is_stmt 1 view .LVU1966
6389:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Polarity */
 6220              		.loc 1 6389 5 view .LVU1967
6391:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N State */
 6221              		.loc 1 6391 40 is_stmt 0 view .LVU1968
 6222 0036 CD68     		ldr	r5, [r1, #12]
6389:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Polarity */
 6223              		.loc 1 6389 13 view .LVU1969
 6224 0038 23F08003 		bic	r3, r3, #128
 6225              	.LVL406:
6391:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N State */
 6226              		.loc 1 6391 5 is_stmt 1 view .LVU1970
6391:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Reset the Output N State */
 6227              		.loc 1 6391 13 is_stmt 0 view .LVU1971
 6228 003c 43EA0513 		orr	r3, r3, r5, lsl #4
 6229              	.LVL407:
6393:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6230              		.loc 1 6393 5 is_stmt 1 view .LVU1972
6397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6231              		.loc 1 6397 6 is_stmt 0 view .LVU1973
 6232 0040 104D     		ldr	r5, .L453
 6233 0042 A842     		cmp	r0, r5
6393:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6234              		.loc 1 6393 13 view .LVU1974
 6235 0044 23F04003 		bic	r3, r3, #64
 6236              	.LVL408:
6397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6237              		.loc 1 6397 3 is_stmt 1 view .LVU1975
6397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6238              		.loc 1 6397 6 is_stmt 0 view .LVU1976
 6239 0048 0ED0     		beq	.L451
6397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6240              		.loc 1 6397 7 discriminator 1 view .LVU1977
 6241 004a 05F50065 		add	r5, r5, #2048
 6242 004e A842     		cmp	r0, r5
 6243 0050 0AD0     		beq	.L451
 6244              	.L450:
6397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6245              		.loc 1 6397 7 discriminator 2 view .LVU1978
 6246 0052 0D4D     		ldr	r5, .L453+4
 6247 0054 A842     		cmp	r0, r5
 6248 0056 07D0     		beq	.L451
6397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6249              		.loc 1 6397 7 discriminator 3 view .LVU1979
 6250 0058 05F58065 		add	r5, r5, #1024
 6251 005c A842     		cmp	r0, r5
 6252 005e 03D0     		beq	.L451
6397:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6253              		.loc 1 6397 7 discriminator 4 view .LVU1980
 6254 0060 05F58065 		add	r5, r5, #1024
 6255 0064 A842     		cmp	r0, r5
 6256 0066 06D1     		bne	.L452
 6257              	.L451:
6400:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 6258              		.loc 1 6400 5 is_stmt 1 view .LVU1981
6401:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6259              		.loc 1 6401 5 view .LVU1982
6404:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS2N;
 6260              		.loc 1 6404 5 view .LVU1983
 6261              	.LVL409:
6405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
 6262              		.loc 1 6405 5 view .LVU1984
6405:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output Idle state */
 6263              		.loc 1 6405 12 is_stmt 0 view .LVU1985
 6264 0068 24F44065 		bic	r5, r4, #3072
 6265              	.LVL410:
6407:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     /* Set the Output N Idle state */
 6266              		.loc 1 6407 5 is_stmt 1 view .LVU1986
6409:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6267              		.loc 1 6409 5 view .LVU1987
6409:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6268              		.loc 1 6409 40 is_stmt 0 view .LVU1988
 6269 006c D1E90546 		ldrd	r4, r6, [r1, #20]
6409:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6270              		.loc 1 6409 12 view .LVU1989
 6271 0070 3443     		orrs	r4, r4, r6
 6272 0072 45EA8404 		orr	r4, r5, r4, lsl #2
 6273              	.LVL411:
 6274              	.L452:
6413:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6275              		.loc 1 6413 3 is_stmt 1 view .LVU1990
6413:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6276              		.loc 1 6413 13 is_stmt 0 view .LVU1991
 6277 0076 4460     		str	r4, [r0, #4]
6416:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6278              		.loc 1 6416 3 is_stmt 1 view .LVU1992
6416:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6279              		.loc 1 6416 15 is_stmt 0 view .LVU1993
 6280 0078 8261     		str	r2, [r0, #24]
6419:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6281              		.loc 1 6419 3 is_stmt 1 view .LVU1994
6419:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6282              		.loc 1 6419 25 is_stmt 0 view .LVU1995
 6283 007a 4A68     		ldr	r2, [r1, #4]
 6284              	.LVL412:
6419:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6285              		.loc 1 6419 14 view .LVU1996
 6286 007c 8263     		str	r2, [r0, #56]
 6287              	.LVL413:
6422:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6288              		.loc 1 6422 3 is_stmt 1 view .LVU1997
6422:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6289              		.loc 1 6422 14 is_stmt 0 view .LVU1998
 6290 007e 0362     		str	r3, [r0, #32]
6423:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6291              		.loc 1 6423 1 view .LVU1999
 6292 0080 70BD     		pop	{r4, r5, r6, pc}
 6293              	.LVL414:
 6294              	.L454:
6423:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6295              		.loc 1 6423 1 view .LVU2000
 6296 0082 00BF     		.align	2
 6297              	.L453:
 6298 0084 002C0140 		.word	1073818624
 6299 0088 00400140 		.word	1073823744
 6300              		.cfi_endproc
 6301              	.LFE428:
 6303              		.section	.text.HAL_TIM_OC_ConfigChannel,"ax",%progbits
 6304              		.align	1
 6305              		.global	HAL_TIM_OC_ConfigChannel
 6306              		.syntax unified
 6307              		.thumb
 6308              		.thumb_func
 6309              		.fpu fpv4-sp-d16
 6311              	HAL_TIM_OC_ConfigChannel:
 6312              	.LVL415:
 6313              	.LFB384:
3469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6314              		.loc 1 3469 1 is_stmt 1 view -0
 6315              		.cfi_startproc
 6316              		@ args = 0, pretend = 0, frame = 0
 6317              		@ frame_needed = 0, uses_anonymous_args = 0
3471:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
 6318              		.loc 1 3471 3 view .LVU2002
3472:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 6319              		.loc 1 3472 3 view .LVU2003
3473:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6320              		.loc 1 3473 3 view .LVU2004
3476:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6321              		.loc 1 3476 3 view .LVU2005
3476:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6322              		.loc 1 3476 3 view .LVU2006
 6323 0000 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 6324 0004 012B     		cmp	r3, #1
3469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6325              		.loc 1 3469 1 is_stmt 0 view .LVU2007
 6326 0006 10B5     		push	{r4, lr}
 6327              		.cfi_def_cfa_offset 8
 6328              		.cfi_offset 4, -8
 6329              		.cfi_offset 14, -4
3469:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6330              		.loc 1 3469 1 view .LVU2008
 6331 0008 0446     		mov	r4, r0
 6332 000a 4FF00200 		mov	r0, #2
 6333              	.LVL416:
3476:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6334              		.loc 1 3476 3 view .LVU2009
 6335 000e 10D0     		beq	.L456
3476:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6336              		.loc 1 3476 3 is_stmt 1 discriminator 2 view .LVU2010
 6337 0010 0123     		movs	r3, #1
3480:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6338              		.loc 1 3480 3 is_stmt 0 discriminator 2 view .LVU2011
 6339 0012 082A     		cmp	r2, #8
3476:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6340              		.loc 1 3476 3 discriminator 2 view .LVU2012
 6341 0014 84F83C30 		strb	r3, [r4, #60]
3478:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6342              		.loc 1 3478 3 is_stmt 1 discriminator 2 view .LVU2013
3478:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6343              		.loc 1 3478 15 is_stmt 0 discriminator 2 view .LVU2014
 6344 0018 84F83D00 		strb	r0, [r4, #61]
3480:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6345              		.loc 1 3480 3 is_stmt 1 discriminator 2 view .LVU2015
 6346 001c 1CD0     		beq	.L457
3480:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6347              		.loc 1 3480 3 is_stmt 0 view .LVU2016
 6348 001e 09D8     		bhi	.L458
 6349 0020 92B1     		cbz	r2, .L459
 6350 0022 042A     		cmp	r2, #4
 6351 0024 14D0     		beq	.L460
 6352              	.LVL417:
 6353              	.L461:
3546:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6354              		.loc 1 3546 3 is_stmt 1 view .LVU2017
3546:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6355              		.loc 1 3546 15 is_stmt 0 view .LVU2018
 6356 0026 0123     		movs	r3, #1
3548:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6357              		.loc 1 3548 3 view .LVU2019
 6358 0028 0020     		movs	r0, #0
3546:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6359              		.loc 1 3546 15 view .LVU2020
 6360 002a 84F83D30 		strb	r3, [r4, #61]
3548:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6361              		.loc 1 3548 3 is_stmt 1 view .LVU2021
3548:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6362              		.loc 1 3548 3 view .LVU2022
 6363 002e 84F83C00 		strb	r0, [r4, #60]
3550:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6364              		.loc 1 3550 3 view .LVU2023
 6365              	.L456:
3551:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6366              		.loc 1 3551 1 is_stmt 0 view .LVU2024
 6367 0032 10BD     		pop	{r4, pc}
 6368              	.LVL418:
 6369              	.L458:
3480:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6370              		.loc 1 3480 3 view .LVU2025
 6371 0034 102A     		cmp	r2, #16
 6372 0036 13D0     		beq	.L462
 6373 0038 142A     		cmp	r2, #20
 6374 003a 15D0     		beq	.L463
 6375 003c 0C2A     		cmp	r2, #12
 6376 003e F2D1     		bne	.L461
3515:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6377              		.loc 1 3515 7 is_stmt 1 view .LVU2026
3518:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6378              		.loc 1 3518 7 view .LVU2027
 6379 0040 2068     		ldr	r0, [r4]
 6380 0042 FFF7FEFF 		bl	TIM_OC4_SetConfig
 6381              	.LVL419:
3519:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 6382              		.loc 1 3519 7 view .LVU2028
 6383 0046 EEE7     		b	.L461
 6384              	.LVL420:
 6385              	.L459:
3485:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6386              		.loc 1 3485 7 view .LVU2029
3488:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6387              		.loc 1 3488 7 view .LVU2030
 6388 0048 2068     		ldr	r0, [r4]
 6389 004a FFF7FEFF 		bl	TIM_OC1_SetConfig
 6390              	.LVL421:
3489:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 6391              		.loc 1 3489 7 view .LVU2031
 6392 004e EAE7     		b	.L461
 6393              	.LVL422:
 6394              	.L460:
3495:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6395              		.loc 1 3495 7 view .LVU2032
3498:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6396              		.loc 1 3498 7 view .LVU2033
 6397 0050 2068     		ldr	r0, [r4]
 6398 0052 FFF7FEFF 		bl	TIM_OC2_SetConfig
 6399              	.LVL423:
3499:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 6400              		.loc 1 3499 7 view .LVU2034
 6401 0056 E6E7     		b	.L461
 6402              	.LVL424:
 6403              	.L457:
3505:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6404              		.loc 1 3505 7 view .LVU2035
3508:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6405              		.loc 1 3508 7 view .LVU2036
 6406 0058 2068     		ldr	r0, [r4]
 6407 005a FFF7FEFF 		bl	TIM_OC3_SetConfig
 6408              	.LVL425:
3509:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 6409              		.loc 1 3509 7 view .LVU2037
 6410 005e E2E7     		b	.L461
 6411              	.LVL426:
 6412              	.L462:
3525:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6413              		.loc 1 3525 7 view .LVU2038
3528:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6414              		.loc 1 3528 7 view .LVU2039
 6415 0060 2068     		ldr	r0, [r4]
 6416 0062 FFF7FEFF 		bl	TIM_OC5_SetConfig
 6417              	.LVL427:
3529:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 6418              		.loc 1 3529 7 view .LVU2040
 6419 0066 DEE7     		b	.L461
 6420              	.LVL428:
 6421              	.L463:
3535:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6422              		.loc 1 3535 7 view .LVU2041
3538:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6423              		.loc 1 3538 7 view .LVU2042
 6424 0068 2068     		ldr	r0, [r4]
 6425 006a FFF7FEFF 		bl	TIM_OC6_SetConfig
 6426              	.LVL429:
3539:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 6427              		.loc 1 3539 7 view .LVU2043
 6428 006e DAE7     		b	.L461
 6429              		.cfi_endproc
 6430              	.LFE384:
 6432              		.section	.text.HAL_TIM_PWM_ConfigChannel,"ax",%progbits
 6433              		.align	1
 6434              		.global	HAL_TIM_PWM_ConfigChannel
 6435              		.syntax unified
 6436              		.thumb
 6437              		.thumb_func
 6438              		.fpu fpv4-sp-d16
 6440              	HAL_TIM_PWM_ConfigChannel:
 6441              	.LVL430:
 6442              	.LFB386:
3668:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6443              		.loc 1 3668 1 view -0
 6444              		.cfi_startproc
 6445              		@ args = 0, pretend = 0, frame = 0
 6446              		@ frame_needed = 0, uses_anonymous_args = 0
3670:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 6447              		.loc 1 3670 3 view .LVU2045
3671:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 6448              		.loc 1 3671 3 view .LVU2046
3672:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 6449              		.loc 1 3672 3 view .LVU2047
3673:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6450              		.loc 1 3673 3 view .LVU2048
3676:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6451              		.loc 1 3676 3 view .LVU2049
3676:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6452              		.loc 1 3676 3 view .LVU2050
3668:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6453              		.loc 1 3668 1 is_stmt 0 view .LVU2051
 6454 0000 38B5     		push	{r3, r4, r5, lr}
 6455              		.cfi_def_cfa_offset 16
 6456              		.cfi_offset 3, -16
 6457              		.cfi_offset 4, -12
 6458              		.cfi_offset 5, -8
 6459              		.cfi_offset 14, -4
3676:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6460              		.loc 1 3676 3 view .LVU2052
 6461 0002 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 6462 0006 012B     		cmp	r3, #1
3668:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6463              		.loc 1 3668 1 view .LVU2053
 6464 0008 0446     		mov	r4, r0
 6465 000a 4FF00200 		mov	r0, #2
 6466              	.LVL431:
3676:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6467              		.loc 1 3676 3 view .LVU2054
 6468 000e 10D0     		beq	.L467
3676:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6469              		.loc 1 3676 3 is_stmt 1 discriminator 2 view .LVU2055
 6470 0010 0123     		movs	r3, #1
3680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6471              		.loc 1 3680 3 is_stmt 0 discriminator 2 view .LVU2056
 6472 0012 082A     		cmp	r2, #8
3676:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6473              		.loc 1 3676 3 discriminator 2 view .LVU2057
 6474 0014 84F83C30 		strb	r3, [r4, #60]
3678:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6475              		.loc 1 3678 3 is_stmt 1 discriminator 2 view .LVU2058
3678:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6476              		.loc 1 3678 15 is_stmt 0 discriminator 2 view .LVU2059
 6477 0018 84F83D00 		strb	r0, [r4, #61]
3680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6478              		.loc 1 3680 3 is_stmt 1 discriminator 2 view .LVU2060
 6479 001c 43D0     		beq	.L468
3680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6480              		.loc 1 3680 3 is_stmt 0 view .LVU2061
 6481 001e 09D8     		bhi	.L469
 6482 0020 FAB1     		cbz	r2, .L470
 6483 0022 042A     		cmp	r2, #4
 6484 0024 2ED0     		beq	.L471
 6485              	.LVL432:
 6486              	.L472:
3788:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6487              		.loc 1 3788 3 is_stmt 1 view .LVU2062
3788:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6488              		.loc 1 3788 15 is_stmt 0 view .LVU2063
 6489 0026 0123     		movs	r3, #1
3790:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6490              		.loc 1 3790 3 view .LVU2064
 6491 0028 0020     		movs	r0, #0
3788:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6492              		.loc 1 3788 15 view .LVU2065
 6493 002a 84F83D30 		strb	r3, [r4, #61]
3790:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6494              		.loc 1 3790 3 is_stmt 1 view .LVU2066
3790:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6495              		.loc 1 3790 3 view .LVU2067
 6496 002e 84F83C00 		strb	r0, [r4, #60]
3792:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6497              		.loc 1 3792 3 view .LVU2068
 6498              	.L467:
3793:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6499              		.loc 1 3793 1 is_stmt 0 view .LVU2069
 6500 0032 38BD     		pop	{r3, r4, r5, pc}
 6501              	.LVL433:
 6502              	.L469:
3680:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6503              		.loc 1 3680 3 view .LVU2070
 6504 0034 102A     		cmp	r2, #16
 6505 0036 47D0     		beq	.L473
 6506 0038 142A     		cmp	r2, #20
 6507 003a 56D0     		beq	.L474
 6508 003c 0C2A     		cmp	r2, #12
 6509 003e F2D1     		bne	.L472
3736:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6510              		.loc 1 3736 7 is_stmt 1 view .LVU2071
3739:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6511              		.loc 1 3739 7 view .LVU2072
 6512 0040 2068     		ldr	r0, [r4]
 6513 0042 FFF7FEFF 		bl	TIM_OC4_SetConfig
 6514              	.LVL434:
3742:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6515              		.loc 1 3742 7 view .LVU2073
3742:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6516              		.loc 1 3742 11 is_stmt 0 view .LVU2074
 6517 0046 2368     		ldr	r3, [r4]
3746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6518              		.loc 1 3746 52 view .LVU2075
 6519 0048 0969     		ldr	r1, [r1, #16]
 6520              	.LVL435:
3742:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6521              		.loc 1 3742 29 view .LVU2076
 6522 004a DA69     		ldr	r2, [r3, #28]
 6523 004c 42F40062 		orr	r2, r2, #2048
 6524 0050 DA61     		str	r2, [r3, #28]
3745:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 6525              		.loc 1 3745 7 is_stmt 1 view .LVU2077
3745:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 6526              		.loc 1 3745 29 is_stmt 0 view .LVU2078
 6527 0052 DA69     		ldr	r2, [r3, #28]
 6528 0054 22F48062 		bic	r2, r2, #1024
 6529 0058 DA61     		str	r2, [r3, #28]
3746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6530              		.loc 1 3746 7 is_stmt 1 view .LVU2079
3746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6531              		.loc 1 3746 29 is_stmt 0 view .LVU2080
 6532 005a DA69     		ldr	r2, [r3, #28]
 6533 005c 42EA0122 		orr	r2, r2, r1, lsl #8
 6534 0060 30E0     		b	.L479
 6535              	.LVL436:
 6536              	.L470:
3685:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6537              		.loc 1 3685 7 is_stmt 1 view .LVU2081
3688:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6538              		.loc 1 3688 7 view .LVU2082
 6539 0062 2068     		ldr	r0, [r4]
 6540 0064 FFF7FEFF 		bl	TIM_OC1_SetConfig
 6541              	.LVL437:
3691:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6542              		.loc 1 3691 7 view .LVU2083
3691:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6543              		.loc 1 3691 11 is_stmt 0 view .LVU2084
 6544 0068 2368     		ldr	r3, [r4]
3695:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6545              		.loc 1 3695 29 view .LVU2085
 6546 006a 0969     		ldr	r1, [r1, #16]
 6547              	.LVL438:
3691:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6548              		.loc 1 3691 29 view .LVU2086
 6549 006c 9A69     		ldr	r2, [r3, #24]
 6550 006e 42F00802 		orr	r2, r2, #8
 6551 0072 9A61     		str	r2, [r3, #24]
3694:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode;
 6552              		.loc 1 3694 7 is_stmt 1 view .LVU2087
3694:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode;
 6553              		.loc 1 3694 29 is_stmt 0 view .LVU2088
 6554 0074 9A69     		ldr	r2, [r3, #24]
 6555 0076 22F00402 		bic	r2, r2, #4
 6556 007a 9A61     		str	r2, [r3, #24]
3695:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6557              		.loc 1 3695 7 is_stmt 1 view .LVU2089
3695:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6558              		.loc 1 3695 29 is_stmt 0 view .LVU2090
 6559 007c 9A69     		ldr	r2, [r3, #24]
 6560 007e 0A43     		orrs	r2, r2, r1
 6561              	.L477:
3712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6562              		.loc 1 3712 29 view .LVU2091
 6563 0080 9A61     		str	r2, [r3, #24]
3713:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 6564              		.loc 1 3713 7 is_stmt 1 view .LVU2092
 6565 0082 D0E7     		b	.L472
 6566              	.LVL439:
 6567              	.L471:
3702:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6568              		.loc 1 3702 7 view .LVU2093
3705:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6569              		.loc 1 3705 7 view .LVU2094
 6570 0084 2068     		ldr	r0, [r4]
 6571 0086 FFF7FEFF 		bl	TIM_OC2_SetConfig
 6572              	.LVL440:
3708:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6573              		.loc 1 3708 7 view .LVU2095
3708:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6574              		.loc 1 3708 11 is_stmt 0 view .LVU2096
 6575 008a 2368     		ldr	r3, [r4]
3712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6576              		.loc 1 3712 52 view .LVU2097
 6577 008c 0969     		ldr	r1, [r1, #16]
 6578              	.LVL441:
3708:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6579              		.loc 1 3708 29 view .LVU2098
 6580 008e 9A69     		ldr	r2, [r3, #24]
 6581 0090 42F40062 		orr	r2, r2, #2048
 6582 0094 9A61     		str	r2, [r3, #24]
3711:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 6583              		.loc 1 3711 7 is_stmt 1 view .LVU2099
3711:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 6584              		.loc 1 3711 29 is_stmt 0 view .LVU2100
 6585 0096 9A69     		ldr	r2, [r3, #24]
 6586 0098 22F48062 		bic	r2, r2, #1024
 6587 009c 9A61     		str	r2, [r3, #24]
3712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6588              		.loc 1 3712 7 is_stmt 1 view .LVU2101
3712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6589              		.loc 1 3712 29 is_stmt 0 view .LVU2102
 6590 009e 9A69     		ldr	r2, [r3, #24]
 6591 00a0 42EA0122 		orr	r2, r2, r1, lsl #8
 6592 00a4 ECE7     		b	.L477
 6593              	.LVL442:
 6594              	.L468:
3719:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6595              		.loc 1 3719 7 is_stmt 1 view .LVU2103
3722:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6596              		.loc 1 3722 7 view .LVU2104
 6597 00a6 2068     		ldr	r0, [r4]
 6598 00a8 FFF7FEFF 		bl	TIM_OC3_SetConfig
 6599              	.LVL443:
3725:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6600              		.loc 1 3725 7 view .LVU2105
3725:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6601              		.loc 1 3725 11 is_stmt 0 view .LVU2106
 6602 00ac 2368     		ldr	r3, [r4]
3729:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6603              		.loc 1 3729 29 view .LVU2107
 6604 00ae 0969     		ldr	r1, [r1, #16]
 6605              	.LVL444:
3725:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6606              		.loc 1 3725 29 view .LVU2108
 6607 00b0 DA69     		ldr	r2, [r3, #28]
 6608 00b2 42F00802 		orr	r2, r2, #8
 6609 00b6 DA61     		str	r2, [r3, #28]
3728:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode;
 6610              		.loc 1 3728 7 is_stmt 1 view .LVU2109
3728:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode;
 6611              		.loc 1 3728 29 is_stmt 0 view .LVU2110
 6612 00b8 DA69     		ldr	r2, [r3, #28]
 6613 00ba 22F00402 		bic	r2, r2, #4
 6614 00be DA61     		str	r2, [r3, #28]
3729:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6615              		.loc 1 3729 7 is_stmt 1 view .LVU2111
3729:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6616              		.loc 1 3729 29 is_stmt 0 view .LVU2112
 6617 00c0 DA69     		ldr	r2, [r3, #28]
 6618 00c2 0A43     		orrs	r2, r2, r1
 6619              	.L479:
3746:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6620              		.loc 1 3746 29 view .LVU2113
 6621 00c4 DA61     		str	r2, [r3, #28]
3747:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 6622              		.loc 1 3747 7 is_stmt 1 view .LVU2114
 6623 00c6 AEE7     		b	.L472
 6624              	.LVL445:
 6625              	.L473:
3753:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6626              		.loc 1 3753 7 view .LVU2115
3756:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6627              		.loc 1 3756 7 view .LVU2116
 6628 00c8 2068     		ldr	r0, [r4]
 6629 00ca FFF7FEFF 		bl	TIM_OC5_SetConfig
 6630              	.LVL446:
3759:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6631              		.loc 1 3759 7 view .LVU2117
3759:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6632              		.loc 1 3759 11 is_stmt 0 view .LVU2118
 6633 00ce 2368     		ldr	r3, [r4]
3763:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6634              		.loc 1 3763 29 view .LVU2119
 6635 00d0 0969     		ldr	r1, [r1, #16]
 6636              	.LVL447:
3759:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6637              		.loc 1 3759 29 view .LVU2120
 6638 00d2 1A6D     		ldr	r2, [r3, #80]
 6639 00d4 42F00802 		orr	r2, r2, #8
 6640 00d8 1A65     		str	r2, [r3, #80]
3762:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode;
 6641              		.loc 1 3762 7 is_stmt 1 view .LVU2121
3762:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode;
 6642              		.loc 1 3762 29 is_stmt 0 view .LVU2122
 6643 00da 1A6D     		ldr	r2, [r3, #80]
 6644 00dc 22F00402 		bic	r2, r2, #4
 6645 00e0 1A65     		str	r2, [r3, #80]
3763:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6646              		.loc 1 3763 7 is_stmt 1 view .LVU2123
3763:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6647              		.loc 1 3763 29 is_stmt 0 view .LVU2124
 6648 00e2 1A6D     		ldr	r2, [r3, #80]
 6649 00e4 0A43     		orrs	r2, r2, r1
 6650              	.L478:
3780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6651              		.loc 1 3780 29 view .LVU2125
 6652 00e6 1A65     		str	r2, [r3, #80]
3781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 6653              		.loc 1 3781 7 is_stmt 1 view .LVU2126
 6654 00e8 9DE7     		b	.L472
 6655              	.LVL448:
 6656              	.L474:
3770:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6657              		.loc 1 3770 7 view .LVU2127
3773:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6658              		.loc 1 3773 7 view .LVU2128
 6659 00ea 2068     		ldr	r0, [r4]
 6660 00ec FFF7FEFF 		bl	TIM_OC6_SetConfig
 6661              	.LVL449:
3776:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6662              		.loc 1 3776 7 view .LVU2129
3776:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6663              		.loc 1 3776 11 is_stmt 0 view .LVU2130
 6664 00f0 2368     		ldr	r3, [r4]
3780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6665              		.loc 1 3780 52 view .LVU2131
 6666 00f2 0969     		ldr	r1, [r1, #16]
 6667              	.LVL450:
3776:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6668              		.loc 1 3776 29 view .LVU2132
 6669 00f4 1A6D     		ldr	r2, [r3, #80]
 6670 00f6 42F40062 		orr	r2, r2, #2048
 6671 00fa 1A65     		str	r2, [r3, #80]
3779:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 6672              		.loc 1 3779 7 is_stmt 1 view .LVU2133
3779:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 6673              		.loc 1 3779 29 is_stmt 0 view .LVU2134
 6674 00fc 1A6D     		ldr	r2, [r3, #80]
 6675 00fe 22F48062 		bic	r2, r2, #1024
 6676 0102 1A65     		str	r2, [r3, #80]
3780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6677              		.loc 1 3780 7 is_stmt 1 view .LVU2135
3780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 6678              		.loc 1 3780 29 is_stmt 0 view .LVU2136
 6679 0104 1A6D     		ldr	r2, [r3, #80]
 6680 0106 42EA0122 		orr	r2, r2, r1, lsl #8
 6681 010a ECE7     		b	.L478
 6682              		.cfi_endproc
 6683              	.LFE386:
 6685              		.section	.text.TIM_TI1_SetConfig,"ax",%progbits
 6686              		.align	1
 6687              		.global	TIM_TI1_SetConfig
 6688              		.syntax unified
 6689              		.thumb
 6690              		.thumb_func
 6691              		.fpu fpv4-sp-d16
 6693              	TIM_TI1_SetConfig:
 6694              	.LVL451:
 6695              	.LFB434:
6834:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
 6696              		.loc 1 6834 1 is_stmt 1 view -0
 6697              		.cfi_startproc
 6698              		@ args = 0, pretend = 0, frame = 0
 6699              		@ frame_needed = 0, uses_anonymous_args = 0
6835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 6700              		.loc 1 6835 3 view .LVU2138
6836:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6701              		.loc 1 6836 3 view .LVU2139
6839:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6702              		.loc 1 6839 3 view .LVU2140
6834:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
 6703              		.loc 1 6834 1 is_stmt 0 view .LVU2141
 6704 0000 70B5     		push	{r4, r5, r6, lr}
 6705              		.cfi_def_cfa_offset 16
 6706              		.cfi_offset 4, -16
 6707              		.cfi_offset 5, -12
 6708              		.cfi_offset 6, -8
 6709              		.cfi_offset 14, -4
6839:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6710              		.loc 1 6839 14 view .LVU2142
 6711 0002 056A     		ldr	r5, [r0, #32]
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6712              		.loc 1 6844 7 view .LVU2143
 6713 0004 164E     		ldr	r6, .L486
6839:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6714              		.loc 1 6839 14 view .LVU2144
 6715 0006 25F00105 		bic	r5, r5, #1
 6716 000a 0562     		str	r5, [r0, #32]
6840:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 6717              		.loc 1 6840 3 is_stmt 1 view .LVU2145
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6718              		.loc 1 6844 7 is_stmt 0 view .LVU2146
 6719 000c B042     		cmp	r0, r6
6840:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 6720              		.loc 1 6840 12 view .LVU2147
 6721 000e 8469     		ldr	r4, [r0, #24]
 6722              	.LVL452:
6841:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6723              		.loc 1 6841 3 is_stmt 1 view .LVU2148
6841:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6724              		.loc 1 6841 11 is_stmt 0 view .LVU2149
 6725 0010 056A     		ldr	r5, [r0, #32]
 6726              	.LVL453:
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6727              		.loc 1 6844 3 is_stmt 1 view .LVU2150
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6728              		.loc 1 6844 7 is_stmt 0 view .LVU2151
 6729 0012 21D0     		beq	.L481
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6730              		.loc 1 6844 7 discriminator 2 view .LVU2152
 6731 0014 B0F1804F 		cmp	r0, #1073741824
 6732 0018 1ED0     		beq	.L481
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6733              		.loc 1 6844 7 discriminator 4 view .LVU2153
 6734 001a A6F59436 		sub	r6, r6, #75776
 6735 001e B042     		cmp	r0, r6
 6736 0020 1AD0     		beq	.L481
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6737              		.loc 1 6844 7 discriminator 6 view .LVU2154
 6738 0022 06F58066 		add	r6, r6, #1024
 6739 0026 B042     		cmp	r0, r6
 6740 0028 16D0     		beq	.L481
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6741              		.loc 1 6844 7 discriminator 8 view .LVU2155
 6742 002a 06F59636 		add	r6, r6, #76800
 6743 002e B042     		cmp	r0, r6
 6744 0030 12D0     		beq	.L481
6844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6745              		.loc 1 6844 7 discriminator 10 view .LVU2156
 6746 0032 06F54066 		add	r6, r6, #3072
 6747 0036 B042     		cmp	r0, r6
 6748 0038 0ED0     		beq	.L481
6851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6749              		.loc 1 6851 5 is_stmt 1 view .LVU2157
6851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6750              		.loc 1 6851 14 is_stmt 0 view .LVU2158
 6751 003a 44F00104 		orr	r4, r4, #1
 6752              	.LVL454:
 6753              	.L482:
6855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 6754              		.loc 1 6855 3 is_stmt 1 view .LVU2159
6856:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6755              		.loc 1 6856 30 is_stmt 0 view .LVU2160
 6756 003e 1B01     		lsls	r3, r3, #4
 6757              	.LVL455:
6855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 6758              		.loc 1 6855 12 view .LVU2161
 6759 0040 24F0F004 		bic	r4, r4, #240
 6760              	.LVL456:
6856:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6761              		.loc 1 6856 3 is_stmt 1 view .LVU2162
6856:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6762              		.loc 1 6856 37 is_stmt 0 view .LVU2163
 6763 0044 DBB2     		uxtb	r3, r3
6859:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 6764              		.loc 1 6859 11 view .LVU2164
 6765 0046 25F00A05 		bic	r5, r5, #10
 6766              	.LVL457:
6860:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6767              		.loc 1 6860 30 view .LVU2165
 6768 004a 01F00A01 		and	r1, r1, #10
 6769              	.LVL458:
6856:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6770              		.loc 1 6856 12 view .LVU2166
 6771 004e 1C43     		orrs	r4, r4, r3
 6772              	.LVL459:
6859:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 6773              		.loc 1 6859 3 is_stmt 1 view .LVU2167
6860:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6774              		.loc 1 6860 3 view .LVU2168
6860:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6775              		.loc 1 6860 11 is_stmt 0 view .LVU2169
 6776 0050 2943     		orrs	r1, r1, r5
 6777              	.LVL460:
6863:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 6778              		.loc 1 6863 3 is_stmt 1 view .LVU2170
6863:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 6779              		.loc 1 6863 15 is_stmt 0 view .LVU2171
 6780 0052 8461     		str	r4, [r0, #24]
6864:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6781              		.loc 1 6864 3 is_stmt 1 view .LVU2172
6864:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6782              		.loc 1 6864 14 is_stmt 0 view .LVU2173
 6783 0054 0162     		str	r1, [r0, #32]
6865:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6784              		.loc 1 6865 1 view .LVU2174
 6785 0056 70BD     		pop	{r4, r5, r6, pc}
 6786              	.LVL461:
 6787              	.L481:
6846:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccmr1 |= TIM_ICSelection;
 6788              		.loc 1 6846 5 is_stmt 1 view .LVU2175
6846:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     tmpccmr1 |= TIM_ICSelection;
 6789              		.loc 1 6846 14 is_stmt 0 view .LVU2176
 6790 0058 24F00304 		bic	r4, r4, #3
 6791              	.LVL462:
6847:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6792              		.loc 1 6847 5 is_stmt 1 view .LVU2177
6847:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6793              		.loc 1 6847 14 is_stmt 0 view .LVU2178
 6794 005c 1443     		orrs	r4, r4, r2
 6795              	.LVL463:
6847:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6796              		.loc 1 6847 14 view .LVU2179
 6797 005e EEE7     		b	.L482
 6798              	.L487:
 6799              		.align	2
 6800              	.L486:
 6801 0060 002C0140 		.word	1073818624
 6802              		.cfi_endproc
 6803              	.LFE434:
 6805              		.section	.text.HAL_TIM_IC_ConfigChannel,"ax",%progbits
 6806              		.align	1
 6807              		.global	HAL_TIM_IC_ConfigChannel
 6808              		.syntax unified
 6809              		.thumb
 6810              		.thumb_func
 6811              		.fpu fpv4-sp-d16
 6813              	HAL_TIM_IC_ConfigChannel:
 6814              	.LVL464:
 6815              	.LFB385:
3567:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6816              		.loc 1 3567 1 is_stmt 1 view -0
 6817              		.cfi_startproc
 6818              		@ args = 0, pretend = 0, frame = 0
 6819              		@ frame_needed = 0, uses_anonymous_args = 0
3567:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6820              		.loc 1 3567 1 is_stmt 0 view .LVU2181
 6821 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 6822              		.cfi_def_cfa_offset 24
 6823              		.cfi_offset 3, -24
 6824              		.cfi_offset 4, -20
 6825              		.cfi_offset 5, -16
 6826              		.cfi_offset 6, -12
 6827              		.cfi_offset 7, -8
 6828              		.cfi_offset 14, -4
3576:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6829              		.loc 1 3576 3 view .LVU2182
 6830 0002 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 6831 0006 012B     		cmp	r3, #1
3567:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6832              		.loc 1 3567 1 view .LVU2183
 6833 0008 0446     		mov	r4, r0
3569:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 6834              		.loc 1 3569 3 is_stmt 1 view .LVU2184
3570:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 6835              		.loc 1 3570 3 view .LVU2185
3571:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 6836              		.loc 1 3571 3 view .LVU2186
3572:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 6837              		.loc 1 3572 3 view .LVU2187
3573:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6838              		.loc 1 3573 3 view .LVU2188
3576:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6839              		.loc 1 3576 3 view .LVU2189
3576:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6840              		.loc 1 3576 3 view .LVU2190
3567:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 6841              		.loc 1 3567 1 is_stmt 0 view .LVU2191
 6842 000a 0E46     		mov	r6, r1
 6843 000c 1546     		mov	r5, r2
 6844 000e 4FF00200 		mov	r0, #2
 6845              	.LVL465:
3576:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6846              		.loc 1 3576 3 view .LVU2192
 6847 0012 1AD0     		beq	.L489
3576:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6848              		.loc 1 3576 3 is_stmt 1 discriminator 2 view .LVU2193
 6849 0014 0123     		movs	r3, #1
 6850 0016 84F83C30 		strb	r3, [r4, #60]
3578:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6851              		.loc 1 3578 3 discriminator 2 view .LVU2194
3578:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6852              		.loc 1 3578 15 is_stmt 0 discriminator 2 view .LVU2195
 6853 001a 84F83D00 		strb	r0, [r4, #61]
3580:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6854              		.loc 1 3580 3 is_stmt 1 discriminator 2 view .LVU2196
 6855 001e D1E90012 		ldrd	r1, r2, [r1]
 6856              	.LVL466:
3580:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6857              		.loc 1 3580 3 is_stmt 0 discriminator 2 view .LVU2197
 6858 0022 2068     		ldr	r0, [r4]
 6859 0024 F368     		ldr	r3, [r6, #12]
3580:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6860              		.loc 1 3580 6 discriminator 2 view .LVU2198
 6861 0026 8DB9     		cbnz	r5, .L490
3583:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICPolarity,
 6862              		.loc 1 3583 5 is_stmt 1 view .LVU2199
 6863 0028 FFF7FEFF 		bl	TIM_TI1_SetConfig
 6864              	.LVL467:
3589:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6865              		.loc 1 3589 5 view .LVU2200
3589:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6866              		.loc 1 3589 9 is_stmt 0 view .LVU2201
 6867 002c 2368     		ldr	r3, [r4]
3592:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6868              		.loc 1 3592 27 view .LVU2202
 6869 002e B168     		ldr	r1, [r6, #8]
3589:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6870              		.loc 1 3589 27 view .LVU2203
 6871 0030 9A69     		ldr	r2, [r3, #24]
 6872 0032 22F00C02 		bic	r2, r2, #12
 6873 0036 9A61     		str	r2, [r3, #24]
3592:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6874              		.loc 1 3592 5 is_stmt 1 view .LVU2204
3592:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6875              		.loc 1 3592 27 is_stmt 0 view .LVU2205
 6876 0038 9A69     		ldr	r2, [r3, #24]
 6877 003a 0A43     		orrs	r2, r2, r1
 6878 003c 9A61     		str	r2, [r3, #24]
 6879              	.LVL468:
 6880              	.L491:
3643:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6881              		.loc 1 3643 3 is_stmt 1 view .LVU2206
3643:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6882              		.loc 1 3643 15 is_stmt 0 view .LVU2207
 6883 003e 0123     		movs	r3, #1
3645:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6884              		.loc 1 3645 3 view .LVU2208
 6885 0040 0020     		movs	r0, #0
3643:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6886              		.loc 1 3643 15 view .LVU2209
 6887 0042 84F83D30 		strb	r3, [r4, #61]
3645:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6888              		.loc 1 3645 3 is_stmt 1 view .LVU2210
3645:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6889              		.loc 1 3645 3 view .LVU2211
 6890 0046 84F83C00 		strb	r0, [r4, #60]
3647:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6891              		.loc 1 3647 3 view .LVU2212
 6892              	.L489:
3648:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6893              		.loc 1 3648 1 is_stmt 0 view .LVU2213
 6894 004a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6895              	.LVL469:
 6896              	.L490:
3594:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6897              		.loc 1 3594 8 is_stmt 1 view .LVU2214
3594:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6898              		.loc 1 3594 11 is_stmt 0 view .LVU2215
 6899 004c 042D     		cmp	r5, #4
 6900 004e B668     		ldr	r6, [r6, #8]
 6901              	.LVL470:
3594:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6902              		.loc 1 3594 11 view .LVU2216
 6903 0050 22D1     		bne	.L492
3597:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6904              		.loc 1 3597 5 is_stmt 1 view .LVU2217
3599:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICPolarity,
 6905              		.loc 1 3599 5 view .LVU2218
 6906              	.LVL471:
 6907              	.LBB144:
 6908              	.LBI144:
6922:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
 6909              		.loc 1 6922 13 view .LVU2219
 6910              	.LBB145:
6925:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 6911              		.loc 1 6925 3 view .LVU2220
6926:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6912              		.loc 1 6926 3 view .LVU2221
6929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6913              		.loc 1 6929 3 view .LVU2222
6929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6914              		.loc 1 6929 14 is_stmt 0 view .LVU2223
 6915 0052 056A     		ldr	r5, [r0, #32]
 6916              	.LVL472:
6929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6917              		.loc 1 6929 14 view .LVU2224
 6918 0054 25F01005 		bic	r5, r5, #16
 6919 0058 0562     		str	r5, [r0, #32]
6930:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 6920              		.loc 1 6930 3 is_stmt 1 view .LVU2225
6930:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 6921              		.loc 1 6930 12 is_stmt 0 view .LVU2226
 6922 005a 8769     		ldr	r7, [r0, #24]
 6923              	.LVL473:
6931:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6924              		.loc 1 6931 3 is_stmt 1 view .LVU2227
6931:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6925              		.loc 1 6931 11 is_stmt 0 view .LVU2228
 6926 005c D0F820E0 		ldr	lr, [r0, #32]
 6927              	.LVL474:
6934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICSelection << 8U);
 6928              		.loc 1 6934 3 is_stmt 1 view .LVU2229
6934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICSelection << 8U);
 6929              		.loc 1 6934 12 is_stmt 0 view .LVU2230
 6930 0060 27F4407C 		bic	ip, r7, #768
 6931              	.LVL475:
6935:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6932              		.loc 1 6935 3 is_stmt 1 view .LVU2231
6939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6933              		.loc 1 6939 30 is_stmt 0 view .LVU2232
 6934 0064 1D03     		lsls	r5, r3, #12
6935:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6935              		.loc 1 6935 12 view .LVU2233
 6936 0066 4CEA022C 		orr	ip, ip, r2, lsl #8
 6937              	.LVL476:
6938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 6938              		.loc 1 6938 3 is_stmt 1 view .LVU2234
6943:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6939              		.loc 1 6943 31 is_stmt 0 view .LVU2235
 6940 006a 0901     		lsls	r1, r1, #4
6938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 6941              		.loc 1 6938 12 view .LVU2236
 6942 006c 2CF4704C 		bic	ip, ip, #61440
 6943              	.LVL477:
6939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6944              		.loc 1 6939 3 is_stmt 1 view .LVU2237
6939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6945              		.loc 1 6939 38 is_stmt 0 view .LVU2238
 6946 0070 ADB2     		uxth	r5, r5
6942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 6947              		.loc 1 6942 11 view .LVU2239
 6948 0072 2EF0A00E 		bic	lr, lr, #160
 6949              	.LVL478:
6943:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6950              		.loc 1 6943 38 view .LVU2240
 6951 0076 01F0A001 		and	r1, r1, #160
6939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6952              		.loc 1 6939 12 view .LVU2241
 6953 007a 45EA0C05 		orr	r5, r5, ip
 6954              	.LVL479:
6942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 6955              		.loc 1 6942 3 is_stmt 1 view .LVU2242
6943:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6956              		.loc 1 6943 3 view .LVU2243
6943:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6957              		.loc 1 6943 11 is_stmt 0 view .LVU2244
 6958 007e 41EA0E01 		orr	r1, r1, lr
 6959              	.LVL480:
6946:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 6960              		.loc 1 6946 3 is_stmt 1 view .LVU2245
6946:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 6961              		.loc 1 6946 15 is_stmt 0 view .LVU2246
 6962 0082 8561     		str	r5, [r0, #24]
6947:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6963              		.loc 1 6947 3 is_stmt 1 view .LVU2247
6947:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6964              		.loc 1 6947 14 is_stmt 0 view .LVU2248
 6965 0084 0162     		str	r1, [r0, #32]
 6966              	.LVL481:
6947:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 6967              		.loc 1 6947 14 view .LVU2249
 6968              	.LBE145:
 6969              	.LBE144:
3605:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6970              		.loc 1 3605 5 is_stmt 1 view .LVU2250
3605:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6971              		.loc 1 3605 27 is_stmt 0 view .LVU2251
 6972 0086 8369     		ldr	r3, [r0, #24]
 6973 0088 23F44063 		bic	r3, r3, #3072
 6974 008c 8361     		str	r3, [r0, #24]
3608:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6975              		.loc 1 3608 5 is_stmt 1 view .LVU2252
3608:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 6976              		.loc 1 3608 27 is_stmt 0 view .LVU2253
 6977 008e 8369     		ldr	r3, [r0, #24]
 6978 0090 43EA0626 		orr	r6, r3, r6, lsl #8
 6979 0094 8661     		str	r6, [r0, #24]
 6980 0096 D2E7     		b	.L491
 6981              	.LVL482:
 6982              	.L492:
3610:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6983              		.loc 1 3610 8 is_stmt 1 view .LVU2254
3610:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6984              		.loc 1 3610 11 is_stmt 0 view .LVU2255
 6985 0098 082D     		cmp	r5, #8
 6986              	.LBB146:
 6987              	.LBB147:
7012:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 6988              		.loc 1 7012 14 view .LVU2256
 6989 009a 056A     		ldr	r5, [r0, #32]
 6990              	.LVL483:
7012:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 6991              		.loc 1 7012 14 view .LVU2257
 6992              	.LBE147:
 6993              	.LBE146:
3610:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 6994              		.loc 1 3610 11 view .LVU2258
 6995 009c 1CD1     		bne	.L493
3613:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 6996              		.loc 1 3613 5 is_stmt 1 view .LVU2259
3615:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICPolarity,
 6997              		.loc 1 3615 5 view .LVU2260
 6998              	.LVL484:
 6999              	.LBB149:
 7000              	.LBI146:
7005:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
 7001              		.loc 1 7005 13 view .LVU2261
 7002              	.LBB148:
7008:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 7003              		.loc 1 7008 3 view .LVU2262
7009:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7004              		.loc 1 7009 3 view .LVU2263
7012:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 7005              		.loc 1 7012 3 view .LVU2264
7012:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 7006              		.loc 1 7012 14 is_stmt 0 view .LVU2265
 7007 009e 25F48075 		bic	r5, r5, #256
 7008 00a2 0562     		str	r5, [r0, #32]
7013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 7009              		.loc 1 7013 3 is_stmt 1 view .LVU2266
7013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 7010              		.loc 1 7013 12 is_stmt 0 view .LVU2267
 7011 00a4 C769     		ldr	r7, [r0, #28]
 7012              	.LVL485:
7014:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7013              		.loc 1 7014 3 is_stmt 1 view .LVU2268
7014:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7014              		.loc 1 7014 11 is_stmt 0 view .LVU2269
 7015 00a6 056A     		ldr	r5, [r0, #32]
 7016              	.LVL486:
7017:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= TIM_ICSelection;
 7017              		.loc 1 7017 3 is_stmt 1 view .LVU2270
7017:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= TIM_ICSelection;
 7018              		.loc 1 7017 12 is_stmt 0 view .LVU2271
 7019 00a8 27F00307 		bic	r7, r7, #3
 7020              	.LVL487:
7018:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7021              		.loc 1 7018 3 is_stmt 1 view .LVU2272
7018:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7022              		.loc 1 7018 12 is_stmt 0 view .LVU2273
 7023 00ac 1743     		orrs	r7, r7, r2
 7024              	.LVL488:
7021:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 7025              		.loc 1 7021 3 is_stmt 1 view .LVU2274
7022:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7026              		.loc 1 7022 30 is_stmt 0 view .LVU2275
 7027 00ae 1B01     		lsls	r3, r3, #4
7026:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7028              		.loc 1 7026 31 view .LVU2276
 7029 00b0 0902     		lsls	r1, r1, #8
7022:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7030              		.loc 1 7022 37 view .LVU2277
 7031 00b2 DBB2     		uxtb	r3, r3
7021:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 7032              		.loc 1 7021 12 view .LVU2278
 7033 00b4 27F0F007 		bic	r7, r7, #240
 7034              	.LVL489:
7022:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7035              		.loc 1 7022 3 is_stmt 1 view .LVU2279
7025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 7036              		.loc 1 7025 11 is_stmt 0 view .LVU2280
 7037 00b8 25F42065 		bic	r5, r5, #2560
 7038              	.LVL490:
7026:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7039              		.loc 1 7026 38 view .LVU2281
 7040 00bc 01F42061 		and	r1, r1, #2560
7022:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7041              		.loc 1 7022 12 view .LVU2282
 7042 00c0 1F43     		orrs	r7, r7, r3
 7043              	.LVL491:
7025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 7044              		.loc 1 7025 3 is_stmt 1 view .LVU2283
7026:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7045              		.loc 1 7026 3 view .LVU2284
7026:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7046              		.loc 1 7026 11 is_stmt 0 view .LVU2285
 7047 00c2 2943     		orrs	r1, r1, r5
 7048              	.LVL492:
7029:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 7049              		.loc 1 7029 3 is_stmt 1 view .LVU2286
7029:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 7050              		.loc 1 7029 15 is_stmt 0 view .LVU2287
 7051 00c4 C761     		str	r7, [r0, #28]
7030:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7052              		.loc 1 7030 3 is_stmt 1 view .LVU2288
7030:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7053              		.loc 1 7030 14 is_stmt 0 view .LVU2289
 7054 00c6 0162     		str	r1, [r0, #32]
 7055              	.LVL493:
7030:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7056              		.loc 1 7030 14 view .LVU2290
 7057              	.LBE148:
 7058              	.LBE149:
3621:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7059              		.loc 1 3621 5 is_stmt 1 view .LVU2291
3621:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7060              		.loc 1 3621 27 is_stmt 0 view .LVU2292
 7061 00c8 C369     		ldr	r3, [r0, #28]
 7062 00ca 23F00C03 		bic	r3, r3, #12
 7063 00ce C361     		str	r3, [r0, #28]
3624:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 7064              		.loc 1 3624 5 is_stmt 1 view .LVU2293
3624:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 7065              		.loc 1 3624 27 is_stmt 0 view .LVU2294
 7066 00d0 C369     		ldr	r3, [r0, #28]
 7067 00d2 1E43     		orrs	r6, r6, r3
 7068              	.L495:
3640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 7069              		.loc 1 3640 27 view .LVU2295
 7070 00d4 C661     		str	r6, [r0, #28]
 7071 00d6 B2E7     		b	.L491
 7072              	.L493:
3629:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7073              		.loc 1 3629 5 is_stmt 1 view .LVU2296
3631:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                       sConfig->ICPolarity,
 7074              		.loc 1 3631 5 view .LVU2297
 7075              	.LVL494:
 7076              	.LBB150:
 7077              	.LBI150:
7053:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
 7078              		.loc 1 7053 13 view .LVU2298
 7079              	.LBB151:
7056:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 7080              		.loc 1 7056 3 view .LVU2299
7057:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7081              		.loc 1 7057 3 view .LVU2300
7060:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 7082              		.loc 1 7060 3 view .LVU2301
7060:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 7083              		.loc 1 7060 14 is_stmt 0 view .LVU2302
 7084 00d8 25F48055 		bic	r5, r5, #4096
 7085 00dc 0562     		str	r5, [r0, #32]
7061:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 7086              		.loc 1 7061 3 is_stmt 1 view .LVU2303
7061:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 7087              		.loc 1 7061 12 is_stmt 0 view .LVU2304
 7088 00de C569     		ldr	r5, [r0, #28]
 7089              	.LVL495:
7062:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7090              		.loc 1 7062 3 is_stmt 1 view .LVU2305
7062:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7091              		.loc 1 7062 11 is_stmt 0 view .LVU2306
 7092 00e0 076A     		ldr	r7, [r0, #32]
 7093              	.LVL496:
7065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= (TIM_ICSelection << 8U);
 7094              		.loc 1 7065 3 is_stmt 1 view .LVU2307
7065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= (TIM_ICSelection << 8U);
 7095              		.loc 1 7065 12 is_stmt 0 view .LVU2308
 7096 00e2 25F44075 		bic	r5, r5, #768
 7097              	.LVL497:
7066:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7098              		.loc 1 7066 3 is_stmt 1 view .LVU2309
7066:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7099              		.loc 1 7066 12 is_stmt 0 view .LVU2310
 7100 00e6 45EA0225 		orr	r5, r5, r2, lsl #8
 7101              	.LVL498:
7069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 7102              		.loc 1 7069 3 is_stmt 1 view .LVU2311
7070:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7103              		.loc 1 7070 30 is_stmt 0 view .LVU2312
 7104 00ea 1B03     		lsls	r3, r3, #12
7074:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7105              		.loc 1 7074 31 view .LVU2313
 7106 00ec 0903     		lsls	r1, r1, #12
7069:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 7107              		.loc 1 7069 12 view .LVU2314
 7108 00ee 25F47045 		bic	r5, r5, #61440
 7109              	.LVL499:
7070:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7110              		.loc 1 7070 3 is_stmt 1 view .LVU2315
7070:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7111              		.loc 1 7070 38 is_stmt 0 view .LVU2316
 7112 00f2 9BB2     		uxth	r3, r3
7073:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 7113              		.loc 1 7073 11 view .LVU2317
 7114 00f4 27F42047 		bic	r7, r7, #40960
 7115              	.LVL500:
7074:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7116              		.loc 1 7074 39 view .LVU2318
 7117 00f8 01F42041 		and	r1, r1, #40960
7070:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7118              		.loc 1 7070 12 view .LVU2319
 7119 00fc 2B43     		orrs	r3, r3, r5
 7120              	.LVL501:
7073:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 7121              		.loc 1 7073 3 is_stmt 1 view .LVU2320
7074:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7122              		.loc 1 7074 3 view .LVU2321
7074:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7123              		.loc 1 7074 11 is_stmt 0 view .LVU2322
 7124 00fe 3943     		orrs	r1, r1, r7
 7125              	.LVL502:
7077:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer ;
 7126              		.loc 1 7077 3 is_stmt 1 view .LVU2323
7077:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer ;
 7127              		.loc 1 7077 15 is_stmt 0 view .LVU2324
 7128 0100 C361     		str	r3, [r0, #28]
7078:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7129              		.loc 1 7078 3 is_stmt 1 view .LVU2325
7078:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7130              		.loc 1 7078 14 is_stmt 0 view .LVU2326
 7131 0102 0162     		str	r1, [r0, #32]
 7132              	.LVL503:
7078:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7133              		.loc 1 7078 14 view .LVU2327
 7134              	.LBE151:
 7135              	.LBE150:
3637:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7136              		.loc 1 3637 5 is_stmt 1 view .LVU2328
3637:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7137              		.loc 1 3637 27 is_stmt 0 view .LVU2329
 7138 0104 C369     		ldr	r3, [r0, #28]
 7139 0106 23F44063 		bic	r3, r3, #3072
 7140 010a C361     		str	r3, [r0, #28]
3640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 7141              		.loc 1 3640 5 is_stmt 1 view .LVU2330
3640:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 7142              		.loc 1 3640 27 is_stmt 0 view .LVU2331
 7143 010c C369     		ldr	r3, [r0, #28]
 7144 010e 43EA0626 		orr	r6, r3, r6, lsl #8
 7145 0112 DFE7     		b	.L495
 7146              		.cfi_endproc
 7147              	.LFE385:
 7149              		.section	.text.HAL_TIM_OnePulse_ConfigChannel,"ax",%progbits
 7150              		.align	1
 7151              		.global	HAL_TIM_OnePulse_ConfigChannel
 7152              		.syntax unified
 7153              		.thumb
 7154              		.thumb_func
 7155              		.fpu fpv4-sp-d16
 7157              	HAL_TIM_OnePulse_ConfigChannel:
 7158              	.LVL504:
 7159              	.LFB387:
3816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_OC_InitTypeDef temp1;
 7160              		.loc 1 3816 1 is_stmt 1 view -0
 7161              		.cfi_startproc
 7162              		@ args = 0, pretend = 0, frame = 32
 7163              		@ frame_needed = 0, uses_anonymous_args = 0
3817:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7164              		.loc 1 3817 3 view .LVU2333
3820:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_OPM_CHANNELS(InputChannel));
 7165              		.loc 1 3820 3 view .LVU2334
3821:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7166              		.loc 1 3821 3 view .LVU2335
3823:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7167              		.loc 1 3823 3 view .LVU2336
3816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_OC_InitTypeDef temp1;
 7168              		.loc 1 3816 1 is_stmt 0 view .LVU2337
 7169 0000 70B5     		push	{r4, r5, r6, lr}
 7170              		.cfi_def_cfa_offset 16
 7171              		.cfi_offset 4, -16
 7172              		.cfi_offset 5, -12
 7173              		.cfi_offset 6, -8
 7174              		.cfi_offset 14, -4
3823:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7175              		.loc 1 3823 6 view .LVU2338
 7176 0002 9A42     		cmp	r2, r3
3816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_OC_InitTypeDef temp1;
 7177              		.loc 1 3816 1 view .LVU2339
 7178 0004 88B0     		sub	sp, sp, #32
 7179              		.cfi_def_cfa_offset 48
3816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIM_OC_InitTypeDef temp1;
 7180              		.loc 1 3816 1 view .LVU2340
 7181 0006 0546     		mov	r5, r0
 7182 0008 0C46     		mov	r4, r1
 7183 000a 1E46     		mov	r6, r3
3823:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7184              		.loc 1 3823 6 view .LVU2341
 7185 000c 77D0     		beq	.L504
3826:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7186              		.loc 1 3826 5 is_stmt 1 view .LVU2342
3826:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7187              		.loc 1 3826 5 view .LVU2343
 7188 000e 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 7189              	.LVL505:
3826:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7190              		.loc 1 3826 5 is_stmt 0 view .LVU2344
 7191 0012 012B     		cmp	r3, #1
 7192 0014 4FF00200 		mov	r0, #2
 7193              	.LVL506:
3826:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7194              		.loc 1 3826 5 view .LVU2345
 7195 0018 1CD0     		beq	.L497
3826:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7196              		.loc 1 3826 5 is_stmt 1 discriminator 2 view .LVU2346
 7197 001a 0123     		movs	r3, #1
 7198 001c 85F83C30 		strb	r3, [r5, #60]
3828:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7199              		.loc 1 3828 5 discriminator 2 view .LVU2347
3831:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.Pulse = sConfig->Pulse;
 7200              		.loc 1 3831 18 is_stmt 0 discriminator 2 view .LVU2348
 7201 0020 0B68     		ldr	r3, [r1]
 7202 0022 0193     		str	r3, [sp, #4]
3832:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCPolarity = sConfig->OCPolarity;
 7203              		.loc 1 3832 17 discriminator 2 view .LVU2349
 7204 0024 4B68     		ldr	r3, [r1, #4]
 7205 0026 0293     		str	r3, [sp, #8]
3833:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCNPolarity = sConfig->OCNPolarity;
 7206              		.loc 1 3833 22 discriminator 2 view .LVU2350
 7207 0028 8B68     		ldr	r3, [r1, #8]
 7208 002a 0393     		str	r3, [sp, #12]
3834:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCIdleState = sConfig->OCIdleState;
 7209              		.loc 1 3834 23 discriminator 2 view .LVU2351
 7210 002c CB68     		ldr	r3, [r1, #12]
 7211 002e 0493     		str	r3, [sp, #16]
3835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCNIdleState = sConfig->OCNIdleState;
 7212              		.loc 1 3835 23 discriminator 2 view .LVU2352
 7213 0030 0B69     		ldr	r3, [r1, #16]
 7214 0032 0693     		str	r3, [sp, #24]
3836:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7215              		.loc 1 3836 24 discriminator 2 view .LVU2353
 7216 0034 4B69     		ldr	r3, [r1, #20]
3828:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7217              		.loc 1 3828 17 discriminator 2 view .LVU2354
 7218 0036 85F83D00 		strb	r0, [r5, #61]
3831:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.Pulse = sConfig->Pulse;
 7219              		.loc 1 3831 5 is_stmt 1 discriminator 2 view .LVU2355
3832:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCPolarity = sConfig->OCPolarity;
 7220              		.loc 1 3832 5 discriminator 2 view .LVU2356
3833:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCNPolarity = sConfig->OCNPolarity;
 7221              		.loc 1 3833 5 discriminator 2 view .LVU2357
3834:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCIdleState = sConfig->OCIdleState;
 7222              		.loc 1 3834 5 discriminator 2 view .LVU2358
3835:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     temp1.OCNIdleState = sConfig->OCNIdleState;
 7223              		.loc 1 3835 5 discriminator 2 view .LVU2359
3836:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7224              		.loc 1 3836 5 discriminator 2 view .LVU2360
3836:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7225              		.loc 1 3836 24 is_stmt 0 discriminator 2 view .LVU2361
 7226 003a 0793     		str	r3, [sp, #28]
3838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 7227              		.loc 1 3838 5 is_stmt 1 discriminator 2 view .LVU2362
 7228 003c 62B1     		cbz	r2, .L498
3838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 7229              		.loc 1 3838 5 is_stmt 0 view .LVU2363
 7230 003e 042A     		cmp	r2, #4
 7231 0040 0FD0     		beq	.L499
 7232              	.LVL507:
 7233              	.L500:
3858:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 7234              		.loc 1 3858 5 is_stmt 1 view .LVU2364
 7235 0042 9EB1     		cbz	r6, .L501
 7236 0044 042E     		cmp	r6, #4
 7237 0046 31D0     		beq	.L502
 7238              	.LVL508:
 7239              	.L503:
3903:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7240              		.loc 1 3903 5 view .LVU2365
3903:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7241              		.loc 1 3903 17 is_stmt 0 view .LVU2366
 7242 0048 0123     		movs	r3, #1
3905:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7243              		.loc 1 3905 5 view .LVU2367
 7244 004a 0020     		movs	r0, #0
3903:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7245              		.loc 1 3903 17 view .LVU2368
 7246 004c 85F83D30 		strb	r3, [r5, #61]
3905:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7247              		.loc 1 3905 5 is_stmt 1 view .LVU2369
3905:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7248              		.loc 1 3905 5 view .LVU2370
 7249 0050 85F83C00 		strb	r0, [r5, #60]
3907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 7250              		.loc 1 3907 5 view .LVU2371
 7251              	.L497:
3913:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7252              		.loc 1 3913 1 is_stmt 0 view .LVU2372
 7253 0054 08B0     		add	sp, sp, #32
 7254              		.cfi_remember_state
 7255              		.cfi_def_cfa_offset 16
 7256              		@ sp needed
 7257 0056 70BD     		pop	{r4, r5, r6, pc}
 7258              	.LVL509:
 7259              	.L498:
 7260              		.cfi_restore_state
3842:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7261              		.loc 1 3842 9 is_stmt 1 view .LVU2373
3844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
 7262              		.loc 1 3844 9 view .LVU2374
 7263 0058 01A9     		add	r1, sp, #4
 7264              	.LVL510:
3844:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
 7265              		.loc 1 3844 9 is_stmt 0 view .LVU2375
 7266 005a 2868     		ldr	r0, [r5]
 7267 005c FFF7FEFF 		bl	TIM_OC1_SetConfig
 7268              	.LVL511:
3845:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7269              		.loc 1 3845 9 is_stmt 1 view .LVU2376
 7270 0060 EFE7     		b	.L500
 7271              	.LVL512:
 7272              	.L499:
3849:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7273              		.loc 1 3849 9 view .LVU2377
3851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
 7274              		.loc 1 3851 9 view .LVU2378
 7275 0062 01A9     		add	r1, sp, #4
 7276              	.LVL513:
3851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
 7277              		.loc 1 3851 9 is_stmt 0 view .LVU2379
 7278 0064 2868     		ldr	r0, [r5]
 7279 0066 FFF7FEFF 		bl	TIM_OC2_SetConfig
 7280              	.LVL514:
3852:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7281              		.loc 1 3852 9 is_stmt 1 view .LVU2380
 7282 006a EAE7     		b	.L500
 7283              	.L501:
3862:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7284              		.loc 1 3862 9 view .LVU2381
3864:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                           sConfig->ICSelection, sConfig->ICFilter);
 7285              		.loc 1 3864 9 view .LVU2382
 7286 006c D4E90723 		ldrd	r2, r3, [r4, #28]
 7287 0070 A169     		ldr	r1, [r4, #24]
 7288 0072 2868     		ldr	r0, [r5]
 7289 0074 FFF7FEFF 		bl	TIM_TI1_SetConfig
 7290              	.LVL515:
3868:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7291              		.loc 1 3868 9 view .LVU2383
3868:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7292              		.loc 1 3868 13 is_stmt 0 view .LVU2384
 7293 0078 2B68     		ldr	r3, [r5]
3868:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7294              		.loc 1 3868 31 view .LVU2385
 7295 007a 9A69     		ldr	r2, [r3, #24]
 7296 007c 22F00C02 		bic	r2, r2, #12
 7297 0080 9A61     		str	r2, [r3, #24]
3871:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI1FP1;
 7298              		.loc 1 3871 9 is_stmt 1 view .LVU2386
3871:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI1FP1;
 7299              		.loc 1 3871 30 is_stmt 0 view .LVU2387
 7300 0082 9A68     		ldr	r2, [r3, #8]
 7301 0084 22F44012 		bic	r2, r2, #3145728
 7302 0088 22F07002 		bic	r2, r2, #112
 7303 008c 9A60     		str	r2, [r3, #8]
3872:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7304              		.loc 1 3872 9 is_stmt 1 view .LVU2388
3872:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7305              		.loc 1 3872 30 is_stmt 0 view .LVU2389
 7306 008e 9A68     		ldr	r2, [r3, #8]
 7307 0090 42F05002 		orr	r2, r2, #80
 7308              	.LVL516:
 7309              	.L506:
3891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7310              		.loc 1 3891 30 view .LVU2390
 7311 0094 9A60     		str	r2, [r3, #8]
3894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 7312              		.loc 1 3894 9 is_stmt 1 view .LVU2391
3894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 7313              		.loc 1 3894 30 is_stmt 0 view .LVU2392
 7314 0096 9A68     		ldr	r2, [r3, #8]
 7315 0098 22F48032 		bic	r2, r2, #65536
 7316 009c 22F00702 		bic	r2, r2, #7
 7317 00a0 9A60     		str	r2, [r3, #8]
3895:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
 7318              		.loc 1 3895 9 is_stmt 1 view .LVU2393
3895:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         break;
 7319              		.loc 1 3895 30 is_stmt 0 view .LVU2394
 7320 00a2 9A68     		ldr	r2, [r3, #8]
 7321 00a4 42F00602 		orr	r2, r2, #6
 7322 00a8 9A60     		str	r2, [r3, #8]
3896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7323              		.loc 1 3896 9 is_stmt 1 view .LVU2395
 7324 00aa CDE7     		b	.L503
 7325              	.LVL517:
 7326              	.L502:
3881:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7327              		.loc 1 3881 9 view .LVU2396
3883:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                           sConfig->ICSelection, sConfig->ICFilter);
 7328              		.loc 1 3883 9 view .LVU2397
 7329 00ac 2B68     		ldr	r3, [r5]
 7330 00ae 216A     		ldr	r1, [r4, #32]
 7331              	.LVL518:
3883:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                           sConfig->ICSelection, sConfig->ICFilter);
 7332              		.loc 1 3883 9 is_stmt 0 view .LVU2398
 7333 00b0 D4E90626 		ldrd	r2, r6, [r4, #24]
 7334              	.LVL519:
 7335              	.LBB154:
 7336              	.LBI154:
6922:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
 7337              		.loc 1 6922 13 is_stmt 1 view .LVU2399
 7338              	.LBB155:
6925:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 7339              		.loc 1 6925 3 view .LVU2400
6926:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7340              		.loc 1 6926 3 view .LVU2401
6929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 7341              		.loc 1 6929 3 view .LVU2402
6929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 7342              		.loc 1 6929 14 is_stmt 0 view .LVU2403
 7343 00b4 1C6A     		ldr	r4, [r3, #32]
 7344              	.LVL520:
6929:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 7345              		.loc 1 6929 14 view .LVU2404
 7346 00b6 24F01004 		bic	r4, r4, #16
 7347 00ba 1C62     		str	r4, [r3, #32]
6930:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 7348              		.loc 1 6930 3 is_stmt 1 view .LVU2405
6930:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 7349              		.loc 1 6930 12 is_stmt 0 view .LVU2406
 7350 00bc 9869     		ldr	r0, [r3, #24]
 7351              	.LVL521:
6931:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7352              		.loc 1 6931 3 is_stmt 1 view .LVU2407
6931:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7353              		.loc 1 6931 11 is_stmt 0 view .LVU2408
 7354 00be 1C6A     		ldr	r4, [r3, #32]
 7355              	.LVL522:
6934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICSelection << 8U);
 7356              		.loc 1 6934 3 is_stmt 1 view .LVU2409
6934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICSelection << 8U);
 7357              		.loc 1 6934 12 is_stmt 0 view .LVU2410
 7358 00c0 20F44070 		bic	r0, r0, #768
 7359              	.LVL523:
6935:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7360              		.loc 1 6935 3 is_stmt 1 view .LVU2411
6935:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7361              		.loc 1 6935 12 is_stmt 0 view .LVU2412
 7362 00c4 40EA0620 		orr	r0, r0, r6, lsl #8
 7363              	.LVL524:
6938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 7364              		.loc 1 6938 3 is_stmt 1 view .LVU2413
6939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7365              		.loc 1 6939 30 is_stmt 0 view .LVU2414
 7366 00c8 0903     		lsls	r1, r1, #12
 7367              	.LVL525:
6938:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 7368              		.loc 1 6938 12 view .LVU2415
 7369 00ca 20F47040 		bic	r0, r0, #61440
 7370              	.LVL526:
6939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7371              		.loc 1 6939 3 is_stmt 1 view .LVU2416
6939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7372              		.loc 1 6939 38 is_stmt 0 view .LVU2417
 7373 00ce 89B2     		uxth	r1, r1
6943:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7374              		.loc 1 6943 31 view .LVU2418
 7375 00d0 1201     		lsls	r2, r2, #4
 7376              	.LVL527:
6939:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7377              		.loc 1 6939 12 view .LVU2419
 7378 00d2 0143     		orrs	r1, r1, r0
 7379              	.LVL528:
6942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 7380              		.loc 1 6942 3 is_stmt 1 view .LVU2420
6943:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7381              		.loc 1 6943 38 is_stmt 0 view .LVU2421
 7382 00d4 02F0A002 		and	r2, r2, #160
6942:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 7383              		.loc 1 6942 11 view .LVU2422
 7384 00d8 24F0A000 		bic	r0, r4, #160
 7385              	.LVL529:
6943:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7386              		.loc 1 6943 3 is_stmt 1 view .LVU2423
6943:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7387              		.loc 1 6943 11 is_stmt 0 view .LVU2424
 7388 00dc 0243     		orrs	r2, r2, r0
 7389              	.LVL530:
6946:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 7390              		.loc 1 6946 3 is_stmt 1 view .LVU2425
6946:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 7391              		.loc 1 6946 15 is_stmt 0 view .LVU2426
 7392 00de 9961     		str	r1, [r3, #24]
6947:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7393              		.loc 1 6947 3 is_stmt 1 view .LVU2427
6947:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7394              		.loc 1 6947 14 is_stmt 0 view .LVU2428
 7395 00e0 1A62     		str	r2, [r3, #32]
 7396              	.LVL531:
6947:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7397              		.loc 1 6947 14 view .LVU2429
 7398              	.LBE155:
 7399              	.LBE154:
3887:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7400              		.loc 1 3887 9 is_stmt 1 view .LVU2430
3887:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7401              		.loc 1 3887 31 is_stmt 0 view .LVU2431
 7402 00e2 9A69     		ldr	r2, [r3, #24]
 7403 00e4 22F44062 		bic	r2, r2, #3072
 7404 00e8 9A61     		str	r2, [r3, #24]
3890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI2FP2;
 7405              		.loc 1 3890 9 is_stmt 1 view .LVU2432
3890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI2FP2;
 7406              		.loc 1 3890 30 is_stmt 0 view .LVU2433
 7407 00ea 9A68     		ldr	r2, [r3, #8]
 7408 00ec 22F44012 		bic	r2, r2, #3145728
 7409 00f0 22F07002 		bic	r2, r2, #112
 7410 00f4 9A60     		str	r2, [r3, #8]
3891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7411              		.loc 1 3891 9 is_stmt 1 view .LVU2434
3891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7412              		.loc 1 3891 30 is_stmt 0 view .LVU2435
 7413 00f6 9A68     		ldr	r2, [r3, #8]
 7414 00f8 42F06002 		orr	r2, r2, #96
 7415 00fc CAE7     		b	.L506
 7416              	.LVL532:
 7417              	.L504:
3911:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 7418              		.loc 1 3911 12 view .LVU2436
 7419 00fe 0120     		movs	r0, #1
 7420              	.LVL533:
3911:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 7421              		.loc 1 3911 12 view .LVU2437
 7422 0100 A8E7     		b	.L497
 7423              		.cfi_endproc
 7424              	.LFE387:
 7426              		.section	.text.TIM_ETR_SetConfig,"ax",%progbits
 7427              		.align	1
 7428              		.global	TIM_ETR_SetConfig
 7429              		.syntax unified
 7430              		.thumb
 7431              		.thumb_func
 7432              		.fpu fpv4-sp-d16
 7434              	TIM_ETR_SetConfig:
 7435              	.LVL534:
 7436              	.LFB441:
7139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 7437              		.loc 1 7139 1 is_stmt 1 view -0
 7438              		.cfi_startproc
 7439              		@ args = 0, pretend = 0, frame = 0
 7440              		@ frame_needed = 0, uses_anonymous_args = 0
7140:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7441              		.loc 1 7140 3 view .LVU2439
7142:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7442              		.loc 1 7142 3 view .LVU2440
7139:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 7443              		.loc 1 7139 1 is_stmt 0 view .LVU2441
 7444 0000 10B5     		push	{r4, lr}
 7445              		.cfi_def_cfa_offset 8
 7446              		.cfi_offset 4, -8
 7447              		.cfi_offset 14, -4
7142:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7448              		.loc 1 7142 11 view .LVU2442
 7449 0002 8468     		ldr	r4, [r0, #8]
 7450              	.LVL535:
7145:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7451              		.loc 1 7145 3 is_stmt 1 view .LVU2443
7148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7452              		.loc 1 7148 45 is_stmt 0 view .LVU2444
 7453 0004 0A43     		orrs	r2, r2, r1
 7454              	.LVL536:
7145:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7455              		.loc 1 7145 11 view .LVU2445
 7456 0006 24F47F44 		bic	r4, r4, #65280
 7457              	.LVL537:
7148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7458              		.loc 1 7148 3 is_stmt 1 view .LVU2446
7148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7459              		.loc 1 7148 45 is_stmt 0 view .LVU2447
 7460 000a 42EA0323 		orr	r3, r2, r3, lsl #8
 7461              	.LVL538:
7148:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7462              		.loc 1 7148 11 view .LVU2448
 7463 000e 2343     		orrs	r3, r3, r4
 7464              	.LVL539:
7151:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7465              		.loc 1 7151 3 is_stmt 1 view .LVU2449
7151:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7466              		.loc 1 7151 14 is_stmt 0 view .LVU2450
 7467 0010 8360     		str	r3, [r0, #8]
7152:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7468              		.loc 1 7152 1 view .LVU2451
 7469 0012 10BD     		pop	{r4, pc}
 7470              		.cfi_endproc
 7471              	.LFE441:
 7473              		.section	.text.HAL_TIM_ConfigOCrefClear,"ax",%progbits
 7474              		.align	1
 7475              		.global	HAL_TIM_ConfigOCrefClear
 7476              		.syntax unified
 7477              		.thumb
 7478              		.thumb_func
 7479              		.fpu fpv4-sp-d16
 7481              	HAL_TIM_ConfigOCrefClear:
 7482              	.LVL540:
 7483              	.LFB395:
4643:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 7484              		.loc 1 4643 1 is_stmt 1 view -0
 7485              		.cfi_startproc
 7486              		@ args = 0, pretend = 0, frame = 0
 7487              		@ frame_needed = 0, uses_anonymous_args = 0
4645:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));
 7488              		.loc 1 4645 3 view .LVU2453
4646:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7489              		.loc 1 4646 3 view .LVU2454
4649:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7490              		.loc 1 4649 3 view .LVU2455
4649:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7491              		.loc 1 4649 3 view .LVU2456
 7492 0000 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 7493 0004 012B     		cmp	r3, #1
4643:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 7494              		.loc 1 4643 1 is_stmt 0 view .LVU2457
 7495 0006 70B5     		push	{r4, r5, r6, lr}
 7496              		.cfi_def_cfa_offset 16
 7497              		.cfi_offset 4, -16
 7498              		.cfi_offset 5, -12
 7499              		.cfi_offset 6, -8
 7500              		.cfi_offset 14, -4
4643:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 7501              		.loc 1 4643 1 view .LVU2458
 7502 0008 0446     		mov	r4, r0
 7503 000a 0D46     		mov	r5, r1
 7504 000c 1646     		mov	r6, r2
 7505 000e 4FF00200 		mov	r0, #2
 7506              	.LVL541:
4649:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7507              		.loc 1 4649 3 view .LVU2459
 7508 0012 7DD0     		beq	.L509
4649:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7509              		.loc 1 4649 3 is_stmt 1 discriminator 2 view .LVU2460
4651:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7510              		.loc 1 4651 15 is_stmt 0 discriminator 2 view .LVU2461
 7511 0014 84F83D00 		strb	r0, [r4, #61]
4653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7512              		.loc 1 4653 28 discriminator 2 view .LVU2462
 7513 0018 4868     		ldr	r0, [r1, #4]
4649:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7514              		.loc 1 4649 3 discriminator 2 view .LVU2463
 7515 001a 0123     		movs	r3, #1
4653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7516              		.loc 1 4653 3 discriminator 2 view .LVU2464
 7517 001c B0F5803F 		cmp	r0, #65536
4649:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7518              		.loc 1 4649 3 discriminator 2 view .LVU2465
 7519 0020 84F83C30 		strb	r3, [r4, #60]
4651:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7520              		.loc 1 4651 3 is_stmt 1 discriminator 2 view .LVU2466
4653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7521              		.loc 1 4653 3 discriminator 2 view .LVU2467
 7522 0024 1DD0     		beq	.L510
4653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7523              		.loc 1 4653 3 is_stmt 0 view .LVU2468
 7524 0026 14D8     		bhi	.L511
 7525 0028 D8B1     		cbz	r0, .L510
 7526 002a 9842     		cmp	r0, r3
 7527 002c 69D0     		beq	.L512
 7528              	.LVL542:
 7529              	.L513:
4732:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7530              		.loc 1 4732 3 is_stmt 1 view .LVU2469
 7531 002e 082E     		cmp	r6, #8
 7532 0030 00F0B980 		beq	.L521
 7533 0034 00F29280 		bhi	.L522
 7534 0038 002E     		cmp	r6, #0
 7535 003a 00F09D80 		beq	.L523
 7536 003e 042E     		cmp	r6, #4
 7537 0040 00F0A680 		beq	.L524
 7538              	.L525:
4822:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7539              		.loc 1 4822 3 view .LVU2470
4822:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7540              		.loc 1 4822 15 is_stmt 0 view .LVU2471
 7541 0044 0123     		movs	r3, #1
4824:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7542              		.loc 1 4824 3 view .LVU2472
 7543 0046 0020     		movs	r0, #0
4822:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7544              		.loc 1 4822 15 view .LVU2473
 7545 0048 84F83D30 		strb	r3, [r4, #61]
4824:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7546              		.loc 1 4824 3 is_stmt 1 view .LVU2474
4824:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7547              		.loc 1 4824 3 view .LVU2475
 7548 004c 84F83C00 		strb	r0, [r4, #60]
4826:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7549              		.loc 1 4826 3 view .LVU2476
4826:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 7550              		.loc 1 4826 10 is_stmt 0 view .LVU2477
 7551 0050 5EE0     		b	.L509
 7552              	.LVL543:
 7553              	.L511:
4653:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7554              		.loc 1 4653 3 view .LVU2478
 7555 0052 B0F5403F 		cmp	r0, #196608
 7556 0056 04D0     		beq	.L510
 7557 0058 431C     		adds	r3, r0, #1
 7558 005a 27D0     		beq	.L514
 7559 005c B0F5003F 		cmp	r0, #131072
 7560 0060 E5D1     		bne	.L513
 7561              	.L510:
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7562              		.loc 1 4686 7 is_stmt 1 view .LVU2479
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7563              		.loc 1 4686 11 is_stmt 0 view .LVU2480
 7564 0062 2368     		ldr	r3, [r4]
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7565              		.loc 1 4686 10 view .LVU2481
 7566 0064 634A     		ldr	r2, .L561
 7567              	.LVL544:
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7568              		.loc 1 4686 10 view .LVU2482
 7569 0066 9342     		cmp	r3, r2
 7570 0068 16D0     		beq	.L517
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7571              		.loc 1 4686 11 discriminator 1 view .LVU2483
 7572 006a B3F1804F 		cmp	r3, #1073741824
 7573 006e 13D0     		beq	.L517
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7574              		.loc 1 4686 11 discriminator 2 view .LVU2484
 7575 0070 A2F59432 		sub	r2, r2, #75776
 7576 0074 9342     		cmp	r3, r2
 7577 0076 0FD0     		beq	.L517
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7578              		.loc 1 4686 11 discriminator 3 view .LVU2485
 7579 0078 02F59832 		add	r2, r2, #77824
 7580 007c 9342     		cmp	r3, r2
 7581 007e 0BD0     		beq	.L517
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7582              		.loc 1 4686 11 discriminator 4 view .LVU2486
 7583 0080 02F54062 		add	r2, r2, #3072
 7584 0084 9342     		cmp	r3, r2
 7585 0086 07D0     		beq	.L517
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7586              		.loc 1 4686 11 discriminator 5 view .LVU2487
 7587 0088 02F58062 		add	r2, r2, #1024
 7588 008c 9342     		cmp	r3, r2
 7589 008e 03D0     		beq	.L517
4686:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7590              		.loc 1 4686 11 discriminator 6 view .LVU2488
 7591 0090 02F58062 		add	r2, r2, #1024
 7592 0094 9342     		cmp	r3, r2
 7593 0096 CAD1     		bne	.L513
 7594              	.L517:
4689:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7595              		.loc 1 4689 9 is_stmt 1 view .LVU2489
 7596 0098 9A68     		ldr	r2, [r3, #8]
 7597 009a 22F00802 		bic	r2, r2, #8
 7598 009e 9A60     		str	r2, [r3, #8]
4692:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7599              		.loc 1 4692 9 view .LVU2490
 7600 00a0 5A6E     		ldr	r2, [r3, #100]
 7601 00a2 22F4E022 		bic	r2, r2, #458752
 7602 00a6 1043     		orrs	r0, r0, r2
 7603 00a8 5866     		str	r0, [r3, #100]
 7604 00aa C0E7     		b	.L513
 7605              	.LVL545:
 7606              	.L514:
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7607              		.loc 1 4658 7 view .LVU2491
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7608              		.loc 1 4658 11 is_stmt 0 view .LVU2492
 7609 00ac 2368     		ldr	r3, [r4]
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7610              		.loc 1 4658 10 view .LVU2493
 7611 00ae 514A     		ldr	r2, .L561
 7612              	.LVL546:
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7613              		.loc 1 4658 10 view .LVU2494
 7614 00b0 9342     		cmp	r3, r2
 7615 00b2 16D0     		beq	.L515
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7616              		.loc 1 4658 11 discriminator 1 view .LVU2495
 7617 00b4 B3F1804F 		cmp	r3, #1073741824
 7618 00b8 13D0     		beq	.L515
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7619              		.loc 1 4658 11 discriminator 2 view .LVU2496
 7620 00ba A2F59432 		sub	r2, r2, #75776
 7621 00be 9342     		cmp	r3, r2
 7622 00c0 0FD0     		beq	.L515
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7623              		.loc 1 4658 11 discriminator 3 view .LVU2497
 7624 00c2 02F59832 		add	r2, r2, #77824
 7625 00c6 9342     		cmp	r3, r2
 7626 00c8 0BD0     		beq	.L515
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7627              		.loc 1 4658 11 discriminator 4 view .LVU2498
 7628 00ca 02F54062 		add	r2, r2, #3072
 7629 00ce 9342     		cmp	r3, r2
 7630 00d0 07D0     		beq	.L515
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7631              		.loc 1 4658 11 discriminator 5 view .LVU2499
 7632 00d2 02F58062 		add	r2, r2, #1024
 7633 00d6 9342     		cmp	r3, r2
 7634 00d8 03D0     		beq	.L515
4658:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7635              		.loc 1 4658 11 discriminator 6 view .LVU2500
 7636 00da 02F58062 		add	r2, r2, #1024
 7637 00de 9342     		cmp	r3, r2
 7638 00e0 0AD1     		bne	.L516
 7639              	.L515:
4660:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7640              		.loc 1 4660 9 is_stmt 1 view .LVU2501
 7641 00e2 9A68     		ldr	r2, [r3, #8]
 7642 00e4 22F47F42 		bic	r2, r2, #65280
 7643 00e8 22F00802 		bic	r2, r2, #8
 7644              	.LVL547:
 7645              	.L557:
4720:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7646              		.loc 1 4720 9 is_stmt 0 view .LVU2502
 7647 00ec 9A60     		str	r2, [r3, #8]
4723:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7648              		.loc 1 4723 9 is_stmt 1 view .LVU2503
 7649 00ee 5A6E     		ldr	r2, [r3, #100]
 7650 00f0 22F4E022 		bic	r2, r2, #458752
 7651 00f4 5A66     		str	r2, [r3, #100]
 7652 00f6 9AE7     		b	.L513
 7653              	.LVL548:
 7654              	.L516:
4667:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7655              		.loc 1 4667 10 view .LVU2504
 7656 00f8 9A68     		ldr	r2, [r3, #8]
 7657 00fa 22F47F42 		bic	r2, r2, #65280
 7658 00fe 9A60     		str	r2, [r3, #8]
 7659 0100 95E7     		b	.L513
 7660              	.LVL549:
 7661              	.L512:
4700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
 7662              		.loc 1 4700 7 view .LVU2505
4701:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));
 7663              		.loc 1 4701 7 view .LVU2506
4702:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7664              		.loc 1 4702 7 view .LVU2507
4705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7665              		.loc 1 4705 7 view .LVU2508
4705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7666              		.loc 1 4705 10 is_stmt 0 view .LVU2509
 7667 0102 C968     		ldr	r1, [r1, #12]
 7668              	.LVL550:
4705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7669              		.loc 1 4705 10 view .LVU2510
 7670 0104 29B1     		cbz	r1, .L518
4707:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         __HAL_UNLOCK(htim);
 7671              		.loc 1 4707 9 is_stmt 1 view .LVU2511
4708:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
 7672              		.loc 1 4708 9 is_stmt 0 view .LVU2512
 7673 0106 0023     		movs	r3, #0
4707:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         __HAL_UNLOCK(htim);
 7674              		.loc 1 4707 21 view .LVU2513
 7675 0108 84F83D00 		strb	r0, [r4, #61]
4708:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
 7676              		.loc 1 4708 9 is_stmt 1 view .LVU2514
4708:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****         return HAL_ERROR;
 7677              		.loc 1 4708 9 view .LVU2515
 7678 010c 84F83C30 		strb	r3, [r4, #60]
4709:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7679              		.loc 1 4709 9 view .LVU2516
 7680              	.LVL551:
 7681              	.L509:
4827:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7682              		.loc 1 4827 1 is_stmt 0 view .LVU2517
 7683 0110 70BD     		pop	{r4, r5, r6, pc}
 7684              	.LVL552:
 7685              	.L518:
4712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClearInputConfig->ClearInputPrescaler,
 7686              		.loc 1 4712 7 is_stmt 1 view .LVU2518
 7687 0112 2B69     		ldr	r3, [r5, #16]
 7688 0114 AA68     		ldr	r2, [r5, #8]
 7689              	.LVL553:
4712:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClearInputConfig->ClearInputPrescaler,
 7690              		.loc 1 4712 7 is_stmt 0 view .LVU2519
 7691 0116 2068     		ldr	r0, [r4]
 7692 0118 FFF7FEFF 		bl	TIM_ETR_SetConfig
 7693              	.LVL554:
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7694              		.loc 1 4717 7 is_stmt 1 view .LVU2520
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7695              		.loc 1 4717 11 is_stmt 0 view .LVU2521
 7696 011c 2368     		ldr	r3, [r4]
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7697              		.loc 1 4717 10 view .LVU2522
 7698 011e 354A     		ldr	r2, .L561
 7699 0120 9342     		cmp	r3, r2
 7700 0122 17D0     		beq	.L519
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7701              		.loc 1 4717 11 discriminator 1 view .LVU2523
 7702 0124 B3F1804F 		cmp	r3, #1073741824
 7703 0128 14D0     		beq	.L519
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7704              		.loc 1 4717 11 discriminator 2 view .LVU2524
 7705 012a A2F59432 		sub	r2, r2, #75776
 7706 012e 9342     		cmp	r3, r2
 7707 0130 10D0     		beq	.L519
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7708              		.loc 1 4717 11 discriminator 3 view .LVU2525
 7709 0132 02F59832 		add	r2, r2, #77824
 7710 0136 9342     		cmp	r3, r2
 7711 0138 0CD0     		beq	.L519
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7712              		.loc 1 4717 11 discriminator 4 view .LVU2526
 7713 013a 02F54062 		add	r2, r2, #3072
 7714 013e 9342     		cmp	r3, r2
 7715 0140 08D0     		beq	.L519
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7716              		.loc 1 4717 11 discriminator 5 view .LVU2527
 7717 0142 02F58062 		add	r2, r2, #1024
 7718 0146 9342     		cmp	r3, r2
 7719 0148 04D0     		beq	.L519
4717:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7720              		.loc 1 4717 11 discriminator 6 view .LVU2528
 7721 014a 02F58062 		add	r2, r2, #1024
 7722 014e 9342     		cmp	r3, r2
 7723 0150 7FF46DAF 		bne	.L513
 7724              	.L519:
4720:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7725              		.loc 1 4720 9 is_stmt 1 view .LVU2529
 7726 0154 9A68     		ldr	r2, [r3, #8]
 7727 0156 42F00802 		orr	r2, r2, #8
 7728 015a C7E7     		b	.L557
 7729              	.L522:
4732:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7730              		.loc 1 4732 3 is_stmt 0 view .LVU2530
 7731 015c 102E     		cmp	r6, #16
 7732 015e 32D0     		beq	.L526
 7733 0160 142E     		cmp	r6, #20
 7734 0162 3CD0     		beq	.L527
 7735 0164 0C2E     		cmp	r6, #12
 7736 0166 7FF46DAF 		bne	.L525
4778:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7737              		.loc 1 4778 7 is_stmt 1 view .LVU2531
4778:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7738              		.loc 1 4778 10 is_stmt 0 view .LVU2532
 7739 016a 2A68     		ldr	r2, [r5]
 7740 016c 2368     		ldr	r3, [r4]
 7741 016e 32B3     		cbz	r2, .L532
4781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7742              		.loc 1 4781 9 is_stmt 1 view .LVU2533
 7743 0170 DA69     		ldr	r2, [r3, #28]
 7744 0172 42F40042 		orr	r2, r2, #32768
 7745 0176 1CE0     		b	.L560
 7746              	.L523:
4736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7747              		.loc 1 4736 7 view .LVU2534
4736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7748              		.loc 1 4736 10 is_stmt 0 view .LVU2535
 7749 0178 2A68     		ldr	r2, [r5]
 7750 017a 2368     		ldr	r3, [r4]
 7751 017c 22B1     		cbz	r2, .L529
4739:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7752              		.loc 1 4739 9 is_stmt 1 view .LVU2536
 7753 017e 9A69     		ldr	r2, [r3, #24]
 7754 0180 42F08002 		orr	r2, r2, #128
 7755              	.L558:
4753:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7756              		.loc 1 4753 9 is_stmt 0 view .LVU2537
 7757 0184 9A61     		str	r2, [r3, #24]
 7758 0186 5DE7     		b	.L525
 7759              	.L529:
4744:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7760              		.loc 1 4744 9 is_stmt 1 view .LVU2538
 7761 0188 9A69     		ldr	r2, [r3, #24]
 7762 018a 22F08002 		bic	r2, r2, #128
 7763 018e F9E7     		b	.L558
 7764              	.L524:
4750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7765              		.loc 1 4750 7 view .LVU2539
4750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7766              		.loc 1 4750 10 is_stmt 0 view .LVU2540
 7767 0190 2A68     		ldr	r2, [r5]
 7768 0192 2368     		ldr	r3, [r4]
 7769 0194 1AB1     		cbz	r2, .L530
4753:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7770              		.loc 1 4753 9 is_stmt 1 view .LVU2541
 7771 0196 9A69     		ldr	r2, [r3, #24]
 7772 0198 42F40042 		orr	r2, r2, #32768
 7773 019c F2E7     		b	.L558
 7774              	.L530:
4758:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7775              		.loc 1 4758 9 view .LVU2542
 7776 019e 9A69     		ldr	r2, [r3, #24]
 7777 01a0 22F40042 		bic	r2, r2, #32768
 7778 01a4 EEE7     		b	.L558
 7779              	.L521:
4764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7780              		.loc 1 4764 7 view .LVU2543
4764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7781              		.loc 1 4764 10 is_stmt 0 view .LVU2544
 7782 01a6 2A68     		ldr	r2, [r5]
 7783 01a8 2368     		ldr	r3, [r4]
 7784 01aa 22B1     		cbz	r2, .L531
4767:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7785              		.loc 1 4767 9 is_stmt 1 view .LVU2545
 7786 01ac DA69     		ldr	r2, [r3, #28]
 7787 01ae 42F08002 		orr	r2, r2, #128
 7788              	.L560:
4781:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7789              		.loc 1 4781 9 is_stmt 0 view .LVU2546
 7790 01b2 DA61     		str	r2, [r3, #28]
 7791 01b4 46E7     		b	.L525
 7792              	.L531:
4772:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7793              		.loc 1 4772 9 is_stmt 1 view .LVU2547
 7794 01b6 DA69     		ldr	r2, [r3, #28]
 7795 01b8 22F08002 		bic	r2, r2, #128
 7796 01bc F9E7     		b	.L560
 7797              	.L532:
4786:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7798              		.loc 1 4786 9 view .LVU2548
 7799 01be DA69     		ldr	r2, [r3, #28]
 7800 01c0 22F40042 		bic	r2, r2, #32768
 7801 01c4 F5E7     		b	.L560
 7802              	.L526:
4792:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7803              		.loc 1 4792 7 view .LVU2549
4792:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7804              		.loc 1 4792 10 is_stmt 0 view .LVU2550
 7805 01c6 2A68     		ldr	r2, [r5]
 7806 01c8 2368     		ldr	r3, [r4]
 7807 01ca 22B1     		cbz	r2, .L533
4795:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7808              		.loc 1 4795 9 is_stmt 1 view .LVU2551
 7809 01cc 1A6D     		ldr	r2, [r3, #80]
 7810 01ce 42F08002 		orr	r2, r2, #128
 7811              	.L559:
4814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7812              		.loc 1 4814 9 is_stmt 0 view .LVU2552
 7813 01d2 1A65     		str	r2, [r3, #80]
 7814 01d4 36E7     		b	.L525
 7815              	.L533:
4800:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7816              		.loc 1 4800 9 is_stmt 1 view .LVU2553
 7817 01d6 1A6D     		ldr	r2, [r3, #80]
 7818 01d8 22F08002 		bic	r2, r2, #128
 7819 01dc F9E7     		b	.L559
 7820              	.L527:
4806:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7821              		.loc 1 4806 7 view .LVU2554
4806:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 7822              		.loc 1 4806 10 is_stmt 0 view .LVU2555
 7823 01de 2A68     		ldr	r2, [r5]
 7824 01e0 2368     		ldr	r3, [r4]
 7825 01e2 1AB1     		cbz	r2, .L534
4809:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7826              		.loc 1 4809 9 is_stmt 1 view .LVU2556
 7827 01e4 1A6D     		ldr	r2, [r3, #80]
 7828 01e6 42F40042 		orr	r2, r2, #32768
 7829 01ea F2E7     		b	.L559
 7830              	.L534:
4814:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 7831              		.loc 1 4814 9 view .LVU2557
 7832 01ec 1A6D     		ldr	r2, [r3, #80]
 7833 01ee 22F40042 		bic	r2, r2, #32768
 7834 01f2 EEE7     		b	.L559
 7835              	.L562:
 7836              		.align	2
 7837              	.L561:
 7838 01f4 002C0140 		.word	1073818624
 7839              		.cfi_endproc
 7840              	.LFE395:
 7842              		.section	.text.HAL_TIM_ConfigClockSource,"ax",%progbits
 7843              		.align	1
 7844              		.global	HAL_TIM_ConfigClockSource
 7845              		.syntax unified
 7846              		.thumb
 7847              		.thumb_func
 7848              		.fpu fpv4-sp-d16
 7850              	HAL_TIM_ConfigClockSource:
 7851              	.LVL555:
 7852              	.LFB396:
4837:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 7853              		.loc 1 4837 1 view -0
 7854              		.cfi_startproc
 7855              		@ args = 0, pretend = 0, frame = 0
 7856              		@ frame_needed = 0, uses_anonymous_args = 0
4838:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7857              		.loc 1 4838 3 view .LVU2559
4841:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7858              		.loc 1 4841 3 view .LVU2560
4841:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7859              		.loc 1 4841 3 view .LVU2561
 7860 0000 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 7861 0004 012B     		cmp	r3, #1
4837:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 7862              		.loc 1 4837 1 is_stmt 0 view .LVU2562
 7863 0006 70B5     		push	{r4, r5, r6, lr}
 7864              		.cfi_def_cfa_offset 16
 7865              		.cfi_offset 4, -16
 7866              		.cfi_offset 5, -12
 7867              		.cfi_offset 6, -8
 7868              		.cfi_offset 14, -4
4837:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 7869              		.loc 1 4837 1 view .LVU2563
 7870 0008 0446     		mov	r4, r0
 7871 000a 4FF00200 		mov	r0, #2
 7872              	.LVL556:
4841:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7873              		.loc 1 4841 3 view .LVU2564
 7874 000e 51D0     		beq	.L564
4841:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7875              		.loc 1 4841 3 is_stmt 1 discriminator 2 view .LVU2565
4843:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7876              		.loc 1 4843 15 is_stmt 0 discriminator 2 view .LVU2566
 7877 0010 84F83D00 		strb	r0, [r4, #61]
4849:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 7878              		.loc 1 4849 17 discriminator 2 view .LVU2567
 7879 0014 2068     		ldr	r0, [r4]
4841:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7880              		.loc 1 4841 3 discriminator 2 view .LVU2568
 7881 0016 0123     		movs	r3, #1
 7882 0018 84F83C30 		strb	r3, [r4, #60]
4843:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7883              		.loc 1 4843 3 is_stmt 1 discriminator 2 view .LVU2569
4846:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7884              		.loc 1 4846 3 discriminator 2 view .LVU2570
4849:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 7885              		.loc 1 4849 3 discriminator 2 view .LVU2571
4849:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 7886              		.loc 1 4849 11 is_stmt 0 discriminator 2 view .LVU2572
 7887 001c 8268     		ldr	r2, [r0, #8]
 7888              	.LVL557:
4850:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 7889              		.loc 1 4850 3 is_stmt 1 discriminator 2 view .LVU2573
4851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
 7890              		.loc 1 4851 3 discriminator 2 view .LVU2574
4851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
 7891              		.loc 1 4851 11 is_stmt 0 discriminator 2 view .LVU2575
 7892 001e 4F4B     		ldr	r3, .L593
 7893 0020 1340     		ands	r3, r3, r2
 7894              	.LVL558:
4852:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7895              		.loc 1 4852 3 is_stmt 1 discriminator 2 view .LVU2576
4852:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7896              		.loc 1 4852 24 is_stmt 0 discriminator 2 view .LVU2577
 7897 0022 8360     		str	r3, [r0, #8]
4854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7898              		.loc 1 4854 3 is_stmt 1 discriminator 2 view .LVU2578
4854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7899              		.loc 1 4854 29 is_stmt 0 discriminator 2 view .LVU2579
 7900 0024 0B68     		ldr	r3, [r1]
 7901              	.LVL559:
4854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7902              		.loc 1 4854 3 discriminator 2 view .LVU2580
 7903 0026 702B     		cmp	r3, #112
 7904 0028 4FD0     		beq	.L565
4854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7905              		.loc 1 4854 3 view .LVU2581
 7906 002a 30D8     		bhi	.L566
 7907 002c 302B     		cmp	r3, #48
 7908 002e 06D0     		beq	.L567
 7909 0030 0ED8     		bhi	.L568
 7910 0032 102B     		cmp	r3, #16
 7911 0034 03D0     		beq	.L567
 7912 0036 202B     		cmp	r3, #32
 7913 0038 01D0     		beq	.L567
 7914 003a 002B     		cmp	r3, #0
 7915 003c 34D1     		bne	.L569
 7916              	.L567:
4972:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7917              		.loc 1 4972 7 is_stmt 1 view .LVU2582
4974:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 7918              		.loc 1 4974 7 view .LVU2583
 7919              	.LVL560:
 7920              	.LBB170:
 7921              	.LBI170:
7107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 7922              		.loc 1 7107 13 view .LVU2584
 7923              	.LBB171:
7109:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7924              		.loc 1 7109 3 view .LVU2585
7112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TS Bits */
 7925              		.loc 1 7112 3 view .LVU2586
7112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TS Bits */
 7926              		.loc 1 7112 11 is_stmt 0 view .LVU2587
 7927 003e 8268     		ldr	r2, [r0, #8]
 7928              	.LVL561:
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 7929              		.loc 1 7114 3 is_stmt 1 view .LVU2588
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 7930              		.loc 1 7116 3 view .LVU2589
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 7931              		.loc 1 7114 11 is_stmt 0 view .LVU2590
 7932 0040 22F44012 		bic	r2, r2, #3145728
 7933              	.LVL562:
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 7934              		.loc 1 7114 11 view .LVU2591
 7935 0044 22F07002 		bic	r2, r2, #112
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 7936              		.loc 1 7116 11 view .LVU2592
 7937 0048 1343     		orrs	r3, r3, r2
 7938              	.LVL563:
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 7939              		.loc 1 7116 11 view .LVU2593
 7940 004a 43F00703 		orr	r3, r3, #7
 7941 004e 69E0     		b	.L592
 7942              	.LVL564:
 7943              	.L568:
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 7944              		.loc 1 7116 11 view .LVU2594
 7945              	.LBE171:
 7946              	.LBE170:
4854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 7947              		.loc 1 4854 3 view .LVU2595
 7948 0050 502B     		cmp	r3, #80
 7949 0052 4FD0     		beq	.L570
 7950 0054 602B     		cmp	r3, #96
 7951 0056 67D0     		beq	.L571
 7952 0058 402B     		cmp	r3, #64
 7953 005a 25D1     		bne	.L569
4941:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7954              		.loc 1 4941 7 is_stmt 1 view .LVU2596
4944:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 7955              		.loc 1 4944 7 view .LVU2597
4945:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7956              		.loc 1 4945 7 view .LVU2598
4947:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
 7957              		.loc 1 4947 7 view .LVU2599
 7958 005c 4A68     		ldr	r2, [r1, #4]
 7959 005e CE68     		ldr	r6, [r1, #12]
 7960              	.LVL565:
 7961              	.LBB173:
 7962              	.LBI173:
6879:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 7963              		.loc 1 6879 13 view .LVU2600
 7964              	.LBB174:
6881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 7965              		.loc 1 6881 3 view .LVU2601
6882:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7966              		.loc 1 6882 3 view .LVU2602
6885:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 7967              		.loc 1 6885 3 view .LVU2603
6885:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 7968              		.loc 1 6885 11 is_stmt 0 view .LVU2604
 7969 0060 016A     		ldr	r1, [r0, #32]
 7970              	.LVL566:
6886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 7971              		.loc 1 6886 3 is_stmt 1 view .LVU2605
6886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 7972              		.loc 1 6886 14 is_stmt 0 view .LVU2606
 7973 0062 056A     		ldr	r5, [r0, #32]
 7974 0064 25F00105 		bic	r5, r5, #1
 7975 0068 0562     		str	r5, [r0, #32]
 7976              	.LVL567:
6887:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7977              		.loc 1 6887 3 is_stmt 1 view .LVU2607
6887:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7978              		.loc 1 6887 12 is_stmt 0 view .LVU2608
 7979 006a 8369     		ldr	r3, [r0, #24]
 7980              	.LVL568:
6890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4U);
 7981              		.loc 1 6890 3 is_stmt 1 view .LVU2609
6894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
 7982              		.loc 1 6894 11 is_stmt 0 view .LVU2610
 7983 006c 21F00A01 		bic	r1, r1, #10
 7984              	.LVL569:
6890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4U);
 7985              		.loc 1 6890 12 view .LVU2611
 7986 0070 23F0F003 		bic	r3, r3, #240
 7987              	.LVL570:
6891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7988              		.loc 1 6891 3 is_stmt 1 view .LVU2612
6891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7989              		.loc 1 6891 12 is_stmt 0 view .LVU2613
 7990 0074 43EA0613 		orr	r3, r3, r6, lsl #4
 7991              	.LVL571:
6894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
 7992              		.loc 1 6894 3 is_stmt 1 view .LVU2614
6895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7993              		.loc 1 6895 3 view .LVU2615
6895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 7994              		.loc 1 6895 11 is_stmt 0 view .LVU2616
 7995 0078 0A43     		orrs	r2, r2, r1
 7996              	.LVL572:
6898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 7997              		.loc 1 6898 3 is_stmt 1 view .LVU2617
6898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 7998              		.loc 1 6898 15 is_stmt 0 view .LVU2618
 7999 007a 8361     		str	r3, [r0, #24]
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8000              		.loc 1 6899 3 is_stmt 1 view .LVU2619
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8001              		.loc 1 6899 14 is_stmt 0 view .LVU2620
 8002 007c 0262     		str	r2, [r0, #32]
 8003              	.LVL573:
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8004              		.loc 1 6899 14 view .LVU2621
 8005              	.LBE174:
 8006              	.LBE173:
4950:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 8007              		.loc 1 4950 7 is_stmt 1 view .LVU2622
 8008              	.LBB175:
 8009              	.LBI175:
7107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 8010              		.loc 1 7107 13 view .LVU2623
 8011              	.LBB176:
7109:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8012              		.loc 1 7109 3 view .LVU2624
7112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TS Bits */
 8013              		.loc 1 7112 3 view .LVU2625
7112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TS Bits */
 8014              		.loc 1 7112 11 is_stmt 0 view .LVU2626
 8015 007e 8368     		ldr	r3, [r0, #8]
 8016              	.LVL574:
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 8017              		.loc 1 7114 3 is_stmt 1 view .LVU2627
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 8018              		.loc 1 7114 11 is_stmt 0 view .LVU2628
 8019 0080 23F44013 		bic	r3, r3, #3145728
 8020              	.LVL575:
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 8021              		.loc 1 7114 11 view .LVU2629
 8022 0084 23F07003 		bic	r3, r3, #112
 8023              	.LVL576:
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 8024              		.loc 1 7116 3 is_stmt 1 view .LVU2630
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 8025              		.loc 1 7116 11 is_stmt 0 view .LVU2631
 8026 0088 43F04703 		orr	r3, r3, #71
 8027              	.LVL577:
7118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8028              		.loc 1 7118 3 is_stmt 1 view .LVU2632
 8029 008c 4AE0     		b	.L592
 8030              	.LVL578:
 8031              	.L566:
7118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8032              		.loc 1 7118 3 is_stmt 0 view .LVU2633
 8033              	.LBE176:
 8034              	.LBE175:
4854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8035              		.loc 1 4854 3 view .LVU2634
 8036 008e 344A     		ldr	r2, .L593+4
 8037 0090 9342     		cmp	r3, r2
 8038 0092 D4D0     		beq	.L567
 8039 0094 0FD8     		bhi	.L573
 8040 0096 B3F1101F 		cmp	r3, #1048592
 8041 009a D0D0     		beq	.L567
 8042 009c 103A     		subs	r2, r2, #16
 8043 009e 9342     		cmp	r3, r2
 8044 00a0 CDD0     		beq	.L567
 8045 00a2 B3F5005F 		cmp	r3, #8192
 8046 00a6 1BD0     		beq	.L574
 8047              	.LVL579:
 8048              	.L569:
4981:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8049              		.loc 1 4981 3 is_stmt 1 view .LVU2635
4981:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8050              		.loc 1 4981 15 is_stmt 0 view .LVU2636
 8051 00a8 0123     		movs	r3, #1
4983:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8052              		.loc 1 4983 3 view .LVU2637
 8053 00aa 0020     		movs	r0, #0
4981:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8054              		.loc 1 4981 15 view .LVU2638
 8055 00ac 84F83D30 		strb	r3, [r4, #61]
4983:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8056              		.loc 1 4983 3 is_stmt 1 view .LVU2639
4983:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8057              		.loc 1 4983 3 view .LVU2640
 8058 00b0 84F83C00 		strb	r0, [r4, #60]
4985:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8059              		.loc 1 4985 3 view .LVU2641
 8060              	.L564:
4986:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8061              		.loc 1 4986 1 is_stmt 0 view .LVU2642
 8062 00b4 70BD     		pop	{r4, r5, r6, pc}
 8063              	.LVL580:
 8064              	.L573:
4854:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8065              		.loc 1 4854 3 view .LVU2643
 8066 00b6 2B4A     		ldr	r2, .L593+8
 8067 00b8 9342     		cmp	r3, r2
 8068 00ba C0D0     		beq	.L567
 8069 00bc 1032     		adds	r2, r2, #16
 8070 00be 9342     		cmp	r3, r2
 8071 00c0 BDD0     		beq	.L567
 8072 00c2 303A     		subs	r2, r2, #48
 8073 00c4 9342     		cmp	r3, r2
 8074 00c6 EFD1     		bne	.L569
 8075 00c8 B9E7     		b	.L567
 8076              	.L565:
4865:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8077              		.loc 1 4865 7 is_stmt 1 view .LVU2644
4868:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8078              		.loc 1 4868 7 view .LVU2645
4869:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8079              		.loc 1 4869 7 view .LVU2646
4870:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8080              		.loc 1 4870 7 view .LVU2647
4873:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
 8081              		.loc 1 4873 7 view .LVU2648
 8082 00ca CB68     		ldr	r3, [r1, #12]
 8083 00cc D1E90121 		ldrd	r2, r1, [r1, #4]
 8084              	.LVL581:
4873:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
 8085              		.loc 1 4873 7 is_stmt 0 view .LVU2649
 8086 00d0 FFF7FEFF 		bl	TIM_ETR_SetConfig
 8087              	.LVL582:
4879:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8088              		.loc 1 4879 7 is_stmt 1 view .LVU2650
4879:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8089              		.loc 1 4879 21 is_stmt 0 view .LVU2651
 8090 00d4 2268     		ldr	r2, [r4]
4879:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8091              		.loc 1 4879 15 view .LVU2652
 8092 00d6 9368     		ldr	r3, [r2, #8]
 8093              	.LVL583:
4880:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Write to TIMx SMCR */
 8094              		.loc 1 4880 7 is_stmt 1 view .LVU2653
4880:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Write to TIMx SMCR */
 8095              		.loc 1 4880 15 is_stmt 0 view .LVU2654
 8096 00d8 43F07703 		orr	r3, r3, #119
 8097              	.LVL584:
4882:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 8098              		.loc 1 4882 7 is_stmt 1 view .LVU2655
 8099              	.L591:
4902:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 8100              		.loc 1 4902 28 is_stmt 0 view .LVU2656
 8101 00dc 9360     		str	r3, [r2, #8]
4903:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 8102              		.loc 1 4903 7 is_stmt 1 view .LVU2657
 8103 00de E3E7     		b	.L569
 8104              	.LVL585:
 8105              	.L574:
4889:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8106              		.loc 1 4889 7 view .LVU2658
4892:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8107              		.loc 1 4892 7 view .LVU2659
4893:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8108              		.loc 1 4893 7 view .LVU2660
4894:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8109              		.loc 1 4894 7 view .LVU2661
4897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
 8110              		.loc 1 4897 7 view .LVU2662
 8111 00e0 CB68     		ldr	r3, [r1, #12]
 8112 00e2 D1E90121 		ldrd	r2, r1, [r1, #4]
 8113              	.LVL586:
4897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
 8114              		.loc 1 4897 7 is_stmt 0 view .LVU2663
 8115 00e6 FFF7FEFF 		bl	TIM_ETR_SetConfig
 8116              	.LVL587:
4902:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 8117              		.loc 1 4902 7 is_stmt 1 view .LVU2664
4902:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 8118              		.loc 1 4902 11 is_stmt 0 view .LVU2665
 8119 00ea 2268     		ldr	r2, [r4]
4902:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 8120              		.loc 1 4902 28 view .LVU2666
 8121 00ec 9368     		ldr	r3, [r2, #8]
 8122 00ee 43F48043 		orr	r3, r3, #16384
 8123 00f2 F3E7     		b	.L591
 8124              	.LVL588:
 8125              	.L570:
4909:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8126              		.loc 1 4909 7 is_stmt 1 view .LVU2667
4912:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8127              		.loc 1 4912 7 view .LVU2668
4913:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8128              		.loc 1 4913 7 view .LVU2669
4915:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
 8129              		.loc 1 4915 7 view .LVU2670
 8130 00f4 4A68     		ldr	r2, [r1, #4]
 8131 00f6 CE68     		ldr	r6, [r1, #12]
 8132              	.LVL589:
 8133              	.LBB177:
 8134              	.LBI177:
6879:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 8135              		.loc 1 6879 13 view .LVU2671
 8136              	.LBB178:
6881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 8137              		.loc 1 6881 3 view .LVU2672
6882:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8138              		.loc 1 6882 3 view .LVU2673
6885:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 8139              		.loc 1 6885 3 view .LVU2674
6885:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 8140              		.loc 1 6885 11 is_stmt 0 view .LVU2675
 8141 00f8 016A     		ldr	r1, [r0, #32]
 8142              	.LVL590:
6886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8143              		.loc 1 6886 3 is_stmt 1 view .LVU2676
6886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8144              		.loc 1 6886 14 is_stmt 0 view .LVU2677
 8145 00fa 056A     		ldr	r5, [r0, #32]
 8146 00fc 25F00105 		bic	r5, r5, #1
 8147 0100 0562     		str	r5, [r0, #32]
 8148              	.LVL591:
6887:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8149              		.loc 1 6887 3 is_stmt 1 view .LVU2678
6887:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8150              		.loc 1 6887 12 is_stmt 0 view .LVU2679
 8151 0102 8369     		ldr	r3, [r0, #24]
 8152              	.LVL592:
6890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4U);
 8153              		.loc 1 6890 3 is_stmt 1 view .LVU2680
6894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
 8154              		.loc 1 6894 11 is_stmt 0 view .LVU2681
 8155 0104 21F00A01 		bic	r1, r1, #10
 8156              	.LVL593:
6890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4U);
 8157              		.loc 1 6890 12 view .LVU2682
 8158 0108 23F0F003 		bic	r3, r3, #240
 8159              	.LVL594:
6891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8160              		.loc 1 6891 3 is_stmt 1 view .LVU2683
6891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8161              		.loc 1 6891 12 is_stmt 0 view .LVU2684
 8162 010c 43EA0613 		orr	r3, r3, r6, lsl #4
 8163              	.LVL595:
6894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
 8164              		.loc 1 6894 3 is_stmt 1 view .LVU2685
6895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8165              		.loc 1 6895 3 view .LVU2686
6895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8166              		.loc 1 6895 11 is_stmt 0 view .LVU2687
 8167 0110 0A43     		orrs	r2, r2, r1
 8168              	.LVL596:
6898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 8169              		.loc 1 6898 3 is_stmt 1 view .LVU2688
6898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 8170              		.loc 1 6898 15 is_stmt 0 view .LVU2689
 8171 0112 8361     		str	r3, [r0, #24]
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8172              		.loc 1 6899 3 is_stmt 1 view .LVU2690
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8173              		.loc 1 6899 14 is_stmt 0 view .LVU2691
 8174 0114 0262     		str	r2, [r0, #32]
 8175              	.LVL597:
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8176              		.loc 1 6899 14 view .LVU2692
 8177              	.LBE178:
 8178              	.LBE177:
4918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 8179              		.loc 1 4918 7 is_stmt 1 view .LVU2693
 8180              	.LBB179:
 8181              	.LBI179:
7107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 8182              		.loc 1 7107 13 view .LVU2694
 8183              	.LBB180:
7109:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8184              		.loc 1 7109 3 view .LVU2695
7112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TS Bits */
 8185              		.loc 1 7112 3 view .LVU2696
7112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TS Bits */
 8186              		.loc 1 7112 11 is_stmt 0 view .LVU2697
 8187 0116 8368     		ldr	r3, [r0, #8]
 8188              	.LVL598:
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 8189              		.loc 1 7114 3 is_stmt 1 view .LVU2698
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 8190              		.loc 1 7114 11 is_stmt 0 view .LVU2699
 8191 0118 23F44013 		bic	r3, r3, #3145728
 8192              	.LVL599:
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 8193              		.loc 1 7114 11 view .LVU2700
 8194 011c 23F07003 		bic	r3, r3, #112
 8195              	.LVL600:
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 8196              		.loc 1 7116 3 is_stmt 1 view .LVU2701
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 8197              		.loc 1 7116 11 is_stmt 0 view .LVU2702
 8198 0120 43F05703 		orr	r3, r3, #87
 8199              	.LVL601:
7118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8200              		.loc 1 7118 3 is_stmt 1 view .LVU2703
 8201              	.L592:
7118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8202              		.loc 1 7118 3 is_stmt 0 view .LVU2704
 8203              	.LBE180:
 8204              	.LBE179:
 8205              	.LBB181:
 8206              	.LBB172:
7118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8207              		.loc 1 7118 3 is_stmt 1 view .LVU2705
7118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8208              		.loc 1 7118 14 is_stmt 0 view .LVU2706
 8209 0124 8360     		str	r3, [r0, #8]
 8210 0126 BFE7     		b	.L569
 8211              	.LVL602:
 8212              	.L571:
7118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8213              		.loc 1 7118 14 view .LVU2707
 8214              	.LBE172:
 8215              	.LBE181:
4925:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8216              		.loc 1 4925 7 is_stmt 1 view .LVU2708
4928:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8217              		.loc 1 4928 7 view .LVU2709
4929:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8218              		.loc 1 4929 7 view .LVU2710
4931:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
 8219              		.loc 1 4931 7 view .LVU2711
 8220 0128 4D68     		ldr	r5, [r1, #4]
 8221 012a CE68     		ldr	r6, [r1, #12]
 8222              	.LVL603:
 8223              	.LBB182:
 8224              	.LBI182:
6962:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 8225              		.loc 1 6962 13 view .LVU2712
 8226              	.LBB183:
6964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 8227              		.loc 1 6964 3 view .LVU2713
6965:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8228              		.loc 1 6965 3 view .LVU2714
6968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8229              		.loc 1 6968 3 view .LVU2715
6968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8230              		.loc 1 6968 14 is_stmt 0 view .LVU2716
 8231 012c 016A     		ldr	r1, [r0, #32]
 8232              	.LVL604:
6968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8233              		.loc 1 6968 14 view .LVU2717
 8234 012e 21F01001 		bic	r1, r1, #16
 8235 0132 0162     		str	r1, [r0, #32]
 8236              	.LVL605:
6969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 8237              		.loc 1 6969 3 is_stmt 1 view .LVU2718
6969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 8238              		.loc 1 6969 12 is_stmt 0 view .LVU2719
 8239 0134 8269     		ldr	r2, [r0, #24]
 8240              	.LVL606:
6970:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8241              		.loc 1 6970 3 is_stmt 1 view .LVU2720
6970:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8242              		.loc 1 6970 11 is_stmt 0 view .LVU2721
 8243 0136 036A     		ldr	r3, [r0, #32]
 8244              	.LVL607:
6973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 12U);
 8245              		.loc 1 6973 3 is_stmt 1 view .LVU2722
6973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 12U);
 8246              		.loc 1 6973 12 is_stmt 0 view .LVU2723
 8247 0138 22F47042 		bic	r2, r2, #61440
 8248              	.LVL608:
6974:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8249              		.loc 1 6974 3 is_stmt 1 view .LVU2724
6977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 4U);
 8250              		.loc 1 6977 11 is_stmt 0 view .LVU2725
 8251 013c 23F0A003 		bic	r3, r3, #160
 8252              	.LVL609:
6978:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8253              		.loc 1 6978 11 view .LVU2726
 8254 0140 43EA0513 		orr	r3, r3, r5, lsl #4
6974:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8255              		.loc 1 6974 12 view .LVU2727
 8256 0144 42EA0632 		orr	r2, r2, r6, lsl #12
 8257              	.LVL610:
6977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 4U);
 8258              		.loc 1 6977 3 is_stmt 1 view .LVU2728
6978:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8259              		.loc 1 6978 3 view .LVU2729
6981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 8260              		.loc 1 6981 3 view .LVU2730
6981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 8261              		.loc 1 6981 15 is_stmt 0 view .LVU2731
 8262 0148 8261     		str	r2, [r0, #24]
6982:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8263              		.loc 1 6982 3 is_stmt 1 view .LVU2732
6982:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8264              		.loc 1 6982 14 is_stmt 0 view .LVU2733
 8265 014a 0362     		str	r3, [r0, #32]
 8266              	.LVL611:
6982:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8267              		.loc 1 6982 14 view .LVU2734
 8268              	.LBE183:
 8269              	.LBE182:
4934:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 8270              		.loc 1 4934 7 is_stmt 1 view .LVU2735
 8271              	.LBB184:
 8272              	.LBI184:
7107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 8273              		.loc 1 7107 13 view .LVU2736
 8274              	.LBB185:
7109:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8275              		.loc 1 7109 3 view .LVU2737
7112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TS Bits */
 8276              		.loc 1 7112 3 view .LVU2738
7112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Reset the TS Bits */
 8277              		.loc 1 7112 11 is_stmt 0 view .LVU2739
 8278 014c 8368     		ldr	r3, [r0, #8]
 8279              	.LVL612:
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 8280              		.loc 1 7114 3 is_stmt 1 view .LVU2740
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 8281              		.loc 1 7114 11 is_stmt 0 view .LVU2741
 8282 014e 23F44013 		bic	r3, r3, #3145728
 8283              	.LVL613:
7114:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
 8284              		.loc 1 7114 11 view .LVU2742
 8285 0152 23F07003 		bic	r3, r3, #112
 8286              	.LVL614:
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 8287              		.loc 1 7116 3 is_stmt 1 view .LVU2743
7116:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Write to TIMx SMCR */
 8288              		.loc 1 7116 11 is_stmt 0 view .LVU2744
 8289 0156 43F06703 		orr	r3, r3, #103
 8290              	.LVL615:
7118:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8291              		.loc 1 7118 3 is_stmt 1 view .LVU2745
 8292 015a E3E7     		b	.L592
 8293              	.L594:
 8294              		.align	2
 8295              	.L593:
 8296 015c 8800CEFF 		.word	-3276664
 8297 0160 30001000 		.word	1048624
 8298 0164 60001000 		.word	1048672
 8299              	.LBE185:
 8300              	.LBE184:
 8301              		.cfi_endproc
 8302              	.LFE396:
 8304              		.section	.text.TIM_SlaveTimer_SetConfig,"ax",%progbits
 8305              		.align	1
 8306              		.syntax unified
 8307              		.thumb
 8308              		.thumb_func
 8309              		.fpu fpv4-sp-d16
 8311              	TIM_SlaveTimer_SetConfig:
 8312              	.LVL616:
 8313              	.LFB433:
6691:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 8314              		.loc 1 6691 1 view -0
 8315              		.cfi_startproc
 8316              		@ args = 0, pretend = 0, frame = 0
 8317              		@ frame_needed = 0, uses_anonymous_args = 0
6692:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccmr1;
 8318              		.loc 1 6692 3 view .LVU2747
6693:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 8319              		.loc 1 6693 3 view .LVU2748
6694:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8320              		.loc 1 6694 3 view .LVU2749
6697:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8321              		.loc 1 6697 3 view .LVU2750
6697:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8322              		.loc 1 6697 17 is_stmt 0 view .LVU2751
 8323 0000 0068     		ldr	r0, [r0]
 8324              	.LVL617:
6702:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8325              		.loc 1 6702 26 view .LVU2752
 8326 0002 4A68     		ldr	r2, [r1, #4]
6691:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 8327              		.loc 1 6691 1 view .LVU2753
 8328 0004 38B5     		push	{r3, r4, r5, lr}
 8329              		.cfi_def_cfa_offset 16
 8330              		.cfi_offset 3, -16
 8331              		.cfi_offset 4, -12
 8332              		.cfi_offset 5, -8
 8333              		.cfi_offset 14, -4
6697:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8334              		.loc 1 6697 11 view .LVU2754
 8335 0006 8368     		ldr	r3, [r0, #8]
 8336              	.LVL618:
6700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source */
 8337              		.loc 1 6700 3 is_stmt 1 view .LVU2755
6707:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8338              		.loc 1 6707 26 is_stmt 0 view .LVU2756
 8339 0008 0C68     		ldr	r4, [r1]
6700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source */
 8340              		.loc 1 6700 11 view .LVU2757
 8341 000a 23F44013 		bic	r3, r3, #3145728
 8342              	.LVL619:
6700:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the Input Trigger source */
 8343              		.loc 1 6700 11 view .LVU2758
 8344 000e 23F07003 		bic	r3, r3, #112
 8345              	.LVL620:
6702:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8346              		.loc 1 6702 3 is_stmt 1 view .LVU2759
6702:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8347              		.loc 1 6702 11 is_stmt 0 view .LVU2760
 8348 0012 1343     		orrs	r3, r3, r2
 8349              	.LVL621:
6705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the slave mode */
 8350              		.loc 1 6705 3 is_stmt 1 view .LVU2761
6705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the slave mode */
 8351              		.loc 1 6705 11 is_stmt 0 view .LVU2762
 8352 0014 23F48033 		bic	r3, r3, #65536
 8353              	.LVL622:
6705:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Set the slave mode */
 8354              		.loc 1 6705 11 view .LVU2763
 8355 0018 23F00703 		bic	r3, r3, #7
 8356              	.LVL623:
6707:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8357              		.loc 1 6707 3 is_stmt 1 view .LVU2764
6707:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8358              		.loc 1 6707 11 is_stmt 0 view .LVU2765
 8359 001c 2343     		orrs	r3, r3, r4
 8360              	.LVL624:
6710:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8361              		.loc 1 6710 3 is_stmt 1 view .LVU2766
6713:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8362              		.loc 1 6713 3 is_stmt 0 view .LVU2767
 8363 001e 502A     		cmp	r2, #80
6710:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8364              		.loc 1 6710 24 view .LVU2768
 8365 0020 8360     		str	r3, [r0, #8]
6713:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8366              		.loc 1 6713 3 is_stmt 1 view .LVU2769
 8367 0022 21D0     		beq	.L596
 8368 0024 03D8     		bhi	.L597
 8369 0026 402A     		cmp	r2, #64
 8370 0028 0BD0     		beq	.L598
 8371              	.LVL625:
 8372              	.L604:
6809:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8373              		.loc 1 6809 10 is_stmt 0 view .LVU2770
 8374 002a 0020     		movs	r0, #0
 8375              	.L599:
6810:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8376              		.loc 1 6810 1 view .LVU2771
 8377 002c 38BD     		pop	{r3, r4, r5, pc}
 8378              	.LVL626:
 8379              	.L597:
6713:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8380              		.loc 1 6713 3 view .LVU2772
 8381 002e 602A     		cmp	r2, #96
 8382 0030 2AD0     		beq	.L600
 8383 0032 702A     		cmp	r2, #112
 8384 0034 F9D1     		bne	.L604
6718:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 8385              		.loc 1 6718 7 is_stmt 1 view .LVU2773
6719:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8386              		.loc 1 6719 7 view .LVU2774
6720:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8387              		.loc 1 6720 7 view .LVU2775
6721:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       /* Configure the ETR Trigger source */
 8388              		.loc 1 6721 7 view .LVU2776
6723:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sSlaveConfig->TriggerPrescaler,
 8389              		.loc 1 6723 7 view .LVU2777
 8390 0036 0B69     		ldr	r3, [r1, #16]
 8391              	.LVL627:
6723:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sSlaveConfig->TriggerPrescaler,
 8392              		.loc 1 6723 7 is_stmt 0 view .LVU2778
 8393 0038 D1E90221 		ldrd	r2, r1, [r1, #8]
 8394              	.LVL628:
6723:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                         sSlaveConfig->TriggerPrescaler,
 8395              		.loc 1 6723 7 view .LVU2779
 8396 003c FFF7FEFF 		bl	TIM_ETR_SetConfig
 8397              	.LVL629:
6727:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 8398              		.loc 1 6727 7 is_stmt 1 view .LVU2780
 8399 0040 F3E7     		b	.L604
 8400              	.LVL630:
 8401              	.L598:
6733:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8402              		.loc 1 6733 7 view .LVU2781
6734:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8403              		.loc 1 6734 7 view .LVU2782
6736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 8404              		.loc 1 6736 7 view .LVU2783
6736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 8405              		.loc 1 6736 10 is_stmt 0 view .LVU2784
 8406 0042 052C     		cmp	r4, #5
 8407 0044 33D0     		beq	.L603
6736:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 8408              		.loc 1 6736 60 discriminator 1 view .LVU2785
 8409 0046 B4F1011F 		cmp	r4, #65537
 8410 004a 30D0     		beq	.L603
6742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8411              		.loc 1 6742 7 is_stmt 1 view .LVU2786
6742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8412              		.loc 1 6742 15 is_stmt 0 view .LVU2787
 8413 004c 026A     		ldr	r2, [r0, #32]
 8414              	.LVL631:
6743:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpccmr1 = htim->Instance->CCMR1;
 8415              		.loc 1 6743 7 is_stmt 1 view .LVU2788
6743:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpccmr1 = htim->Instance->CCMR1;
 8416              		.loc 1 6743 28 is_stmt 0 view .LVU2789
 8417 004e 036A     		ldr	r3, [r0, #32]
 8418              	.LVL632:
6748:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8419              		.loc 1 6748 50 view .LVU2790
 8420 0050 0969     		ldr	r1, [r1, #16]
 8421              	.LVL633:
6743:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpccmr1 = htim->Instance->CCMR1;
 8422              		.loc 1 6743 28 view .LVU2791
 8423 0052 23F00103 		bic	r3, r3, #1
 8424 0056 0362     		str	r3, [r0, #32]
 8425              	.LVL634:
6744:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8426              		.loc 1 6744 7 is_stmt 1 view .LVU2792
6744:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8427              		.loc 1 6744 16 is_stmt 0 view .LVU2793
 8428 0058 8369     		ldr	r3, [r0, #24]
 8429              	.LVL635:
6747:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8430              		.loc 1 6747 7 is_stmt 1 view .LVU2794
6747:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8431              		.loc 1 6747 16 is_stmt 0 view .LVU2795
 8432 005a 23F0F003 		bic	r3, r3, #240
 8433              	.LVL636:
6748:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8434              		.loc 1 6748 7 is_stmt 1 view .LVU2796
6748:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8435              		.loc 1 6748 16 is_stmt 0 view .LVU2797
 8436 005e 43EA0113 		orr	r3, r3, r1, lsl #4
 8437              	.LVL637:
6751:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->Instance->CCER = tmpccer;
 8438              		.loc 1 6751 7 is_stmt 1 view .LVU2798
 8439              	.L605:
 8440              	.LBB190:
 8441              	.LBB191:
6898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 8442              		.loc 1 6898 3 view .LVU2799
6898:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 8443              		.loc 1 6898 15 is_stmt 0 view .LVU2800
 8444 0062 8361     		str	r3, [r0, #24]
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8445              		.loc 1 6899 3 is_stmt 1 view .LVU2801
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8446              		.loc 1 6899 14 is_stmt 0 view .LVU2802
 8447 0064 0262     		str	r2, [r0, #32]
 8448 0066 E0E7     		b	.L604
 8449              	.LVL638:
 8450              	.L596:
6899:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8451              		.loc 1 6899 14 view .LVU2803
 8452              	.LBE191:
 8453              	.LBE190:
6759:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8454              		.loc 1 6759 7 is_stmt 1 view .LVU2804
6760:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8455              		.loc 1 6760 7 view .LVU2805
6761:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8456              		.loc 1 6761 7 view .LVU2806
6764:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
 8457              		.loc 1 6764 7 view .LVU2807
 8458 0068 8A68     		ldr	r2, [r1, #8]
 8459 006a 0D69     		ldr	r5, [r1, #16]
 8460              	.LVL639:
 8461              	.LBB193:
 8462              	.LBI190:
6879:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 8463              		.loc 1 6879 13 view .LVU2808
 8464              	.LBB192:
6881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 8465              		.loc 1 6881 3 view .LVU2809
6882:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8466              		.loc 1 6882 3 view .LVU2810
6885:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 8467              		.loc 1 6885 3 view .LVU2811
6885:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 8468              		.loc 1 6885 11 is_stmt 0 view .LVU2812
 8469 006c 016A     		ldr	r1, [r0, #32]
 8470              	.LVL640:
6886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8471              		.loc 1 6886 3 is_stmt 1 view .LVU2813
6886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8472              		.loc 1 6886 14 is_stmt 0 view .LVU2814
 8473 006e 046A     		ldr	r4, [r0, #32]
 8474 0070 24F00104 		bic	r4, r4, #1
 8475 0074 0462     		str	r4, [r0, #32]
6887:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8476              		.loc 1 6887 3 is_stmt 1 view .LVU2815
6887:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8477              		.loc 1 6887 12 is_stmt 0 view .LVU2816
 8478 0076 8369     		ldr	r3, [r0, #24]
 8479              	.LVL641:
6890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4U);
 8480              		.loc 1 6890 3 is_stmt 1 view .LVU2817
6894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
 8481              		.loc 1 6894 11 is_stmt 0 view .LVU2818
 8482 0078 21F00A01 		bic	r1, r1, #10
 8483              	.LVL642:
6890:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4U);
 8484              		.loc 1 6890 12 view .LVU2819
 8485 007c 23F0F003 		bic	r3, r3, #240
 8486              	.LVL643:
6891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8487              		.loc 1 6891 3 is_stmt 1 view .LVU2820
6891:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8488              		.loc 1 6891 12 is_stmt 0 view .LVU2821
 8489 0080 43EA0513 		orr	r3, r3, r5, lsl #4
 8490              	.LVL644:
6894:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
 8491              		.loc 1 6894 3 is_stmt 1 view .LVU2822
6895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8492              		.loc 1 6895 3 view .LVU2823
6895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8493              		.loc 1 6895 11 is_stmt 0 view .LVU2824
 8494 0084 0A43     		orrs	r2, r2, r1
 8495              	.LVL645:
6895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8496              		.loc 1 6895 11 view .LVU2825
 8497 0086 ECE7     		b	.L605
 8498              	.LVL646:
 8499              	.L600:
6895:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8500              		.loc 1 6895 11 view .LVU2826
 8501              	.LBE192:
 8502              	.LBE193:
6773:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8503              		.loc 1 6773 7 is_stmt 1 view .LVU2827
6774:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8504              		.loc 1 6774 7 view .LVU2828
6775:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8505              		.loc 1 6775 7 view .LVU2829
6778:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
 8506              		.loc 1 6778 7 view .LVU2830
 8507 0088 8C68     		ldr	r4, [r1, #8]
 8508 008a 0D69     		ldr	r5, [r1, #16]
 8509              	.LVL647:
 8510              	.LBB194:
 8511              	.LBI194:
6962:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** {
 8512              		.loc 1 6962 13 view .LVU2831
 8513              	.LBB195:
6964:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpccer;
 8514              		.loc 1 6964 3 view .LVU2832
6965:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8515              		.loc 1 6965 3 view .LVU2833
6968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8516              		.loc 1 6968 3 view .LVU2834
6968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8517              		.loc 1 6968 14 is_stmt 0 view .LVU2835
 8518 008c 016A     		ldr	r1, [r0, #32]
 8519              	.LVL648:
6968:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 8520              		.loc 1 6968 14 view .LVU2836
 8521 008e 21F01001 		bic	r1, r1, #16
 8522 0092 0162     		str	r1, [r0, #32]
6969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 8523              		.loc 1 6969 3 is_stmt 1 view .LVU2837
6969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 8524              		.loc 1 6969 12 is_stmt 0 view .LVU2838
 8525 0094 8269     		ldr	r2, [r0, #24]
 8526              	.LVL649:
6970:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8527              		.loc 1 6970 3 is_stmt 1 view .LVU2839
6970:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8528              		.loc 1 6970 11 is_stmt 0 view .LVU2840
 8529 0096 036A     		ldr	r3, [r0, #32]
 8530              	.LVL650:
6973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 12U);
 8531              		.loc 1 6973 3 is_stmt 1 view .LVU2841
6973:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 12U);
 8532              		.loc 1 6973 12 is_stmt 0 view .LVU2842
 8533 0098 22F47042 		bic	r2, r2, #61440
 8534              	.LVL651:
6974:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8535              		.loc 1 6974 3 is_stmt 1 view .LVU2843
6977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 4U);
 8536              		.loc 1 6977 11 is_stmt 0 view .LVU2844
 8537 009c 23F0A003 		bic	r3, r3, #160
 8538              	.LVL652:
6974:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8539              		.loc 1 6974 12 view .LVU2845
 8540 00a0 42EA0532 		orr	r2, r2, r5, lsl #12
 8541              	.LVL653:
6977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 4U);
 8542              		.loc 1 6977 3 is_stmt 1 view .LVU2846
6978:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8543              		.loc 1 6978 3 view .LVU2847
6978:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8544              		.loc 1 6978 11 is_stmt 0 view .LVU2848
 8545 00a4 43EA0413 		orr	r3, r3, r4, lsl #4
 8546              	.LVL654:
6981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 8547              		.loc 1 6981 3 is_stmt 1 view .LVU2849
6981:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 8548              		.loc 1 6981 15 is_stmt 0 view .LVU2850
 8549 00a8 8261     		str	r2, [r0, #24]
6982:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8550              		.loc 1 6982 3 is_stmt 1 view .LVU2851
6982:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8551              		.loc 1 6982 14 is_stmt 0 view .LVU2852
 8552 00aa 0362     		str	r3, [r0, #32]
 8553 00ac BDE7     		b	.L604
 8554              	.LVL655:
 8555              	.L603:
6982:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8556              		.loc 1 6982 14 view .LVU2853
 8557              	.LBE195:
 8558              	.LBE194:
6738:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       }
 8559              		.loc 1 6738 16 view .LVU2854
 8560 00ae 0120     		movs	r0, #1
 8561 00b0 BCE7     		b	.L599
 8562              		.cfi_endproc
 8563              	.LFE433:
 8565              		.section	.text.HAL_TIM_SlaveConfigSynchro,"ax",%progbits
 8566              		.align	1
 8567              		.global	HAL_TIM_SlaveConfigSynchro
 8568              		.syntax unified
 8569              		.thumb
 8570              		.thumb_func
 8571              		.fpu fpv4-sp-d16
 8573              	HAL_TIM_SlaveConfigSynchro:
 8574              	.LVL656:
 8575              	.LFB398:
5033:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 8576              		.loc 1 5033 1 is_stmt 1 view -0
 8577              		.cfi_startproc
 8578              		@ args = 0, pretend = 0, frame = 0
 8579              		@ frame_needed = 0, uses_anonymous_args = 0
5035:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 8580              		.loc 1 5035 3 view .LVU2856
5036:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));
 8581              		.loc 1 5036 3 view .LVU2857
5037:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8582              		.loc 1 5037 3 view .LVU2858
5039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8583              		.loc 1 5039 3 view .LVU2859
5039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8584              		.loc 1 5039 3 view .LVU2860
5033:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 8585              		.loc 1 5033 1 is_stmt 0 view .LVU2861
 8586 0000 38B5     		push	{r3, r4, r5, lr}
 8587              		.cfi_def_cfa_offset 16
 8588              		.cfi_offset 3, -16
 8589              		.cfi_offset 4, -12
 8590              		.cfi_offset 5, -8
 8591              		.cfi_offset 14, -4
5039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8592              		.loc 1 5039 3 view .LVU2862
 8593 0002 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 8594 0006 012B     		cmp	r3, #1
5033:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 8595              		.loc 1 5033 1 view .LVU2863
 8596 0008 0446     		mov	r4, r0
 8597 000a 4FF00203 		mov	r3, #2
5039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8598              		.loc 1 5039 3 view .LVU2864
 8599 000e 1CD0     		beq	.L609
5039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8600              		.loc 1 5039 3 is_stmt 1 discriminator 2 view .LVU2865
 8601 0010 0125     		movs	r5, #1
 8602 0012 80F83C50 		strb	r5, [r0, #60]
5041:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8603              		.loc 1 5041 3 discriminator 2 view .LVU2866
5041:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8604              		.loc 1 5041 15 is_stmt 0 discriminator 2 view .LVU2867
 8605 0016 80F83D30 		strb	r3, [r0, #61]
5043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8606              		.loc 1 5043 3 is_stmt 1 discriminator 2 view .LVU2868
5043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8607              		.loc 1 5043 7 is_stmt 0 discriminator 2 view .LVU2869
 8608 001a FFF7FEFF 		bl	TIM_SlaveTimer_SetConfig
 8609              	.LVL657:
5043:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8610              		.loc 1 5043 6 discriminator 2 view .LVU2870
 8611 001e 30B1     		cbz	r0, .L608
5045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_UNLOCK(htim);
 8612              		.loc 1 5045 5 is_stmt 1 view .LVU2871
5046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
 8613              		.loc 1 5046 5 is_stmt 0 view .LVU2872
 8614 0020 0023     		movs	r3, #0
5045:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_UNLOCK(htim);
 8615              		.loc 1 5045 17 view .LVU2873
 8616 0022 84F83D50 		strb	r5, [r4, #61]
5046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
 8617              		.loc 1 5046 5 is_stmt 1 view .LVU2874
5046:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
 8618              		.loc 1 5046 5 view .LVU2875
 8619 0026 84F83C30 		strb	r3, [r4, #60]
5047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8620              		.loc 1 5047 5 view .LVU2876
5047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8621              		.loc 1 5047 12 is_stmt 0 view .LVU2877
 8622 002a 2846     		mov	r0, r5
 8623              	.L607:
5061:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8624              		.loc 1 5061 1 view .LVU2878
 8625 002c 38BD     		pop	{r3, r4, r5, pc}
 8626              	.LVL658:
 8627              	.L608:
5051:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8628              		.loc 1 5051 3 is_stmt 1 view .LVU2879
 8629 002e 2368     		ldr	r3, [r4]
 8630 0030 DA68     		ldr	r2, [r3, #12]
 8631 0032 22F04002 		bic	r2, r2, #64
 8632 0036 DA60     		str	r2, [r3, #12]
5054:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8633              		.loc 1 5054 3 view .LVU2880
 8634 0038 DA68     		ldr	r2, [r3, #12]
 8635 003a 22F48042 		bic	r2, r2, #16384
 8636 003e DA60     		str	r2, [r3, #12]
5056:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8637              		.loc 1 5056 3 view .LVU2881
5056:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8638              		.loc 1 5056 15 is_stmt 0 view .LVU2882
 8639 0040 84F83D50 		strb	r5, [r4, #61]
5058:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8640              		.loc 1 5058 3 is_stmt 1 view .LVU2883
5058:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8641              		.loc 1 5058 3 view .LVU2884
 8642 0044 84F83C00 		strb	r0, [r4, #60]
5060:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8643              		.loc 1 5060 3 view .LVU2885
5060:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8644              		.loc 1 5060 10 is_stmt 0 view .LVU2886
 8645 0048 F0E7     		b	.L607
 8646              	.LVL659:
 8647              	.L609:
5039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8648              		.loc 1 5039 3 view .LVU2887
 8649 004a 1846     		mov	r0, r3
 8650              	.LVL660:
5039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8651              		.loc 1 5039 3 view .LVU2888
 8652 004c EEE7     		b	.L607
 8653              		.cfi_endproc
 8654              	.LFE398:
 8656              		.section	.text.HAL_TIM_SlaveConfigSynchro_IT,"ax",%progbits
 8657              		.align	1
 8658              		.global	HAL_TIM_SlaveConfigSynchro_IT
 8659              		.syntax unified
 8660              		.thumb
 8661              		.thumb_func
 8662              		.fpu fpv4-sp-d16
 8664              	HAL_TIM_SlaveConfigSynchro_IT:
 8665              	.LVL661:
 8666              	.LFB399:
5074:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 8667              		.loc 1 5074 1 is_stmt 1 view -0
 8668              		.cfi_startproc
 8669              		@ args = 0, pretend = 0, frame = 0
 8670              		@ frame_needed = 0, uses_anonymous_args = 0
5076:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 8671              		.loc 1 5076 3 view .LVU2890
5077:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));
 8672              		.loc 1 5077 3 view .LVU2891
5078:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8673              		.loc 1 5078 3 view .LVU2892
5080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8674              		.loc 1 5080 3 view .LVU2893
5080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8675              		.loc 1 5080 3 view .LVU2894
5074:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 8676              		.loc 1 5074 1 is_stmt 0 view .LVU2895
 8677 0000 38B5     		push	{r3, r4, r5, lr}
 8678              		.cfi_def_cfa_offset 16
 8679              		.cfi_offset 3, -16
 8680              		.cfi_offset 4, -12
 8681              		.cfi_offset 5, -8
 8682              		.cfi_offset 14, -4
5080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8683              		.loc 1 5080 3 view .LVU2896
 8684 0002 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 8685 0006 012B     		cmp	r3, #1
5074:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 8686              		.loc 1 5074 1 view .LVU2897
 8687 0008 0446     		mov	r4, r0
 8688 000a 4FF00203 		mov	r3, #2
5080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8689              		.loc 1 5080 3 view .LVU2898
 8690 000e 1CD0     		beq	.L613
5080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8691              		.loc 1 5080 3 is_stmt 1 discriminator 2 view .LVU2899
 8692 0010 0125     		movs	r5, #1
 8693 0012 80F83C50 		strb	r5, [r0, #60]
5082:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8694              		.loc 1 5082 3 discriminator 2 view .LVU2900
5082:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8695              		.loc 1 5082 15 is_stmt 0 discriminator 2 view .LVU2901
 8696 0016 80F83D30 		strb	r3, [r0, #61]
5084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8697              		.loc 1 5084 3 is_stmt 1 discriminator 2 view .LVU2902
5084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8698              		.loc 1 5084 7 is_stmt 0 discriminator 2 view .LVU2903
 8699 001a FFF7FEFF 		bl	TIM_SlaveTimer_SetConfig
 8700              	.LVL662:
5084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8701              		.loc 1 5084 6 discriminator 2 view .LVU2904
 8702 001e 30B1     		cbz	r0, .L612
5086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_UNLOCK(htim);
 8703              		.loc 1 5086 5 is_stmt 1 view .LVU2905
5087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
 8704              		.loc 1 5087 5 is_stmt 0 view .LVU2906
 8705 0020 0023     		movs	r3, #0
5086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     __HAL_UNLOCK(htim);
 8706              		.loc 1 5086 17 view .LVU2907
 8707 0022 84F83D50 		strb	r5, [r4, #61]
5087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
 8708              		.loc 1 5087 5 is_stmt 1 view .LVU2908
5087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     return HAL_ERROR;
 8709              		.loc 1 5087 5 view .LVU2909
 8710 0026 84F83C30 		strb	r3, [r4, #60]
5088:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8711              		.loc 1 5088 5 view .LVU2910
5088:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8712              		.loc 1 5088 12 is_stmt 0 view .LVU2911
 8713 002a 2846     		mov	r0, r5
 8714              	.L611:
5102:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8715              		.loc 1 5102 1 view .LVU2912
 8716 002c 38BD     		pop	{r3, r4, r5, pc}
 8717              	.LVL663:
 8718              	.L612:
5092:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8719              		.loc 1 5092 3 is_stmt 1 view .LVU2913
 8720 002e 2368     		ldr	r3, [r4]
 8721 0030 DA68     		ldr	r2, [r3, #12]
 8722 0032 42F04002 		orr	r2, r2, #64
 8723 0036 DA60     		str	r2, [r3, #12]
5095:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8724              		.loc 1 5095 3 view .LVU2914
 8725 0038 DA68     		ldr	r2, [r3, #12]
 8726 003a 22F48042 		bic	r2, r2, #16384
 8727 003e DA60     		str	r2, [r3, #12]
5097:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8728              		.loc 1 5097 3 view .LVU2915
5097:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8729              		.loc 1 5097 15 is_stmt 0 view .LVU2916
 8730 0040 84F83D50 		strb	r5, [r4, #61]
5099:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8731              		.loc 1 5099 3 is_stmt 1 view .LVU2917
5099:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8732              		.loc 1 5099 3 view .LVU2918
 8733 0044 84F83C00 		strb	r0, [r4, #60]
5101:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8734              		.loc 1 5101 3 view .LVU2919
5101:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8735              		.loc 1 5101 10 is_stmt 0 view .LVU2920
 8736 0048 F0E7     		b	.L611
 8737              	.LVL664:
 8738              	.L613:
5080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8739              		.loc 1 5080 3 view .LVU2921
 8740 004a 1846     		mov	r0, r3
 8741              	.LVL665:
5080:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8742              		.loc 1 5080 3 view .LVU2922
 8743 004c EEE7     		b	.L611
 8744              		.cfi_endproc
 8745              	.LFE399:
 8747              		.section	.text.TIM_CCxChannelCmd,"ax",%progbits
 8748              		.align	1
 8749              		.global	TIM_CCxChannelCmd
 8750              		.syntax unified
 8751              		.thumb
 8752              		.thumb_func
 8753              		.fpu fpv4-sp-d16
 8755              	TIM_CCxChannelCmd:
 8756              	.LVL666:
 8757              	.LFB442:
7170:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmp;
 8758              		.loc 1 7170 1 is_stmt 1 view -0
 8759              		.cfi_startproc
 8760              		@ args = 0, pretend = 0, frame = 0
 8761              		@ frame_needed = 0, uses_anonymous_args = 0
7171:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8762              		.loc 1 7171 3 view .LVU2924
7174:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
 8763              		.loc 1 7174 3 view .LVU2925
7175:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8764              		.loc 1 7175 3 view .LVU2926
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8765              		.loc 1 7177 3 view .LVU2927
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8766              		.loc 1 7180 14 is_stmt 0 view .LVU2928
 8767 0000 036A     		ldr	r3, [r0, #32]
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8768              		.loc 1 7177 35 view .LVU2929
 8769 0002 01F01F01 		and	r1, r1, #31
 8770              	.LVL667:
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8771              		.loc 1 7180 3 is_stmt 1 view .LVU2930
7170:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmp;
 8772              		.loc 1 7170 1 is_stmt 0 view .LVU2931
 8773 0006 10B5     		push	{r4, lr}
 8774              		.cfi_def_cfa_offset 8
 8775              		.cfi_offset 4, -8
 8776              		.cfi_offset 14, -4
7177:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8777              		.loc 1 7177 7 view .LVU2932
 8778 0008 0124     		movs	r4, #1
 8779 000a 8C40     		lsls	r4, r4, r1
 8780              	.LVL668:
7180:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8781              		.loc 1 7180 14 view .LVU2933
 8782 000c 23EA0403 		bic	r3, r3, r4
 8783 0010 0362     		str	r3, [r0, #32]
 8784              		.loc 1 7183 3 is_stmt 1 view .LVU2934
 8785              		.loc 1 7183 14 is_stmt 0 view .LVU2935
 8786 0012 036A     		ldr	r3, [r0, #32]
 8787              		.loc 1 7183 41 view .LVU2936
 8788 0014 8A40     		lsls	r2, r2, r1
 8789              	.LVL669:
 8790              		.loc 1 7183 14 view .LVU2937
 8791 0016 1A43     		orrs	r2, r2, r3
 8792 0018 0262     		str	r2, [r0, #32]
7184:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8793              		.loc 1 7184 1 view .LVU2938
 8794 001a 10BD     		pop	{r4, pc}
 8795              		.loc 1 7184 1 view .LVU2939
 8796              		.cfi_endproc
 8797              	.LFE442:
 8799              		.section	.text.HAL_TIM_OC_Start,"ax",%progbits
 8800              		.align	1
 8801              		.global	HAL_TIM_OC_Start
 8802              		.syntax unified
 8803              		.thumb
 8804              		.thumb_func
 8805              		.fpu fpv4-sp-d16
 8807              	HAL_TIM_OC_Start:
 8808              	.LVL670:
 8809              	.LFB339:
 733:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 8810              		.loc 1 733 1 is_stmt 1 view -0
 8811              		.cfi_startproc
 8812              		@ args = 0, pretend = 0, frame = 0
 8813              		@ frame_needed = 0, uses_anonymous_args = 0
 734:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8814              		.loc 1 734 3 view .LVU2941
 737:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8815              		.loc 1 737 3 view .LVU2942
 740:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8816              		.loc 1 740 3 view .LVU2943
 733:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 8817              		.loc 1 733 1 is_stmt 0 view .LVU2944
 8818 0000 10B5     		push	{r4, lr}
 8819              		.cfi_def_cfa_offset 8
 8820              		.cfi_offset 4, -8
 8821              		.cfi_offset 14, -4
 733:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 8822              		.loc 1 733 1 view .LVU2945
 8823 0002 0446     		mov	r4, r0
 740:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8824              		.loc 1 740 3 view .LVU2946
 8825 0004 0122     		movs	r2, #1
 8826 0006 0068     		ldr	r0, [r0]
 8827              	.LVL671:
 740:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8828              		.loc 1 740 3 view .LVU2947
 8829 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 8830              	.LVL672:
 742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8831              		.loc 1 742 3 is_stmt 1 view .LVU2948
 742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8832              		.loc 1 742 7 is_stmt 0 view .LVU2949
 8833 000c 2368     		ldr	r3, [r4]
 8834 000e 124A     		ldr	r2, .L625
 8835 0010 9342     		cmp	r3, r2
 8836 0012 0FD0     		beq	.L616
 742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8837              		.loc 1 742 7 discriminator 2 view .LVU2950
 8838 0014 02F50062 		add	r2, r2, #2048
 8839 0018 9342     		cmp	r3, r2
 8840 001a 0BD0     		beq	.L616
 742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8841              		.loc 1 742 7 discriminator 4 view .LVU2951
 8842 001c 02F54062 		add	r2, r2, #3072
 8843 0020 9342     		cmp	r3, r2
 8844 0022 07D0     		beq	.L616
 742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8845              		.loc 1 742 7 discriminator 6 view .LVU2952
 8846 0024 02F58062 		add	r2, r2, #1024
 8847 0028 9342     		cmp	r3, r2
 8848 002a 03D0     		beq	.L616
 742:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8849              		.loc 1 742 7 discriminator 8 view .LVU2953
 8850 002c 02F58062 		add	r2, r2, #1024
 8851 0030 9342     		cmp	r3, r2
 8852 0032 03D1     		bne	.L617
 8853              	.L616:
 745:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8854              		.loc 1 745 5 is_stmt 1 view .LVU2954
 8855 0034 5A6C     		ldr	r2, [r3, #68]
 8856 0036 42F40042 		orr	r2, r2, #32768
 8857 003a 5A64     		str	r2, [r3, #68]
 8858              	.L617:
 749:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8859              		.loc 1 749 3 view .LVU2955
 749:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8860              		.loc 1 749 27 is_stmt 0 view .LVU2956
 8861 003c 9968     		ldr	r1, [r3, #8]
 749:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8862              		.loc 1 749 11 view .LVU2957
 8863 003e 074A     		ldr	r2, .L625+4
 8864 0040 0A40     		ands	r2, r2, r1
 8865              	.LVL673:
 750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8866              		.loc 1 750 3 is_stmt 1 view .LVU2958
 750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8867              		.loc 1 750 6 is_stmt 0 view .LVU2959
 8868 0042 062A     		cmp	r2, #6
 8869 0044 06D0     		beq	.L618
 750:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8870              		.loc 1 750 7 discriminator 1 view .LVU2960
 8871 0046 B2F5803F 		cmp	r2, #65536
 752:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8872              		.loc 1 752 5 is_stmt 1 discriminator 1 view .LVU2961
 8873 004a 1EBF     		ittt	ne
 8874 004c 1A68     		ldrne	r2, [r3]
 8875              	.LVL674:
 752:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8876              		.loc 1 752 5 is_stmt 0 discriminator 1 view .LVU2962
 8877 004e 42F00102 		orrne	r2, r2, #1
 8878 0052 1A60     		strne	r2, [r3]
 8879              	.L618:
 756:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8880              		.loc 1 756 3 is_stmt 1 view .LVU2963
 757:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8881              		.loc 1 757 1 is_stmt 0 view .LVU2964
 8882 0054 0020     		movs	r0, #0
 8883 0056 10BD     		pop	{r4, pc}
 8884              	.LVL675:
 8885              	.L626:
 757:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8886              		.loc 1 757 1 view .LVU2965
 8887              		.align	2
 8888              	.L625:
 8889 0058 002C0140 		.word	1073818624
 8890 005c 07000100 		.word	65543
 8891              		.cfi_endproc
 8892              	.LFE339:
 8894              		.section	.text.HAL_TIM_PWM_Start,"ax",%progbits
 8895              		.align	1
 8896              		.global	HAL_TIM_PWM_Start
 8897              		.syntax unified
 8898              		.thumb
 8899              		.thumb_func
 8900              		.fpu fpv4-sp-d16
 8902              	HAL_TIM_PWM_Start:
 8903              	.LFB486:
 8904              		.cfi_startproc
 8905              		@ args = 0, pretend = 0, frame = 0
 8906              		@ frame_needed = 0, uses_anonymous_args = 0
 8907              		@ link register save eliminated.
 8908 0000 FFF7FEBF 		b	HAL_TIM_OC_Start
 8909              		.cfi_endproc
 8910              	.LFE486:
 8912              		.section	.text.HAL_TIM_OC_Stop,"ax",%progbits
 8913              		.align	1
 8914              		.global	HAL_TIM_OC_Stop
 8915              		.syntax unified
 8916              		.thumb
 8917              		.thumb_func
 8918              		.fpu fpv4-sp-d16
 8920              	HAL_TIM_OC_Stop:
 8921              	.LVL676:
 8922              	.LFB340:
 773:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 8923              		.loc 1 773 1 is_stmt 1 view -0
 8924              		.cfi_startproc
 8925              		@ args = 0, pretend = 0, frame = 0
 8926              		@ frame_needed = 0, uses_anonymous_args = 0
 775:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8927              		.loc 1 775 3 view .LVU2967
 778:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8928              		.loc 1 778 3 view .LVU2968
 773:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 8929              		.loc 1 773 1 is_stmt 0 view .LVU2969
 8930 0000 10B5     		push	{r4, lr}
 8931              		.cfi_def_cfa_offset 8
 8932              		.cfi_offset 4, -8
 8933              		.cfi_offset 14, -4
 773:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 8934              		.loc 1 773 1 view .LVU2970
 8935 0002 0446     		mov	r4, r0
 778:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8936              		.loc 1 778 3 view .LVU2971
 8937 0004 0022     		movs	r2, #0
 8938 0006 0068     		ldr	r0, [r0]
 8939              	.LVL677:
 778:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8940              		.loc 1 778 3 view .LVU2972
 8941 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 8942              	.LVL678:
 780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8943              		.loc 1 780 3 is_stmt 1 view .LVU2973
 780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8944              		.loc 1 780 7 is_stmt 0 view .LVU2974
 8945 000c 2368     		ldr	r3, [r4]
 8946 000e 184A     		ldr	r2, .L632
 8947 0010 9342     		cmp	r3, r2
 8948 0012 0FD0     		beq	.L629
 780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8949              		.loc 1 780 7 discriminator 2 view .LVU2975
 8950 0014 02F50062 		add	r2, r2, #2048
 8951 0018 9342     		cmp	r3, r2
 8952 001a 0BD0     		beq	.L629
 780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8953              		.loc 1 780 7 discriminator 4 view .LVU2976
 8954 001c 02F54062 		add	r2, r2, #3072
 8955 0020 9342     		cmp	r3, r2
 8956 0022 07D0     		beq	.L629
 780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8957              		.loc 1 780 7 discriminator 6 view .LVU2977
 8958 0024 02F58062 		add	r2, r2, #1024
 8959 0028 9342     		cmp	r3, r2
 8960 002a 03D0     		beq	.L629
 780:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 8961              		.loc 1 780 7 discriminator 8 view .LVU2978
 8962 002c 02F58062 		add	r2, r2, #1024
 8963 0030 9342     		cmp	r3, r2
 8964 0032 0DD1     		bne	.L630
 8965              	.L629:
 783:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8966              		.loc 1 783 5 is_stmt 1 view .LVU2979
 783:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8967              		.loc 1 783 5 view .LVU2980
 8968 0034 196A     		ldr	r1, [r3, #32]
 8969 0036 41F21112 		movw	r2, #4369
 8970 003a 1142     		tst	r1, r2
 8971 003c 08D1     		bne	.L630
 783:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8972              		.loc 1 783 5 discriminator 1 view .LVU2981
 8973 003e 196A     		ldr	r1, [r3, #32]
 8974 0040 44F24442 		movw	r2, #17476
 8975 0044 1142     		tst	r1, r2
 783:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 8976              		.loc 1 783 5 discriminator 1 view .LVU2982
 8977 0046 02BF     		ittt	eq
 8978 0048 5A6C     		ldreq	r2, [r3, #68]
 8979 004a 22F40042 		biceq	r2, r2, #32768
 8980 004e 5A64     		streq	r2, [r3, #68]
 8981              	.L630:
 787:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8982              		.loc 1 787 3 view .LVU2983
 787:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8983              		.loc 1 787 3 view .LVU2984
 8984 0050 196A     		ldr	r1, [r3, #32]
 8985 0052 41F21112 		movw	r2, #4369
 8986 0056 1142     		tst	r1, r2
 8987 0058 08D1     		bne	.L631
 787:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8988              		.loc 1 787 3 discriminator 1 view .LVU2985
 8989 005a 196A     		ldr	r1, [r3, #32]
 8990 005c 44F24442 		movw	r2, #17476
 8991 0060 1142     		tst	r1, r2
 787:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8992              		.loc 1 787 3 discriminator 1 view .LVU2986
 8993 0062 02BF     		ittt	eq
 8994 0064 1A68     		ldreq	r2, [r3]
 8995 0066 22F00102 		biceq	r2, r2, #1
 8996 006a 1A60     		streq	r2, [r3]
 8997              	.L631:
 790:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 8998              		.loc 1 790 3 view .LVU2987
 791:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 8999              		.loc 1 791 1 is_stmt 0 view .LVU2988
 9000 006c 0020     		movs	r0, #0
 9001 006e 10BD     		pop	{r4, pc}
 9002              	.LVL679:
 9003              	.L633:
 791:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9004              		.loc 1 791 1 view .LVU2989
 9005              		.align	2
 9006              	.L632:
 9007 0070 002C0140 		.word	1073818624
 9008              		.cfi_endproc
 9009              	.LFE340:
 9011              		.section	.text.HAL_TIM_OC_Start_IT,"ax",%progbits
 9012              		.align	1
 9013              		.global	HAL_TIM_OC_Start_IT
 9014              		.syntax unified
 9015              		.thumb
 9016              		.thumb_func
 9017              		.fpu fpv4-sp-d16
 9019              	HAL_TIM_OC_Start_IT:
 9020              	.LVL680:
 9021              	.LFB341:
 805:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9022              		.loc 1 805 1 is_stmt 1 view -0
 9023              		.cfi_startproc
 9024              		@ args = 0, pretend = 0, frame = 0
 9025              		@ frame_needed = 0, uses_anonymous_args = 0
 806:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9026              		.loc 1 806 3 view .LVU2991
 809:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9027              		.loc 1 809 3 view .LVU2992
 811:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9028              		.loc 1 811 3 view .LVU2993
 805:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9029              		.loc 1 805 1 is_stmt 0 view .LVU2994
 9030 0000 10B5     		push	{r4, lr}
 9031              		.cfi_def_cfa_offset 8
 9032              		.cfi_offset 4, -8
 9033              		.cfi_offset 14, -4
 805:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9034              		.loc 1 805 1 view .LVU2995
 9035 0002 0446     		mov	r4, r0
 9036 0004 0068     		ldr	r0, [r0]
 9037              	.LVL681:
 811:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9038              		.loc 1 811 3 view .LVU2996
 9039 0006 0C29     		cmp	r1, #12
 9040 0008 0CD8     		bhi	.L635
 9041 000a DFE801F0 		tbb	[pc, r1]
 9042              	.L637:
 9043 000e 07       		.byte	(.L640-.L637)/2
 9044 000f 0B       		.byte	(.L635-.L637)/2
 9045 0010 0B       		.byte	(.L635-.L637)/2
 9046 0011 0B       		.byte	(.L635-.L637)/2
 9047 0012 34       		.byte	(.L639-.L637)/2
 9048 0013 0B       		.byte	(.L635-.L637)/2
 9049 0014 0B       		.byte	(.L635-.L637)/2
 9050 0015 0B       		.byte	(.L635-.L637)/2
 9051 0016 38       		.byte	(.L638-.L637)/2
 9052 0017 0B       		.byte	(.L635-.L637)/2
 9053 0018 0B       		.byte	(.L635-.L637)/2
 9054 0019 0B       		.byte	(.L635-.L637)/2
 9055 001a 3C       		.byte	(.L636-.L637)/2
 9056 001b 00       		.p2align 1
 9057              	.L640:
 816:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9058              		.loc 1 816 7 is_stmt 1 view .LVU2997
 9059 001c C368     		ldr	r3, [r0, #12]
 9060 001e 43F00203 		orr	r3, r3, #2
 9061              	.L650:
 837:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9062              		.loc 1 837 7 is_stmt 0 view .LVU2998
 9063 0022 C360     		str	r3, [r0, #12]
 838:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 9064              		.loc 1 838 7 is_stmt 1 view .LVU2999
 9065              	.L635:
 846:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9066              		.loc 1 846 3 view .LVU3000
 9067 0024 0122     		movs	r2, #1
 9068 0026 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9069              	.LVL682:
 848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9070              		.loc 1 848 3 view .LVU3001
 848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9071              		.loc 1 848 7 is_stmt 0 view .LVU3002
 9072 002a 2368     		ldr	r3, [r4]
 9073 002c 184A     		ldr	r2, .L651
 9074 002e 9342     		cmp	r3, r2
 9075 0030 0FD0     		beq	.L641
 848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9076              		.loc 1 848 7 discriminator 2 view .LVU3003
 9077 0032 02F50062 		add	r2, r2, #2048
 9078 0036 9342     		cmp	r3, r2
 9079 0038 0BD0     		beq	.L641
 848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9080              		.loc 1 848 7 discriminator 4 view .LVU3004
 9081 003a 02F54062 		add	r2, r2, #3072
 9082 003e 9342     		cmp	r3, r2
 9083 0040 07D0     		beq	.L641
 848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9084              		.loc 1 848 7 discriminator 6 view .LVU3005
 9085 0042 02F58062 		add	r2, r2, #1024
 9086 0046 9342     		cmp	r3, r2
 9087 0048 03D0     		beq	.L641
 848:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9088              		.loc 1 848 7 discriminator 8 view .LVU3006
 9089 004a 02F58062 		add	r2, r2, #1024
 9090 004e 9342     		cmp	r3, r2
 9091 0050 03D1     		bne	.L642
 9092              	.L641:
 851:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9093              		.loc 1 851 5 is_stmt 1 view .LVU3007
 9094 0052 5A6C     		ldr	r2, [r3, #68]
 9095 0054 42F40042 		orr	r2, r2, #32768
 9096 0058 5A64     		str	r2, [r3, #68]
 9097              	.L642:
 855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9098              		.loc 1 855 3 view .LVU3008
 855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9099              		.loc 1 855 27 is_stmt 0 view .LVU3009
 9100 005a 9968     		ldr	r1, [r3, #8]
 855:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9101              		.loc 1 855 11 view .LVU3010
 9102 005c 0D4A     		ldr	r2, .L651+4
 9103 005e 0A40     		ands	r2, r2, r1
 9104              	.LVL683:
 856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9105              		.loc 1 856 3 is_stmt 1 view .LVU3011
 856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9106              		.loc 1 856 6 is_stmt 0 view .LVU3012
 9107 0060 062A     		cmp	r2, #6
 9108 0062 06D0     		beq	.L643
 856:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9109              		.loc 1 856 7 discriminator 1 view .LVU3013
 9110 0064 B2F5803F 		cmp	r2, #65536
 858:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9111              		.loc 1 858 5 is_stmt 1 discriminator 1 view .LVU3014
 9112 0068 1EBF     		ittt	ne
 9113 006a 1A68     		ldrne	r2, [r3]
 9114              	.LVL684:
 858:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9115              		.loc 1 858 5 is_stmt 0 discriminator 1 view .LVU3015
 9116 006c 42F00102 		orrne	r2, r2, #1
 9117 0070 1A60     		strne	r2, [r3]
 9118              	.L643:
 862:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 9119              		.loc 1 862 3 is_stmt 1 view .LVU3016
 863:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9120              		.loc 1 863 1 is_stmt 0 view .LVU3017
 9121 0072 0020     		movs	r0, #0
 9122 0074 10BD     		pop	{r4, pc}
 9123              	.LVL685:
 9124              	.L639:
 823:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9125              		.loc 1 823 7 is_stmt 1 view .LVU3018
 9126 0076 C368     		ldr	r3, [r0, #12]
 9127 0078 43F00403 		orr	r3, r3, #4
 9128 007c D1E7     		b	.L650
 9129              	.L638:
 830:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9130              		.loc 1 830 7 view .LVU3019
 9131 007e C368     		ldr	r3, [r0, #12]
 9132 0080 43F00803 		orr	r3, r3, #8
 9133 0084 CDE7     		b	.L650
 9134              	.L636:
 837:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9135              		.loc 1 837 7 view .LVU3020
 9136 0086 C368     		ldr	r3, [r0, #12]
 9137 0088 43F01003 		orr	r3, r3, #16
 9138 008c C9E7     		b	.L650
 9139              	.L652:
 9140 008e 00BF     		.align	2
 9141              	.L651:
 9142 0090 002C0140 		.word	1073818624
 9143 0094 07000100 		.word	65543
 9144              		.cfi_endproc
 9145              	.LFE341:
 9147              		.section	.text.HAL_TIM_PWM_Start_IT,"ax",%progbits
 9148              		.align	1
 9149              		.global	HAL_TIM_PWM_Start_IT
 9150              		.syntax unified
 9151              		.thumb
 9152              		.thumb_func
 9153              		.fpu fpv4-sp-d16
 9155              	HAL_TIM_PWM_Start_IT:
 9156              	.LFB488:
 9157              		.cfi_startproc
 9158              		@ args = 0, pretend = 0, frame = 0
 9159              		@ frame_needed = 0, uses_anonymous_args = 0
 9160              		@ link register save eliminated.
 9161 0000 FFF7FEBF 		b	HAL_TIM_OC_Start_IT
 9162              		.cfi_endproc
 9163              	.LFE488:
 9165              		.section	.text.HAL_TIM_OC_Stop_IT,"ax",%progbits
 9166              		.align	1
 9167              		.global	HAL_TIM_OC_Stop_IT
 9168              		.syntax unified
 9169              		.thumb
 9170              		.thumb_func
 9171              		.fpu fpv4-sp-d16
 9173              	HAL_TIM_OC_Stop_IT:
 9174              	.LVL686:
 9175              	.LFB342:
 877:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9176              		.loc 1 877 1 view -0
 9177              		.cfi_startproc
 9178              		@ args = 0, pretend = 0, frame = 0
 9179              		@ frame_needed = 0, uses_anonymous_args = 0
 879:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9180              		.loc 1 879 3 view .LVU3022
 881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9181              		.loc 1 881 3 view .LVU3023
 877:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9182              		.loc 1 877 1 is_stmt 0 view .LVU3024
 9183 0000 10B5     		push	{r4, lr}
 9184              		.cfi_def_cfa_offset 8
 9185              		.cfi_offset 4, -8
 9186              		.cfi_offset 14, -4
 877:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9187              		.loc 1 877 1 view .LVU3025
 9188 0002 0446     		mov	r4, r0
 9189 0004 0068     		ldr	r0, [r0]
 9190              	.LVL687:
 881:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9191              		.loc 1 881 3 view .LVU3026
 9192 0006 0C29     		cmp	r1, #12
 9193 0008 0CD8     		bhi	.L655
 9194 000a DFE801F0 		tbb	[pc, r1]
 9195              	.L657:
 9196 000e 07       		.byte	(.L660-.L657)/2
 9197 000f 0B       		.byte	(.L655-.L657)/2
 9198 0010 0B       		.byte	(.L655-.L657)/2
 9199 0011 0B       		.byte	(.L655-.L657)/2
 9200 0012 40       		.byte	(.L659-.L657)/2
 9201 0013 0B       		.byte	(.L655-.L657)/2
 9202 0014 0B       		.byte	(.L655-.L657)/2
 9203 0015 0B       		.byte	(.L655-.L657)/2
 9204 0016 44       		.byte	(.L658-.L657)/2
 9205 0017 0B       		.byte	(.L655-.L657)/2
 9206 0018 0B       		.byte	(.L655-.L657)/2
 9207 0019 0B       		.byte	(.L655-.L657)/2
 9208 001a 48       		.byte	(.L656-.L657)/2
 9209 001b 00       		.p2align 1
 9210              	.L660:
 886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9211              		.loc 1 886 7 is_stmt 1 view .LVU3027
 9212 001c C368     		ldr	r3, [r0, #12]
 9213 001e 23F00203 		bic	r3, r3, #2
 9214              	.L664:
 907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9215              		.loc 1 907 7 is_stmt 0 view .LVU3028
 9216 0022 C360     		str	r3, [r0, #12]
 908:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 9217              		.loc 1 908 7 is_stmt 1 view .LVU3029
 9218              	.L655:
 916:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9219              		.loc 1 916 3 view .LVU3030
 9220 0024 0022     		movs	r2, #0
 9221 0026 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9222              	.LVL688:
 918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9223              		.loc 1 918 3 view .LVU3031
 918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9224              		.loc 1 918 7 is_stmt 0 view .LVU3032
 9225 002a 2368     		ldr	r3, [r4]
 9226 002c 1E4A     		ldr	r2, .L665
 9227 002e 9342     		cmp	r3, r2
 9228 0030 0FD0     		beq	.L661
 918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9229              		.loc 1 918 7 discriminator 2 view .LVU3033
 9230 0032 02F50062 		add	r2, r2, #2048
 9231 0036 9342     		cmp	r3, r2
 9232 0038 0BD0     		beq	.L661
 918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9233              		.loc 1 918 7 discriminator 4 view .LVU3034
 9234 003a 02F54062 		add	r2, r2, #3072
 9235 003e 9342     		cmp	r3, r2
 9236 0040 07D0     		beq	.L661
 918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9237              		.loc 1 918 7 discriminator 6 view .LVU3035
 9238 0042 02F58062 		add	r2, r2, #1024
 9239 0046 9342     		cmp	r3, r2
 9240 0048 03D0     		beq	.L661
 918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9241              		.loc 1 918 7 discriminator 8 view .LVU3036
 9242 004a 02F58062 		add	r2, r2, #1024
 9243 004e 9342     		cmp	r3, r2
 9244 0050 0DD1     		bne	.L662
 9245              	.L661:
 921:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9246              		.loc 1 921 5 is_stmt 1 view .LVU3037
 921:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9247              		.loc 1 921 5 view .LVU3038
 9248 0052 196A     		ldr	r1, [r3, #32]
 9249 0054 41F21112 		movw	r2, #4369
 9250 0058 1142     		tst	r1, r2
 9251 005a 08D1     		bne	.L662
 921:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9252              		.loc 1 921 5 discriminator 1 view .LVU3039
 9253 005c 196A     		ldr	r1, [r3, #32]
 9254 005e 44F24442 		movw	r2, #17476
 9255 0062 1142     		tst	r1, r2
 921:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9256              		.loc 1 921 5 discriminator 1 view .LVU3040
 9257 0064 02BF     		ittt	eq
 9258 0066 5A6C     		ldreq	r2, [r3, #68]
 9259 0068 22F40042 		biceq	r2, r2, #32768
 9260 006c 5A64     		streq	r2, [r3, #68]
 9261              	.L662:
 925:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9262              		.loc 1 925 3 view .LVU3041
 925:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9263              		.loc 1 925 3 view .LVU3042
 9264 006e 196A     		ldr	r1, [r3, #32]
 9265 0070 41F21112 		movw	r2, #4369
 9266 0074 1142     		tst	r1, r2
 9267 0076 08D1     		bne	.L663
 925:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9268              		.loc 1 925 3 discriminator 1 view .LVU3043
 9269 0078 196A     		ldr	r1, [r3, #32]
 9270 007a 44F24442 		movw	r2, #17476
 9271 007e 1142     		tst	r1, r2
 925:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9272              		.loc 1 925 3 discriminator 1 view .LVU3044
 9273 0080 02BF     		ittt	eq
 9274 0082 1A68     		ldreq	r2, [r3]
 9275 0084 22F00102 		biceq	r2, r2, #1
 9276 0088 1A60     		streq	r2, [r3]
 9277              	.L663:
 928:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 9278              		.loc 1 928 3 view .LVU3045
 929:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9279              		.loc 1 929 1 is_stmt 0 view .LVU3046
 9280 008a 0020     		movs	r0, #0
 9281 008c 10BD     		pop	{r4, pc}
 9282              	.LVL689:
 9283              	.L659:
 893:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9284              		.loc 1 893 7 is_stmt 1 view .LVU3047
 9285 008e C368     		ldr	r3, [r0, #12]
 9286 0090 23F00403 		bic	r3, r3, #4
 9287 0094 C5E7     		b	.L664
 9288              	.L658:
 900:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9289              		.loc 1 900 7 view .LVU3048
 9290 0096 C368     		ldr	r3, [r0, #12]
 9291 0098 23F00803 		bic	r3, r3, #8
 9292 009c C1E7     		b	.L664
 9293              	.L656:
 907:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9294              		.loc 1 907 7 view .LVU3049
 9295 009e C368     		ldr	r3, [r0, #12]
 9296 00a0 23F01003 		bic	r3, r3, #16
 9297 00a4 BDE7     		b	.L664
 9298              	.L666:
 9299 00a6 00BF     		.align	2
 9300              	.L665:
 9301 00a8 002C0140 		.word	1073818624
 9302              		.cfi_endproc
 9303              	.LFE342:
 9305              		.section	.text.HAL_TIM_PWM_Stop_IT,"ax",%progbits
 9306              		.align	1
 9307              		.global	HAL_TIM_PWM_Stop_IT
 9308              		.syntax unified
 9309              		.thumb
 9310              		.thumb_func
 9311              		.fpu fpv4-sp-d16
 9313              	HAL_TIM_PWM_Stop_IT:
 9314              	.LFB490:
 9315              		.cfi_startproc
 9316              		@ args = 0, pretend = 0, frame = 0
 9317              		@ frame_needed = 0, uses_anonymous_args = 0
 9318              		@ link register save eliminated.
 9319 0000 FFF7FEBF 		b	HAL_TIM_OC_Stop_IT
 9320              		.cfi_endproc
 9321              	.LFE490:
 9323              		.section	.text.HAL_TIM_OC_Start_DMA,"ax",%progbits
 9324              		.align	1
 9325              		.global	HAL_TIM_OC_Start_DMA
 9326              		.syntax unified
 9327              		.thumb
 9328              		.thumb_func
 9329              		.fpu fpv4-sp-d16
 9331              	HAL_TIM_OC_Start_DMA:
 9332              	.LVL690:
 9333              	.LFB343:
 945:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9334              		.loc 1 945 1 view -0
 9335              		.cfi_startproc
 9336              		@ args = 0, pretend = 0, frame = 0
 9337              		@ frame_needed = 0, uses_anonymous_args = 0
 946:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9338              		.loc 1 946 3 view .LVU3051
 949:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9339              		.loc 1 949 3 view .LVU3052
 951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9340              		.loc 1 951 3 view .LVU3053
 945:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9341              		.loc 1 945 1 is_stmt 0 view .LVU3054
 9342 0000 70B5     		push	{r4, r5, r6, lr}
 9343              		.cfi_def_cfa_offset 16
 9344              		.cfi_offset 4, -16
 9345              		.cfi_offset 5, -12
 9346              		.cfi_offset 6, -8
 9347              		.cfi_offset 14, -4
 945:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9348              		.loc 1 945 1 view .LVU3055
 9349 0002 0446     		mov	r4, r0
 951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9350              		.loc 1 951 11 view .LVU3056
 9351 0004 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 9352              	.LVL691:
 951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9353              		.loc 1 951 11 view .LVU3057
 9354 0008 C0B2     		uxtb	r0, r0
 951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9355              		.loc 1 951 6 view .LVU3058
 9356 000a 0228     		cmp	r0, #2
 945:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9357              		.loc 1 945 1 view .LVU3059
 9358 000c 0D46     		mov	r5, r1
 9359 000e 1146     		mov	r1, r2
 9360              	.LVL692:
 951:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9361              		.loc 1 951 6 view .LVU3060
 9362 0010 06D0     		beq	.L669
 955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9363              		.loc 1 955 8 is_stmt 1 view .LVU3061
 955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9364              		.loc 1 955 16 is_stmt 0 view .LVU3062
 9365 0012 94F83D20 		ldrb	r2, [r4, #61]	@ zero_extendqisi2
 9366              	.LVL693:
 955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9367              		.loc 1 955 11 view .LVU3063
 9368 0016 012A     		cmp	r2, #1
 9369 0018 06D1     		bne	.L670
 957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 9370              		.loc 1 957 5 is_stmt 1 view .LVU3064
 957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 9371              		.loc 1 957 8 is_stmt 0 view .LVU3065
 9372 001a 11B9     		cbnz	r1, .L671
 957:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 9373              		.loc 1 957 25 discriminator 1 view .LVU3066
 9374 001c 0BB1     		cbz	r3, .L671
 9375              	.LVL694:
 9376              	.L678:
 959:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 9377              		.loc 1 959 14 view .LVU3067
 9378 001e 0120     		movs	r0, #1
 9379              	.L669:
1073:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9380              		.loc 1 1073 1 view .LVU3068
 9381 0020 70BD     		pop	{r4, r5, r6, pc}
 9382              	.LVL695:
 9383              	.L671:
 963:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 9384              		.loc 1 963 7 is_stmt 1 view .LVU3069
 963:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 9385              		.loc 1 963 19 is_stmt 0 view .LVU3070
 9386 0022 0222     		movs	r2, #2
 9387 0024 84F83D20 		strb	r2, [r4, #61]
 9388              	.L670:
 969:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9389              		.loc 1 969 3 is_stmt 1 view .LVU3071
 971:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9390              		.loc 1 971 3 view .LVU3072
 9391 0028 2268     		ldr	r2, [r4]
 9392 002a 0C2D     		cmp	r5, #12
 9393 002c 19D8     		bhi	.L672
 9394 002e DFE805F0 		tbb	[pc, r5]
 9395              	.L674:
 9396 0032 07       		.byte	(.L677-.L674)/2
 9397 0033 18       		.byte	(.L672-.L674)/2
 9398 0034 18       		.byte	(.L672-.L674)/2
 9399 0035 18       		.byte	(.L672-.L674)/2
 9400 0036 43       		.byte	(.L676-.L674)/2
 9401 0037 18       		.byte	(.L672-.L674)/2
 9402 0038 18       		.byte	(.L672-.L674)/2
 9403 0039 18       		.byte	(.L672-.L674)/2
 9404 003a 54       		.byte	(.L675-.L674)/2
 9405 003b 18       		.byte	(.L672-.L674)/2
 9406 003c 18       		.byte	(.L672-.L674)/2
 9407 003d 18       		.byte	(.L672-.L674)/2
 9408 003e 65       		.byte	(.L673-.L674)/2
 9409 003f 00       		.p2align 1
 9410              	.L677:
 976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9411              		.loc 1 976 7 view .LVU3073
 976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9412              		.loc 1 976 17 is_stmt 0 view .LVU3074
 9413 0040 606A     		ldr	r0, [r4, #36]
 976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9414              		.loc 1 976 52 view .LVU3075
 9415 0042 374E     		ldr	r6, .L688
 9416 0044 C662     		str	r6, [r0, #44]
 977:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9417              		.loc 1 977 7 is_stmt 1 view .LVU3076
 977:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9418              		.loc 1 977 56 is_stmt 0 view .LVU3077
 9419 0046 374E     		ldr	r6, .L688+4
 9420 0048 0663     		str	r6, [r0, #48]
 980:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9421              		.loc 1 980 7 is_stmt 1 view .LVU3078
 980:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9422              		.loc 1 980 53 is_stmt 0 view .LVU3079
 9423 004a 374E     		ldr	r6, .L688+8
 9424 004c 4663     		str	r6, [r0, #52]
 983:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9425              		.loc 1 983 7 is_stmt 1 view .LVU3080
 983:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9426              		.loc 1 983 11 is_stmt 0 view .LVU3081
 9427 004e 3432     		adds	r2, r2, #52
 9428 0050 FFF7FEFF 		bl	HAL_DMA_Start_IT
 9429              	.LVL696:
 983:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9430              		.loc 1 983 10 view .LVU3082
 9431 0054 0028     		cmp	r0, #0
 9432 0056 E2D1     		bne	.L678
 989:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9433              		.loc 1 989 7 is_stmt 1 view .LVU3083
 9434 0058 2268     		ldr	r2, [r4]
 9435 005a D368     		ldr	r3, [r2, #12]
 9436 005c 43F40073 		orr	r3, r3, #512
 9437              	.L687:
1047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9438              		.loc 1 1047 7 is_stmt 0 view .LVU3084
 9439 0060 D360     		str	r3, [r2, #12]
1048:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 9440              		.loc 1 1048 7 is_stmt 1 view .LVU3085
 9441              	.L672:
1056:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9442              		.loc 1 1056 3 view .LVU3086
 9443 0062 0122     		movs	r2, #1
 9444 0064 2946     		mov	r1, r5
 9445 0066 2068     		ldr	r0, [r4]
 9446 0068 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9447              	.LVL697:
1058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9448              		.loc 1 1058 3 view .LVU3087
1058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9449              		.loc 1 1058 7 is_stmt 0 view .LVU3088
 9450 006c 2368     		ldr	r3, [r4]
 9451 006e 2F4A     		ldr	r2, .L688+12
 9452 0070 9342     		cmp	r3, r2
 9453 0072 0FD0     		beq	.L679
1058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9454              		.loc 1 1058 7 discriminator 2 view .LVU3089
 9455 0074 02F50062 		add	r2, r2, #2048
 9456 0078 9342     		cmp	r3, r2
 9457 007a 0BD0     		beq	.L679
1058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9458              		.loc 1 1058 7 discriminator 4 view .LVU3090
 9459 007c 02F54062 		add	r2, r2, #3072
 9460 0080 9342     		cmp	r3, r2
 9461 0082 07D0     		beq	.L679
1058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9462              		.loc 1 1058 7 discriminator 6 view .LVU3091
 9463 0084 02F58062 		add	r2, r2, #1024
 9464 0088 9342     		cmp	r3, r2
 9465 008a 03D0     		beq	.L679
1058:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9466              		.loc 1 1058 7 discriminator 8 view .LVU3092
 9467 008c 02F58062 		add	r2, r2, #1024
 9468 0090 9342     		cmp	r3, r2
 9469 0092 03D1     		bne	.L680
 9470              	.L679:
1061:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9471              		.loc 1 1061 5 is_stmt 1 view .LVU3093
 9472 0094 5A6C     		ldr	r2, [r3, #68]
 9473 0096 42F40042 		orr	r2, r2, #32768
 9474 009a 5A64     		str	r2, [r3, #68]
 9475              	.L680:
1065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9476              		.loc 1 1065 3 view .LVU3094
1065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9477              		.loc 1 1065 27 is_stmt 0 view .LVU3095
 9478 009c 9968     		ldr	r1, [r3, #8]
1065:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9479              		.loc 1 1065 11 view .LVU3096
 9480 009e 244A     		ldr	r2, .L688+16
 9481 00a0 0A40     		ands	r2, r2, r1
 9482              	.LVL698:
1066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9483              		.loc 1 1066 3 is_stmt 1 view .LVU3097
1066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9484              		.loc 1 1066 6 is_stmt 0 view .LVU3098
 9485 00a2 062A     		cmp	r2, #6
 9486 00a4 06D0     		beq	.L683
1066:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9487              		.loc 1 1066 7 discriminator 1 view .LVU3099
 9488 00a6 B2F5803F 		cmp	r2, #65536
1068:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9489              		.loc 1 1068 5 is_stmt 1 discriminator 1 view .LVU3100
 9490 00aa 1EBF     		ittt	ne
 9491 00ac 1A68     		ldrne	r2, [r3]
 9492              	.LVL699:
1068:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9493              		.loc 1 1068 5 is_stmt 0 discriminator 1 view .LVU3101
 9494 00ae 42F00102 		orrne	r2, r2, #1
 9495 00b2 1A60     		strne	r2, [r3]
 9496              	.L683:
1072:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 9497              		.loc 1 1072 10 view .LVU3102
 9498 00b4 0020     		movs	r0, #0
 9499 00b6 B3E7     		b	.L669
 9500              	.LVL700:
 9501              	.L676:
 996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9502              		.loc 1 996 7 is_stmt 1 view .LVU3103
 996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9503              		.loc 1 996 17 is_stmt 0 view .LVU3104
 9504 00b8 A06A     		ldr	r0, [r4, #40]
 996:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9505              		.loc 1 996 52 view .LVU3105
 9506 00ba 194E     		ldr	r6, .L688
 9507 00bc C662     		str	r6, [r0, #44]
 997:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9508              		.loc 1 997 7 is_stmt 1 view .LVU3106
 997:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9509              		.loc 1 997 56 is_stmt 0 view .LVU3107
 9510 00be 194E     		ldr	r6, .L688+4
 9511 00c0 0663     		str	r6, [r0, #48]
1000:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9512              		.loc 1 1000 7 is_stmt 1 view .LVU3108
1000:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9513              		.loc 1 1000 53 is_stmt 0 view .LVU3109
 9514 00c2 194E     		ldr	r6, .L688+8
 9515 00c4 4663     		str	r6, [r0, #52]
1003:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9516              		.loc 1 1003 7 is_stmt 1 view .LVU3110
1003:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9517              		.loc 1 1003 11 is_stmt 0 view .LVU3111
 9518 00c6 3832     		adds	r2, r2, #56
 9519 00c8 FFF7FEFF 		bl	HAL_DMA_Start_IT
 9520              	.LVL701:
1003:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9521              		.loc 1 1003 10 view .LVU3112
 9522 00cc 0028     		cmp	r0, #0
 9523 00ce A6D1     		bne	.L678
1009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9524              		.loc 1 1009 7 is_stmt 1 view .LVU3113
 9525 00d0 2268     		ldr	r2, [r4]
 9526 00d2 D368     		ldr	r3, [r2, #12]
 9527 00d4 43F48063 		orr	r3, r3, #1024
 9528 00d8 C2E7     		b	.L687
 9529              	.LVL702:
 9530              	.L675:
1016:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9531              		.loc 1 1016 7 view .LVU3114
1016:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9532              		.loc 1 1016 17 is_stmt 0 view .LVU3115
 9533 00da E06A     		ldr	r0, [r4, #44]
1016:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9534              		.loc 1 1016 52 view .LVU3116
 9535 00dc 104E     		ldr	r6, .L688
 9536 00de C662     		str	r6, [r0, #44]
1017:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9537              		.loc 1 1017 7 is_stmt 1 view .LVU3117
1017:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9538              		.loc 1 1017 56 is_stmt 0 view .LVU3118
 9539 00e0 104E     		ldr	r6, .L688+4
 9540 00e2 0663     		str	r6, [r0, #48]
1020:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9541              		.loc 1 1020 7 is_stmt 1 view .LVU3119
1020:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9542              		.loc 1 1020 53 is_stmt 0 view .LVU3120
 9543 00e4 104E     		ldr	r6, .L688+8
 9544 00e6 4663     		str	r6, [r0, #52]
1023:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9545              		.loc 1 1023 7 is_stmt 1 view .LVU3121
1023:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9546              		.loc 1 1023 11 is_stmt 0 view .LVU3122
 9547 00e8 3C32     		adds	r2, r2, #60
 9548 00ea FFF7FEFF 		bl	HAL_DMA_Start_IT
 9549              	.LVL703:
1023:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9550              		.loc 1 1023 10 view .LVU3123
 9551 00ee 0028     		cmp	r0, #0
 9552 00f0 95D1     		bne	.L678
1028:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9553              		.loc 1 1028 7 is_stmt 1 view .LVU3124
 9554 00f2 2268     		ldr	r2, [r4]
 9555 00f4 D368     		ldr	r3, [r2, #12]
 9556 00f6 43F40063 		orr	r3, r3, #2048
 9557 00fa B1E7     		b	.L687
 9558              	.LVL704:
 9559              	.L673:
1035:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9560              		.loc 1 1035 7 view .LVU3125
1035:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9561              		.loc 1 1035 17 is_stmt 0 view .LVU3126
 9562 00fc 206B     		ldr	r0, [r4, #48]
1035:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 9563              		.loc 1 1035 52 view .LVU3127
 9564 00fe 084E     		ldr	r6, .L688
 9565 0100 C662     		str	r6, [r0, #44]
1036:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9566              		.loc 1 1036 7 is_stmt 1 view .LVU3128
1036:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9567              		.loc 1 1036 56 is_stmt 0 view .LVU3129
 9568 0102 084E     		ldr	r6, .L688+4
 9569 0104 0663     		str	r6, [r0, #48]
1039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9570              		.loc 1 1039 7 is_stmt 1 view .LVU3130
1039:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9571              		.loc 1 1039 53 is_stmt 0 view .LVU3131
 9572 0106 084E     		ldr	r6, .L688+8
 9573 0108 4663     		str	r6, [r0, #52]
1042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9574              		.loc 1 1042 7 is_stmt 1 view .LVU3132
1042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9575              		.loc 1 1042 11 is_stmt 0 view .LVU3133
 9576 010a 4032     		adds	r2, r2, #64
 9577 010c FFF7FEFF 		bl	HAL_DMA_Start_IT
 9578              	.LVL705:
1042:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 9579              		.loc 1 1042 10 view .LVU3134
 9580 0110 0028     		cmp	r0, #0
 9581 0112 84D1     		bne	.L678
1047:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9582              		.loc 1 1047 7 is_stmt 1 view .LVU3135
 9583 0114 2268     		ldr	r2, [r4]
 9584 0116 D368     		ldr	r3, [r2, #12]
 9585 0118 43F48053 		orr	r3, r3, #4096
 9586 011c A0E7     		b	.L687
 9587              	.L689:
 9588 011e 00BF     		.align	2
 9589              	.L688:
 9590 0120 00000000 		.word	TIM_DMADelayPulseCplt
 9591 0124 00000000 		.word	TIM_DMADelayPulseHalfCplt
 9592 0128 00000000 		.word	TIM_DMAError
 9593 012c 002C0140 		.word	1073818624
 9594 0130 07000100 		.word	65543
 9595              		.cfi_endproc
 9596              	.LFE343:
 9598              		.section	.text.HAL_TIM_PWM_Start_DMA,"ax",%progbits
 9599              		.align	1
 9600              		.global	HAL_TIM_PWM_Start_DMA
 9601              		.syntax unified
 9602              		.thumb
 9603              		.thumb_func
 9604              		.fpu fpv4-sp-d16
 9606              	HAL_TIM_PWM_Start_DMA:
 9607              	.LFB492:
 9608              		.cfi_startproc
 9609              		@ args = 0, pretend = 0, frame = 0
 9610              		@ frame_needed = 0, uses_anonymous_args = 0
 9611              		@ link register save eliminated.
 9612 0000 FFF7FEBF 		b	HAL_TIM_OC_Start_DMA
 9613              		.cfi_endproc
 9614              	.LFE492:
 9616              		.section	.text.HAL_TIM_OC_Stop_DMA,"ax",%progbits
 9617              		.align	1
 9618              		.global	HAL_TIM_OC_Stop_DMA
 9619              		.syntax unified
 9620              		.thumb
 9621              		.thumb_func
 9622              		.fpu fpv4-sp-d16
 9624              	HAL_TIM_OC_Stop_DMA:
 9625              	.LVL706:
 9626              	.LFB344:
1087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9627              		.loc 1 1087 1 view -0
 9628              		.cfi_startproc
 9629              		@ args = 0, pretend = 0, frame = 0
 9630              		@ frame_needed = 0, uses_anonymous_args = 0
1089:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9631              		.loc 1 1089 3 view .LVU3137
1091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9632              		.loc 1 1091 3 view .LVU3138
1087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9633              		.loc 1 1087 1 is_stmt 0 view .LVU3139
 9634 0000 38B5     		push	{r3, r4, r5, lr}
 9635              		.cfi_def_cfa_offset 16
 9636              		.cfi_offset 3, -16
 9637              		.cfi_offset 4, -12
 9638              		.cfi_offset 5, -8
 9639              		.cfi_offset 14, -4
1087:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9640              		.loc 1 1087 1 view .LVU3140
 9641 0002 0446     		mov	r4, r0
 9642 0004 0D46     		mov	r5, r1
 9643 0006 0368     		ldr	r3, [r0]
1091:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9644              		.loc 1 1091 3 view .LVU3141
 9645 0008 0C29     		cmp	r1, #12
 9646 000a 0FD8     		bhi	.L692
 9647 000c DFE801F0 		tbb	[pc, r1]
 9648              	.L694:
 9649 0010 07       		.byte	(.L697-.L694)/2
 9650 0011 0E       		.byte	(.L692-.L694)/2
 9651 0012 0E       		.byte	(.L692-.L694)/2
 9652 0013 0E       		.byte	(.L692-.L694)/2
 9653 0014 48       		.byte	(.L696-.L694)/2
 9654 0015 0E       		.byte	(.L692-.L694)/2
 9655 0016 0E       		.byte	(.L692-.L694)/2
 9656 0017 0E       		.byte	(.L692-.L694)/2
 9657 0018 4E       		.byte	(.L695-.L694)/2
 9658 0019 0E       		.byte	(.L692-.L694)/2
 9659 001a 0E       		.byte	(.L692-.L694)/2
 9660 001b 0E       		.byte	(.L692-.L694)/2
 9661 001c 54       		.byte	(.L693-.L694)/2
 9662 001d 00       		.p2align 1
 9663              	.L697:
1096:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 9664              		.loc 1 1096 7 is_stmt 1 view .LVU3142
 9665 001e DA68     		ldr	r2, [r3, #12]
1097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9666              		.loc 1 1097 13 is_stmt 0 view .LVU3143
 9667 0020 406A     		ldr	r0, [r0, #36]
 9668              	.LVL707:
1096:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 9669              		.loc 1 1096 7 view .LVU3144
 9670 0022 22F40072 		bic	r2, r2, #512
 9671 0026 DA60     		str	r2, [r3, #12]
1097:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9672              		.loc 1 1097 7 is_stmt 1 view .LVU3145
 9673              	.L701:
1121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9674              		.loc 1 1121 13 is_stmt 0 view .LVU3146
 9675 0028 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 9676              	.LVL708:
1122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 9677              		.loc 1 1122 7 is_stmt 1 view .LVU3147
 9678              	.L692:
1130:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9679              		.loc 1 1130 3 view .LVU3148
 9680 002c 0022     		movs	r2, #0
 9681 002e 2946     		mov	r1, r5
 9682 0030 2068     		ldr	r0, [r4]
 9683 0032 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9684              	.LVL709:
1132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9685              		.loc 1 1132 3 view .LVU3149
1132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9686              		.loc 1 1132 7 is_stmt 0 view .LVU3150
 9687 0036 2368     		ldr	r3, [r4]
 9688 0038 224A     		ldr	r2, .L702
 9689 003a 9342     		cmp	r3, r2
 9690 003c 0FD0     		beq	.L698
1132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9691              		.loc 1 1132 7 discriminator 2 view .LVU3151
 9692 003e 02F50062 		add	r2, r2, #2048
 9693 0042 9342     		cmp	r3, r2
 9694 0044 0BD0     		beq	.L698
1132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9695              		.loc 1 1132 7 discriminator 4 view .LVU3152
 9696 0046 02F54062 		add	r2, r2, #3072
 9697 004a 9342     		cmp	r3, r2
 9698 004c 07D0     		beq	.L698
1132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9699              		.loc 1 1132 7 discriminator 6 view .LVU3153
 9700 004e 02F58062 		add	r2, r2, #1024
 9701 0052 9342     		cmp	r3, r2
 9702 0054 03D0     		beq	.L698
1132:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9703              		.loc 1 1132 7 discriminator 8 view .LVU3154
 9704 0056 02F58062 		add	r2, r2, #1024
 9705 005a 9342     		cmp	r3, r2
 9706 005c 0DD1     		bne	.L699
 9707              	.L698:
1135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9708              		.loc 1 1135 5 is_stmt 1 view .LVU3155
1135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9709              		.loc 1 1135 5 view .LVU3156
 9710 005e 196A     		ldr	r1, [r3, #32]
 9711 0060 41F21112 		movw	r2, #4369
 9712 0064 1142     		tst	r1, r2
 9713 0066 08D1     		bne	.L699
1135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9714              		.loc 1 1135 5 discriminator 1 view .LVU3157
 9715 0068 196A     		ldr	r1, [r3, #32]
 9716 006a 44F24442 		movw	r2, #17476
 9717 006e 1142     		tst	r1, r2
1135:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9718              		.loc 1 1135 5 discriminator 1 view .LVU3158
 9719 0070 02BF     		ittt	eq
 9720 0072 5A6C     		ldreq	r2, [r3, #68]
 9721 0074 22F40042 		biceq	r2, r2, #32768
 9722 0078 5A64     		streq	r2, [r3, #68]
 9723              	.L699:
1139:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9724              		.loc 1 1139 3 view .LVU3159
1139:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9725              		.loc 1 1139 3 view .LVU3160
 9726 007a 196A     		ldr	r1, [r3, #32]
 9727 007c 41F21112 		movw	r2, #4369
 9728 0080 1142     		tst	r1, r2
 9729 0082 08D1     		bne	.L700
1139:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9730              		.loc 1 1139 3 discriminator 1 view .LVU3161
 9731 0084 196A     		ldr	r1, [r3, #32]
 9732 0086 44F24442 		movw	r2, #17476
 9733 008a 1142     		tst	r1, r2
1139:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9734              		.loc 1 1139 3 discriminator 1 view .LVU3162
 9735 008c 02BF     		ittt	eq
 9736 008e 1A68     		ldreq	r2, [r3]
 9737 0090 22F00102 		biceq	r2, r2, #1
 9738 0094 1A60     		streq	r2, [r3]
 9739              	.L700:
1142:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9740              		.loc 1 1142 3 view .LVU3163
1142:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9741              		.loc 1 1142 15 is_stmt 0 view .LVU3164
 9742 0096 0123     		movs	r3, #1
 9743 0098 84F83D30 		strb	r3, [r4, #61]
1145:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 9744              		.loc 1 1145 3 is_stmt 1 view .LVU3165
1146:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9745              		.loc 1 1146 1 is_stmt 0 view .LVU3166
 9746 009c 0020     		movs	r0, #0
 9747 009e 38BD     		pop	{r3, r4, r5, pc}
 9748              	.LVL710:
 9749              	.L696:
1104:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 9750              		.loc 1 1104 7 is_stmt 1 view .LVU3167
 9751 00a0 DA68     		ldr	r2, [r3, #12]
1105:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9752              		.loc 1 1105 13 is_stmt 0 view .LVU3168
 9753 00a2 806A     		ldr	r0, [r0, #40]
 9754              	.LVL711:
1104:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 9755              		.loc 1 1104 7 view .LVU3169
 9756 00a4 22F48062 		bic	r2, r2, #1024
 9757 00a8 DA60     		str	r2, [r3, #12]
1105:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9758              		.loc 1 1105 7 is_stmt 1 view .LVU3170
 9759 00aa BDE7     		b	.L701
 9760              	.LVL712:
 9761              	.L695:
1112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 9762              		.loc 1 1112 7 view .LVU3171
 9763 00ac DA68     		ldr	r2, [r3, #12]
1113:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9764              		.loc 1 1113 13 is_stmt 0 view .LVU3172
 9765 00ae C06A     		ldr	r0, [r0, #44]
 9766              	.LVL713:
1112:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 9767              		.loc 1 1112 7 view .LVU3173
 9768 00b0 22F40062 		bic	r2, r2, #2048
 9769 00b4 DA60     		str	r2, [r3, #12]
1113:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9770              		.loc 1 1113 7 is_stmt 1 view .LVU3174
 9771 00b6 B7E7     		b	.L701
 9772              	.LVL714:
 9773              	.L693:
1120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 9774              		.loc 1 1120 7 view .LVU3175
 9775 00b8 DA68     		ldr	r2, [r3, #12]
1121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9776              		.loc 1 1121 13 is_stmt 0 view .LVU3176
 9777 00ba 006B     		ldr	r0, [r0, #48]
 9778              	.LVL715:
1120:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 9779              		.loc 1 1120 7 view .LVU3177
 9780 00bc 22F48052 		bic	r2, r2, #4096
 9781 00c0 DA60     		str	r2, [r3, #12]
1121:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 9782              		.loc 1 1121 7 is_stmt 1 view .LVU3178
 9783 00c2 B1E7     		b	.L701
 9784              	.L703:
 9785              		.align	2
 9786              	.L702:
 9787 00c4 002C0140 		.word	1073818624
 9788              		.cfi_endproc
 9789              	.LFE344:
 9791              		.section	.text.HAL_TIM_PWM_Stop_DMA,"ax",%progbits
 9792              		.align	1
 9793              		.global	HAL_TIM_PWM_Stop_DMA
 9794              		.syntax unified
 9795              		.thumb
 9796              		.thumb_func
 9797              		.fpu fpv4-sp-d16
 9799              	HAL_TIM_PWM_Stop_DMA:
 9800              	.LFB494:
 9801              		.cfi_startproc
 9802              		@ args = 0, pretend = 0, frame = 0
 9803              		@ frame_needed = 0, uses_anonymous_args = 0
 9804              		@ link register save eliminated.
 9805 0000 FFF7FEBF 		b	HAL_TIM_OC_Stop_DMA
 9806              		.cfi_endproc
 9807              	.LFE494:
 9809              		.section	.text.HAL_TIM_PWM_Stop,"ax",%progbits
 9810              		.align	1
 9811              		.global	HAL_TIM_PWM_Stop
 9812              		.syntax unified
 9813              		.thumb
 9814              		.thumb_func
 9815              		.fpu fpv4-sp-d16
 9817              	HAL_TIM_PWM_Stop:
 9818              	.LVL716:
 9819              	.LFB350:
1350:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9820              		.loc 1 1350 1 view -0
 9821              		.cfi_startproc
 9822              		@ args = 0, pretend = 0, frame = 0
 9823              		@ frame_needed = 0, uses_anonymous_args = 0
1352:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9824              		.loc 1 1352 3 view .LVU3180
1355:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9825              		.loc 1 1355 3 view .LVU3181
1350:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9826              		.loc 1 1350 1 is_stmt 0 view .LVU3182
 9827 0000 10B5     		push	{r4, lr}
 9828              		.cfi_def_cfa_offset 8
 9829              		.cfi_offset 4, -8
 9830              		.cfi_offset 14, -4
1350:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9831              		.loc 1 1350 1 view .LVU3183
 9832 0002 0446     		mov	r4, r0
1355:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9833              		.loc 1 1355 3 view .LVU3184
 9834 0004 0022     		movs	r2, #0
 9835 0006 0068     		ldr	r0, [r0]
 9836              	.LVL717:
1355:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9837              		.loc 1 1355 3 view .LVU3185
 9838 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9839              	.LVL718:
1357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9840              		.loc 1 1357 3 is_stmt 1 view .LVU3186
1357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9841              		.loc 1 1357 7 is_stmt 0 view .LVU3187
 9842 000c 2368     		ldr	r3, [r4]
 9843 000e 1A4A     		ldr	r2, .L709
 9844 0010 9342     		cmp	r3, r2
 9845 0012 0FD0     		beq	.L706
1357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9846              		.loc 1 1357 7 discriminator 2 view .LVU3188
 9847 0014 02F50062 		add	r2, r2, #2048
 9848 0018 9342     		cmp	r3, r2
 9849 001a 0BD0     		beq	.L706
1357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9850              		.loc 1 1357 7 discriminator 4 view .LVU3189
 9851 001c 02F54062 		add	r2, r2, #3072
 9852 0020 9342     		cmp	r3, r2
 9853 0022 07D0     		beq	.L706
1357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9854              		.loc 1 1357 7 discriminator 6 view .LVU3190
 9855 0024 02F58062 		add	r2, r2, #1024
 9856 0028 9342     		cmp	r3, r2
 9857 002a 03D0     		beq	.L706
1357:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9858              		.loc 1 1357 7 discriminator 8 view .LVU3191
 9859 002c 02F58062 		add	r2, r2, #1024
 9860 0030 9342     		cmp	r3, r2
 9861 0032 0DD1     		bne	.L707
 9862              	.L706:
1360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9863              		.loc 1 1360 5 is_stmt 1 view .LVU3192
1360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9864              		.loc 1 1360 5 view .LVU3193
 9865 0034 196A     		ldr	r1, [r3, #32]
 9866 0036 41F21112 		movw	r2, #4369
 9867 003a 1142     		tst	r1, r2
 9868 003c 08D1     		bne	.L707
1360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9869              		.loc 1 1360 5 discriminator 1 view .LVU3194
 9870 003e 196A     		ldr	r1, [r3, #32]
 9871 0040 44F24442 		movw	r2, #17476
 9872 0044 1142     		tst	r1, r2
1360:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9873              		.loc 1 1360 5 discriminator 1 view .LVU3195
 9874 0046 02BF     		ittt	eq
 9875 0048 5A6C     		ldreq	r2, [r3, #68]
 9876 004a 22F40042 		biceq	r2, r2, #32768
 9877 004e 5A64     		streq	r2, [r3, #68]
 9878              	.L707:
1364:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9879              		.loc 1 1364 3 view .LVU3196
1364:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9880              		.loc 1 1364 3 view .LVU3197
 9881 0050 196A     		ldr	r1, [r3, #32]
 9882 0052 41F21112 		movw	r2, #4369
 9883 0056 1142     		tst	r1, r2
 9884 0058 08D1     		bne	.L708
1364:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9885              		.loc 1 1364 3 discriminator 1 view .LVU3198
 9886 005a 196A     		ldr	r1, [r3, #32]
 9887 005c 44F24442 		movw	r2, #17476
 9888 0060 1142     		tst	r1, r2
1364:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9889              		.loc 1 1364 3 discriminator 1 view .LVU3199
 9890 0062 02BF     		ittt	eq
 9891 0064 1A68     		ldreq	r2, [r3]
 9892 0066 22F00102 		biceq	r2, r2, #1
 9893 006a 1A60     		streq	r2, [r3]
 9894              	.L708:
1367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9895              		.loc 1 1367 3 view .LVU3200
1367:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9896              		.loc 1 1367 15 is_stmt 0 view .LVU3201
 9897 006c 0123     		movs	r3, #1
 9898 006e 84F83D30 		strb	r3, [r4, #61]
1370:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 9899              		.loc 1 1370 3 is_stmt 1 view .LVU3202
1371:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9900              		.loc 1 1371 1 is_stmt 0 view .LVU3203
 9901 0072 0020     		movs	r0, #0
 9902 0074 10BD     		pop	{r4, pc}
 9903              	.LVL719:
 9904              	.L710:
1371:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9905              		.loc 1 1371 1 view .LVU3204
 9906 0076 00BF     		.align	2
 9907              	.L709:
 9908 0078 002C0140 		.word	1073818624
 9909              		.cfi_endproc
 9910              	.LFE350:
 9912              		.section	.text.HAL_TIM_IC_Start,"ax",%progbits
 9913              		.align	1
 9914              		.global	HAL_TIM_IC_Start
 9915              		.syntax unified
 9916              		.thumb
 9917              		.thumb_func
 9918              		.fpu fpv4-sp-d16
 9920              	HAL_TIM_IC_Start:
 9921              	.LVL720:
 9922              	.LFB359:
1886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9923              		.loc 1 1886 1 is_stmt 1 view -0
 9924              		.cfi_startproc
 9925              		@ args = 0, pretend = 0, frame = 0
 9926              		@ frame_needed = 0, uses_anonymous_args = 0
1887:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9927              		.loc 1 1887 3 view .LVU3206
1890:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9928              		.loc 1 1890 3 view .LVU3207
1893:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9929              		.loc 1 1893 3 view .LVU3208
1886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9930              		.loc 1 1886 1 is_stmt 0 view .LVU3209
 9931 0000 10B5     		push	{r4, lr}
 9932              		.cfi_def_cfa_offset 8
 9933              		.cfi_offset 4, -8
 9934              		.cfi_offset 14, -4
1886:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 9935              		.loc 1 1886 1 view .LVU3210
 9936 0002 0446     		mov	r4, r0
1893:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9937              		.loc 1 1893 3 view .LVU3211
 9938 0004 0122     		movs	r2, #1
 9939 0006 0068     		ldr	r0, [r0]
 9940              	.LVL721:
1893:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9941              		.loc 1 1893 3 view .LVU3212
 9942 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9943              	.LVL722:
1896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9944              		.loc 1 1896 3 is_stmt 1 view .LVU3213
1896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9945              		.loc 1 1896 17 is_stmt 0 view .LVU3214
 9946 000c 2268     		ldr	r2, [r4]
1896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9947              		.loc 1 1896 11 view .LVU3215
 9948 000e 074B     		ldr	r3, .L719
1896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9949              		.loc 1 1896 27 view .LVU3216
 9950 0010 9168     		ldr	r1, [r2, #8]
1896:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 9951              		.loc 1 1896 11 view .LVU3217
 9952 0012 0B40     		ands	r3, r3, r1
 9953              	.LVL723:
1897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9954              		.loc 1 1897 3 is_stmt 1 view .LVU3218
1897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9955              		.loc 1 1897 6 is_stmt 0 view .LVU3219
 9956 0014 062B     		cmp	r3, #6
 9957 0016 06D0     		beq	.L712
1897:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 9958              		.loc 1 1897 7 discriminator 1 view .LVU3220
 9959 0018 B3F5803F 		cmp	r3, #65536
1899:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9960              		.loc 1 1899 5 is_stmt 1 discriminator 1 view .LVU3221
 9961 001c 1EBF     		ittt	ne
 9962 001e 1368     		ldrne	r3, [r2]
 9963              	.LVL724:
1899:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 9964              		.loc 1 1899 5 is_stmt 0 discriminator 1 view .LVU3222
 9965 0020 43F00103 		orrne	r3, r3, #1
 9966 0024 1360     		strne	r3, [r2]
 9967              	.L712:
1903:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 9968              		.loc 1 1903 3 is_stmt 1 view .LVU3223
1904:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9969              		.loc 1 1904 1 is_stmt 0 view .LVU3224
 9970 0026 0020     		movs	r0, #0
 9971 0028 10BD     		pop	{r4, pc}
 9972              	.LVL725:
 9973              	.L720:
1904:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9974              		.loc 1 1904 1 view .LVU3225
 9975 002a 00BF     		.align	2
 9976              	.L719:
 9977 002c 07000100 		.word	65543
 9978              		.cfi_endproc
 9979              	.LFE359:
 9981              		.section	.text.HAL_TIM_IC_Stop,"ax",%progbits
 9982              		.align	1
 9983              		.global	HAL_TIM_IC_Stop
 9984              		.syntax unified
 9985              		.thumb
 9986              		.thumb_func
 9987              		.fpu fpv4-sp-d16
 9989              	HAL_TIM_IC_Stop:
 9990              	.LVL726:
 9991              	.LFB360:
1918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9992              		.loc 1 1918 1 is_stmt 1 view -0
 9993              		.cfi_startproc
 9994              		@ args = 0, pretend = 0, frame = 0
 9995              		@ frame_needed = 0, uses_anonymous_args = 0
1920:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9996              		.loc 1 1920 3 view .LVU3227
1923:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 9997              		.loc 1 1923 3 view .LVU3228
1918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 9998              		.loc 1 1918 1 is_stmt 0 view .LVU3229
 9999 0000 10B5     		push	{r4, lr}
 10000              		.cfi_def_cfa_offset 8
 10001              		.cfi_offset 4, -8
 10002              		.cfi_offset 14, -4
1918:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 10003              		.loc 1 1918 1 view .LVU3230
 10004 0002 0446     		mov	r4, r0
1923:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10005              		.loc 1 1923 3 view .LVU3231
 10006 0004 0022     		movs	r2, #0
 10007 0006 0068     		ldr	r0, [r0]
 10008              	.LVL727:
1923:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10009              		.loc 1 1923 3 view .LVU3232
 10010 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 10011              	.LVL728:
1926:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10012              		.loc 1 1926 3 is_stmt 1 view .LVU3233
1926:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10013              		.loc 1 1926 3 view .LVU3234
 10014 000c 2368     		ldr	r3, [r4]
 10015 000e 196A     		ldr	r1, [r3, #32]
 10016 0010 41F21112 		movw	r2, #4369
 10017 0014 1142     		tst	r1, r2
 10018 0016 08D1     		bne	.L722
1926:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10019              		.loc 1 1926 3 discriminator 1 view .LVU3235
 10020 0018 196A     		ldr	r1, [r3, #32]
 10021 001a 44F24442 		movw	r2, #17476
 10022 001e 1142     		tst	r1, r2
1926:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10023              		.loc 1 1926 3 discriminator 1 view .LVU3236
 10024 0020 02BF     		ittt	eq
 10025 0022 1A68     		ldreq	r2, [r3]
 10026 0024 22F00102 		biceq	r2, r2, #1
 10027 0028 1A60     		streq	r2, [r3]
 10028              	.L722:
1929:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 10029              		.loc 1 1929 3 view .LVU3237
1930:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10030              		.loc 1 1930 1 is_stmt 0 view .LVU3238
 10031 002a 0020     		movs	r0, #0
 10032 002c 10BD     		pop	{r4, pc}
1930:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10033              		.loc 1 1930 1 view .LVU3239
 10034              		.cfi_endproc
 10035              	.LFE360:
 10037              		.section	.text.HAL_TIM_IC_Start_IT,"ax",%progbits
 10038              		.align	1
 10039              		.global	HAL_TIM_IC_Start_IT
 10040              		.syntax unified
 10041              		.thumb
 10042              		.thumb_func
 10043              		.fpu fpv4-sp-d16
 10045              	HAL_TIM_IC_Start_IT:
 10046              	.LVL729:
 10047              	.LFB361:
1944:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 10048              		.loc 1 1944 1 is_stmt 1 view -0
 10049              		.cfi_startproc
 10050              		@ args = 0, pretend = 0, frame = 0
 10051              		@ frame_needed = 0, uses_anonymous_args = 0
1945:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10052              		.loc 1 1945 3 view .LVU3241
1948:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10053              		.loc 1 1948 3 view .LVU3242
1950:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10054              		.loc 1 1950 3 view .LVU3243
1944:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 10055              		.loc 1 1944 1 is_stmt 0 view .LVU3244
 10056 0000 10B5     		push	{r4, lr}
 10057              		.cfi_def_cfa_offset 8
 10058              		.cfi_offset 4, -8
 10059              		.cfi_offset 14, -4
1944:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 10060              		.loc 1 1944 1 view .LVU3245
 10061 0002 0446     		mov	r4, r0
 10062 0004 0068     		ldr	r0, [r0]
 10063              	.LVL730:
1950:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10064              		.loc 1 1950 3 view .LVU3246
 10065 0006 0C29     		cmp	r1, #12
 10066 0008 0CD8     		bhi	.L724
 10067 000a DFE801F0 		tbb	[pc, r1]
 10068              	.L726:
 10069 000e 07       		.byte	(.L729-.L726)/2
 10070 000f 0B       		.byte	(.L724-.L726)/2
 10071 0010 0B       		.byte	(.L724-.L726)/2
 10072 0011 0B       		.byte	(.L724-.L726)/2
 10073 0012 1D       		.byte	(.L728-.L726)/2
 10074 0013 0B       		.byte	(.L724-.L726)/2
 10075 0014 0B       		.byte	(.L724-.L726)/2
 10076 0015 0B       		.byte	(.L724-.L726)/2
 10077 0016 21       		.byte	(.L727-.L726)/2
 10078 0017 0B       		.byte	(.L724-.L726)/2
 10079 0018 0B       		.byte	(.L724-.L726)/2
 10080 0019 0B       		.byte	(.L724-.L726)/2
 10081 001a 25       		.byte	(.L725-.L726)/2
 10082 001b 00       		.p2align 1
 10083              	.L729:
1955:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10084              		.loc 1 1955 7 is_stmt 1 view .LVU3247
 10085 001c C368     		ldr	r3, [r0, #12]
 10086 001e 43F00203 		orr	r3, r3, #2
 10087              	.L737:
1976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10088              		.loc 1 1976 7 is_stmt 0 view .LVU3248
 10089 0022 C360     		str	r3, [r0, #12]
1977:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 10090              		.loc 1 1977 7 is_stmt 1 view .LVU3249
 10091              	.L724:
1984:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10092              		.loc 1 1984 3 view .LVU3250
 10093 0024 0122     		movs	r2, #1
 10094 0026 FFF7FEFF 		bl	TIM_CCxChannelCmd
 10095              	.LVL731:
1987:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10096              		.loc 1 1987 3 view .LVU3251
1987:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10097              		.loc 1 1987 17 is_stmt 0 view .LVU3252
 10098 002a 2268     		ldr	r2, [r4]
1987:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10099              		.loc 1 1987 11 view .LVU3253
 10100 002c 0C4B     		ldr	r3, .L738
1987:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10101              		.loc 1 1987 27 view .LVU3254
 10102 002e 9168     		ldr	r1, [r2, #8]
1987:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10103              		.loc 1 1987 11 view .LVU3255
 10104 0030 0B40     		ands	r3, r3, r1
 10105              	.LVL732:
1988:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10106              		.loc 1 1988 3 is_stmt 1 view .LVU3256
1988:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10107              		.loc 1 1988 6 is_stmt 0 view .LVU3257
 10108 0032 062B     		cmp	r3, #6
 10109 0034 06D0     		beq	.L730
1988:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10110              		.loc 1 1988 7 discriminator 1 view .LVU3258
 10111 0036 B3F5803F 		cmp	r3, #65536
1990:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 10112              		.loc 1 1990 5 is_stmt 1 discriminator 1 view .LVU3259
 10113 003a 1EBF     		ittt	ne
 10114 003c 1368     		ldrne	r3, [r2]
 10115              	.LVL733:
1990:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 10116              		.loc 1 1990 5 is_stmt 0 discriminator 1 view .LVU3260
 10117 003e 43F00103 		orrne	r3, r3, #1
 10118 0042 1360     		strne	r3, [r2]
 10119              	.L730:
1994:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 10120              		.loc 1 1994 3 is_stmt 1 view .LVU3261
1995:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10121              		.loc 1 1995 1 is_stmt 0 view .LVU3262
 10122 0044 0020     		movs	r0, #0
 10123 0046 10BD     		pop	{r4, pc}
 10124              	.LVL734:
 10125              	.L728:
1962:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10126              		.loc 1 1962 7 is_stmt 1 view .LVU3263
 10127 0048 C368     		ldr	r3, [r0, #12]
 10128 004a 43F00403 		orr	r3, r3, #4
 10129 004e E8E7     		b	.L737
 10130              	.L727:
1969:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10131              		.loc 1 1969 7 view .LVU3264
 10132 0050 C368     		ldr	r3, [r0, #12]
 10133 0052 43F00803 		orr	r3, r3, #8
 10134 0056 E4E7     		b	.L737
 10135              	.L725:
1976:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10136              		.loc 1 1976 7 view .LVU3265
 10137 0058 C368     		ldr	r3, [r0, #12]
 10138 005a 43F01003 		orr	r3, r3, #16
 10139 005e E0E7     		b	.L737
 10140              	.L739:
 10141              		.align	2
 10142              	.L738:
 10143 0060 07000100 		.word	65543
 10144              		.cfi_endproc
 10145              	.LFE361:
 10147              		.section	.text.HAL_TIM_IC_Stop_IT,"ax",%progbits
 10148              		.align	1
 10149              		.global	HAL_TIM_IC_Stop_IT
 10150              		.syntax unified
 10151              		.thumb
 10152              		.thumb_func
 10153              		.fpu fpv4-sp-d16
 10155              	HAL_TIM_IC_Stop_IT:
 10156              	.LVL735:
 10157              	.LFB362:
2009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 10158              		.loc 1 2009 1 view -0
 10159              		.cfi_startproc
 10160              		@ args = 0, pretend = 0, frame = 0
 10161              		@ frame_needed = 0, uses_anonymous_args = 0
2011:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10162              		.loc 1 2011 3 view .LVU3267
2013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10163              		.loc 1 2013 3 view .LVU3268
2009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 10164              		.loc 1 2009 1 is_stmt 0 view .LVU3269
 10165 0000 10B5     		push	{r4, lr}
 10166              		.cfi_def_cfa_offset 8
 10167              		.cfi_offset 4, -8
 10168              		.cfi_offset 14, -4
2009:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 10169              		.loc 1 2009 1 view .LVU3270
 10170 0002 0446     		mov	r4, r0
 10171 0004 0068     		ldr	r0, [r0]
 10172              	.LVL736:
2013:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10173              		.loc 1 2013 3 view .LVU3271
 10174 0006 0C29     		cmp	r1, #12
 10175 0008 0CD8     		bhi	.L741
 10176 000a DFE801F0 		tbb	[pc, r1]
 10177              	.L743:
 10178 000e 07       		.byte	(.L746-.L743)/2
 10179 000f 0B       		.byte	(.L741-.L743)/2
 10180 0010 0B       		.byte	(.L741-.L743)/2
 10181 0011 0B       		.byte	(.L741-.L743)/2
 10182 0012 1F       		.byte	(.L745-.L743)/2
 10183 0013 0B       		.byte	(.L741-.L743)/2
 10184 0014 0B       		.byte	(.L741-.L743)/2
 10185 0015 0B       		.byte	(.L741-.L743)/2
 10186 0016 23       		.byte	(.L744-.L743)/2
 10187 0017 0B       		.byte	(.L741-.L743)/2
 10188 0018 0B       		.byte	(.L741-.L743)/2
 10189 0019 0B       		.byte	(.L741-.L743)/2
 10190 001a 27       		.byte	(.L742-.L743)/2
 10191 001b 00       		.p2align 1
 10192              	.L746:
2018:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10193              		.loc 1 2018 7 is_stmt 1 view .LVU3272
 10194 001c C368     		ldr	r3, [r0, #12]
 10195 001e 23F00203 		bic	r3, r3, #2
 10196              	.L748:
2039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10197              		.loc 1 2039 7 is_stmt 0 view .LVU3273
 10198 0022 C360     		str	r3, [r0, #12]
2040:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 10199              		.loc 1 2040 7 is_stmt 1 view .LVU3274
 10200              	.L741:
2048:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10201              		.loc 1 2048 3 view .LVU3275
 10202 0024 0022     		movs	r2, #0
 10203 0026 FFF7FEFF 		bl	TIM_CCxChannelCmd
 10204              	.LVL737:
2051:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10205              		.loc 1 2051 3 view .LVU3276
2051:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10206              		.loc 1 2051 3 view .LVU3277
 10207 002a 2368     		ldr	r3, [r4]
 10208 002c 196A     		ldr	r1, [r3, #32]
 10209 002e 41F21112 		movw	r2, #4369
 10210 0032 1142     		tst	r1, r2
 10211 0034 08D1     		bne	.L747
2051:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10212              		.loc 1 2051 3 discriminator 1 view .LVU3278
 10213 0036 196A     		ldr	r1, [r3, #32]
 10214 0038 44F24442 		movw	r2, #17476
 10215 003c 1142     		tst	r1, r2
2051:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10216              		.loc 1 2051 3 discriminator 1 view .LVU3279
 10217 003e 02BF     		ittt	eq
 10218 0040 1A68     		ldreq	r2, [r3]
 10219 0042 22F00102 		biceq	r2, r2, #1
 10220 0046 1A60     		streq	r2, [r3]
 10221              	.L747:
2054:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 10222              		.loc 1 2054 3 view .LVU3280
2055:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10223              		.loc 1 2055 1 is_stmt 0 view .LVU3281
 10224 0048 0020     		movs	r0, #0
 10225 004a 10BD     		pop	{r4, pc}
 10226              	.LVL738:
 10227              	.L745:
2025:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10228              		.loc 1 2025 7 is_stmt 1 view .LVU3282
 10229 004c C368     		ldr	r3, [r0, #12]
 10230 004e 23F00403 		bic	r3, r3, #4
 10231 0052 E6E7     		b	.L748
 10232              	.L744:
2032:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10233              		.loc 1 2032 7 view .LVU3283
 10234 0054 C368     		ldr	r3, [r0, #12]
 10235 0056 23F00803 		bic	r3, r3, #8
 10236 005a E2E7     		b	.L748
 10237              	.L742:
2039:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10238              		.loc 1 2039 7 view .LVU3284
 10239 005c C368     		ldr	r3, [r0, #12]
 10240 005e 23F01003 		bic	r3, r3, #16
 10241 0062 DEE7     		b	.L748
 10242              		.cfi_endproc
 10243              	.LFE362:
 10245              		.section	.text.HAL_TIM_IC_Start_DMA,"ax",%progbits
 10246              		.align	1
 10247              		.global	HAL_TIM_IC_Start_DMA
 10248              		.syntax unified
 10249              		.thumb
 10250              		.thumb_func
 10251              		.fpu fpv4-sp-d16
 10253              	HAL_TIM_IC_Start_DMA:
 10254              	.LVL739:
 10255              	.LFB363:
2071:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 10256              		.loc 1 2071 1 view -0
 10257              		.cfi_startproc
 10258              		@ args = 0, pretend = 0, frame = 0
 10259              		@ frame_needed = 0, uses_anonymous_args = 0
2072:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10260              		.loc 1 2072 3 view .LVU3286
2075:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 10261              		.loc 1 2075 3 view .LVU3287
2076:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10262              		.loc 1 2076 3 view .LVU3288
2078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10263              		.loc 1 2078 3 view .LVU3289
2071:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 10264              		.loc 1 2071 1 is_stmt 0 view .LVU3290
 10265 0000 70B5     		push	{r4, r5, r6, lr}
 10266              		.cfi_def_cfa_offset 16
 10267              		.cfi_offset 4, -16
 10268              		.cfi_offset 5, -12
 10269              		.cfi_offset 6, -8
 10270              		.cfi_offset 14, -4
2071:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 10271              		.loc 1 2071 1 view .LVU3291
 10272 0002 0446     		mov	r4, r0
2078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10273              		.loc 1 2078 11 view .LVU3292
 10274 0004 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 10275              	.LVL740:
2078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10276              		.loc 1 2078 11 view .LVU3293
 10277 0008 C0B2     		uxtb	r0, r0
2078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10278              		.loc 1 2078 6 view .LVU3294
 10279 000a 0228     		cmp	r0, #2
2071:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   uint32_t tmpsmcr;
 10280              		.loc 1 2071 1 view .LVU3295
 10281 000c 0D46     		mov	r5, r1
2078:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10282              		.loc 1 2078 6 view .LVU3296
 10283 000e 06D0     		beq	.L750
2082:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10284              		.loc 1 2082 8 is_stmt 1 view .LVU3297
2082:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10285              		.loc 1 2082 16 is_stmt 0 view .LVU3298
 10286 0010 94F83D10 		ldrb	r1, [r4, #61]	@ zero_extendqisi2
 10287              	.LVL741:
2082:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10288              		.loc 1 2082 11 view .LVU3299
 10289 0014 0129     		cmp	r1, #1
 10290 0016 06D1     		bne	.L751
2084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 10291              		.loc 1 2084 5 is_stmt 1 view .LVU3300
2084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 10292              		.loc 1 2084 8 is_stmt 0 view .LVU3301
 10293 0018 12B9     		cbnz	r2, .L752
2084:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     {
 10294              		.loc 1 2084 25 discriminator 1 view .LVU3302
 10295 001a 0BB1     		cbz	r3, .L752
 10296              	.LVL742:
 10297              	.L759:
2086:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 10298              		.loc 1 2086 14 view .LVU3303
 10299 001c 0120     		movs	r0, #1
 10300              	.L750:
2192:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10301              		.loc 1 2192 1 view .LVU3304
 10302 001e 70BD     		pop	{r4, r5, r6, pc}
 10303              	.LVL743:
 10304              	.L752:
2090:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 10305              		.loc 1 2090 7 is_stmt 1 view .LVU3305
2090:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 10306              		.loc 1 2090 19 is_stmt 0 view .LVU3306
 10307 0020 0221     		movs	r1, #2
 10308 0022 84F83D10 		strb	r1, [r4, #61]
 10309              	.L751:
2096:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10310              		.loc 1 2096 3 is_stmt 1 view .LVU3307
2098:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10311              		.loc 1 2098 3 view .LVU3308
 10312 0026 2168     		ldr	r1, [r4]
 10313 0028 0C2D     		cmp	r5, #12
 10314 002a 19D8     		bhi	.L753
 10315 002c DFE805F0 		tbb	[pc, r5]
 10316              	.L755:
 10317 0030 07       		.byte	(.L758-.L755)/2
 10318 0031 18       		.byte	(.L753-.L755)/2
 10319 0032 18       		.byte	(.L753-.L755)/2
 10320 0033 18       		.byte	(.L753-.L755)/2
 10321 0034 2C       		.byte	(.L757-.L755)/2
 10322 0035 18       		.byte	(.L753-.L755)/2
 10323 0036 18       		.byte	(.L753-.L755)/2
 10324 0037 18       		.byte	(.L753-.L755)/2
 10325 0038 3D       		.byte	(.L756-.L755)/2
 10326 0039 18       		.byte	(.L753-.L755)/2
 10327 003a 18       		.byte	(.L753-.L755)/2
 10328 003b 18       		.byte	(.L753-.L755)/2
 10329 003c 4E       		.byte	(.L754-.L755)/2
 10330 003d 00       		.p2align 1
 10331              	.L758:
2103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10332              		.loc 1 2103 7 view .LVU3309
2103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10333              		.loc 1 2103 17 is_stmt 0 view .LVU3310
 10334 003e 606A     		ldr	r0, [r4, #36]
2103:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10335              		.loc 1 2103 52 view .LVU3311
 10336 0040 2B4E     		ldr	r6, .L767
 10337 0042 C662     		str	r6, [r0, #44]
2104:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10338              		.loc 1 2104 7 is_stmt 1 view .LVU3312
2104:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10339              		.loc 1 2104 56 is_stmt 0 view .LVU3313
 10340 0044 2B4E     		ldr	r6, .L767+4
 10341 0046 0663     		str	r6, [r0, #48]
2107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10342              		.loc 1 2107 7 is_stmt 1 view .LVU3314
2107:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10343              		.loc 1 2107 53 is_stmt 0 view .LVU3315
 10344 0048 2B4E     		ldr	r6, .L767+8
 10345 004a 4663     		str	r6, [r0, #52]
2110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10346              		.loc 1 2110 7 is_stmt 1 view .LVU3316
2110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10347              		.loc 1 2110 11 is_stmt 0 view .LVU3317
 10348 004c 3431     		adds	r1, r1, #52
 10349 004e FFF7FEFF 		bl	HAL_DMA_Start_IT
 10350              	.LVL744:
2110:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10351              		.loc 1 2110 10 view .LVU3318
 10352 0052 0028     		cmp	r0, #0
 10353 0054 E2D1     		bne	.L759
2115:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10354              		.loc 1 2115 7 is_stmt 1 view .LVU3319
 10355 0056 2268     		ldr	r2, [r4]
 10356 0058 D368     		ldr	r3, [r2, #12]
 10357 005a 43F40073 		orr	r3, r3, #512
 10358              	.L766:
2172:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10359              		.loc 1 2172 7 is_stmt 0 view .LVU3320
 10360 005e D360     		str	r3, [r2, #12]
2173:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 10361              		.loc 1 2173 7 is_stmt 1 view .LVU3321
 10362              	.L753:
2181:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10363              		.loc 1 2181 3 view .LVU3322
 10364 0060 0122     		movs	r2, #1
 10365 0062 2946     		mov	r1, r5
 10366 0064 2068     		ldr	r0, [r4]
 10367 0066 FFF7FEFF 		bl	TIM_CCxChannelCmd
 10368              	.LVL745:
2184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10369              		.loc 1 2184 3 view .LVU3323
2184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10370              		.loc 1 2184 17 is_stmt 0 view .LVU3324
 10371 006a 2268     		ldr	r2, [r4]
2184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10372              		.loc 1 2184 11 view .LVU3325
 10373 006c 234B     		ldr	r3, .L767+12
2184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10374              		.loc 1 2184 27 view .LVU3326
 10375 006e 9168     		ldr	r1, [r2, #8]
2184:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 10376              		.loc 1 2184 11 view .LVU3327
 10377 0070 0B40     		ands	r3, r3, r1
 10378              	.LVL746:
2185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10379              		.loc 1 2185 3 is_stmt 1 view .LVU3328
2185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10380              		.loc 1 2185 6 is_stmt 0 view .LVU3329
 10381 0072 062B     		cmp	r3, #6
 10382 0074 06D0     		beq	.L762
2185:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10383              		.loc 1 2185 7 discriminator 1 view .LVU3330
 10384 0076 B3F5803F 		cmp	r3, #65536
2187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 10385              		.loc 1 2187 5 is_stmt 1 discriminator 1 view .LVU3331
 10386 007a 1EBF     		ittt	ne
 10387 007c 1368     		ldrne	r3, [r2]
 10388              	.LVL747:
2187:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   }
 10389              		.loc 1 2187 5 is_stmt 0 discriminator 1 view .LVU3332
 10390 007e 43F00103 		orrne	r3, r3, #1
 10391 0082 1360     		strne	r3, [r2]
 10392              	.L762:
2191:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 10393              		.loc 1 2191 10 view .LVU3333
 10394 0084 0020     		movs	r0, #0
 10395 0086 CAE7     		b	.L750
 10396              	.LVL748:
 10397              	.L757:
2122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10398              		.loc 1 2122 7 is_stmt 1 view .LVU3334
2122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10399              		.loc 1 2122 17 is_stmt 0 view .LVU3335
 10400 0088 A06A     		ldr	r0, [r4, #40]
2122:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10401              		.loc 1 2122 52 view .LVU3336
 10402 008a 194E     		ldr	r6, .L767
 10403 008c C662     		str	r6, [r0, #44]
2123:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10404              		.loc 1 2123 7 is_stmt 1 view .LVU3337
2123:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10405              		.loc 1 2123 56 is_stmt 0 view .LVU3338
 10406 008e 194E     		ldr	r6, .L767+4
 10407 0090 0663     		str	r6, [r0, #48]
2126:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10408              		.loc 1 2126 7 is_stmt 1 view .LVU3339
2126:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10409              		.loc 1 2126 53 is_stmt 0 view .LVU3340
 10410 0092 194E     		ldr	r6, .L767+8
 10411 0094 4663     		str	r6, [r0, #52]
2129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10412              		.loc 1 2129 7 is_stmt 1 view .LVU3341
2129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10413              		.loc 1 2129 11 is_stmt 0 view .LVU3342
 10414 0096 3831     		adds	r1, r1, #56
 10415 0098 FFF7FEFF 		bl	HAL_DMA_Start_IT
 10416              	.LVL749:
2129:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10417              		.loc 1 2129 10 view .LVU3343
 10418 009c 0028     		cmp	r0, #0
 10419 009e BDD1     		bne	.L759
2134:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10420              		.loc 1 2134 7 is_stmt 1 view .LVU3344
 10421 00a0 2268     		ldr	r2, [r4]
 10422 00a2 D368     		ldr	r3, [r2, #12]
 10423 00a4 43F48063 		orr	r3, r3, #1024
 10424 00a8 D9E7     		b	.L766
 10425              	.LVL750:
 10426              	.L756:
2141:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10427              		.loc 1 2141 7 view .LVU3345
2141:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10428              		.loc 1 2141 17 is_stmt 0 view .LVU3346
 10429 00aa E06A     		ldr	r0, [r4, #44]
2141:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10430              		.loc 1 2141 52 view .LVU3347
 10431 00ac 104E     		ldr	r6, .L767
 10432 00ae C662     		str	r6, [r0, #44]
2142:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10433              		.loc 1 2142 7 is_stmt 1 view .LVU3348
2142:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10434              		.loc 1 2142 56 is_stmt 0 view .LVU3349
 10435 00b0 104E     		ldr	r6, .L767+4
 10436 00b2 0663     		str	r6, [r0, #48]
2145:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10437              		.loc 1 2145 7 is_stmt 1 view .LVU3350
2145:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10438              		.loc 1 2145 53 is_stmt 0 view .LVU3351
 10439 00b4 104E     		ldr	r6, .L767+8
 10440 00b6 4663     		str	r6, [r0, #52]
2148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10441              		.loc 1 2148 7 is_stmt 1 view .LVU3352
2148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10442              		.loc 1 2148 11 is_stmt 0 view .LVU3353
 10443 00b8 3C31     		adds	r1, r1, #60
 10444 00ba FFF7FEFF 		bl	HAL_DMA_Start_IT
 10445              	.LVL751:
2148:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10446              		.loc 1 2148 10 view .LVU3354
 10447 00be 0028     		cmp	r0, #0
 10448 00c0 ACD1     		bne	.L759
2153:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10449              		.loc 1 2153 7 is_stmt 1 view .LVU3355
 10450 00c2 2268     		ldr	r2, [r4]
 10451 00c4 D368     		ldr	r3, [r2, #12]
 10452 00c6 43F40063 		orr	r3, r3, #2048
 10453 00ca C8E7     		b	.L766
 10454              	.LVL752:
 10455              	.L754:
2160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10456              		.loc 1 2160 7 view .LVU3356
2160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10457              		.loc 1 2160 17 is_stmt 0 view .LVU3357
 10458 00cc 206B     		ldr	r0, [r4, #48]
2160:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 10459              		.loc 1 2160 52 view .LVU3358
 10460 00ce 084E     		ldr	r6, .L767
 10461 00d0 C662     		str	r6, [r0, #44]
2161:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10462              		.loc 1 2161 7 is_stmt 1 view .LVU3359
2161:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10463              		.loc 1 2161 56 is_stmt 0 view .LVU3360
 10464 00d2 084E     		ldr	r6, .L767+4
 10465 00d4 0663     		str	r6, [r0, #48]
2164:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10466              		.loc 1 2164 7 is_stmt 1 view .LVU3361
2164:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10467              		.loc 1 2164 53 is_stmt 0 view .LVU3362
 10468 00d6 084E     		ldr	r6, .L767+8
 10469 00d8 4663     		str	r6, [r0, #52]
2167:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10470              		.loc 1 2167 7 is_stmt 1 view .LVU3363
2167:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10471              		.loc 1 2167 11 is_stmt 0 view .LVU3364
 10472 00da 4031     		adds	r1, r1, #64
 10473 00dc FFF7FEFF 		bl	HAL_DMA_Start_IT
 10474              	.LVL753:
2167:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       {
 10475              		.loc 1 2167 10 view .LVU3365
 10476 00e0 0028     		cmp	r0, #0
 10477 00e2 9BD1     		bne	.L759
2172:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10478              		.loc 1 2172 7 is_stmt 1 view .LVU3366
 10479 00e4 2268     		ldr	r2, [r4]
 10480 00e6 D368     		ldr	r3, [r2, #12]
 10481 00e8 43F48053 		orr	r3, r3, #4096
 10482 00ec B7E7     		b	.L766
 10483              	.L768:
 10484 00ee 00BF     		.align	2
 10485              	.L767:
 10486 00f0 00000000 		.word	TIM_DMACaptureCplt
 10487 00f4 00000000 		.word	TIM_DMACaptureHalfCplt
 10488 00f8 00000000 		.word	TIM_DMAError
 10489 00fc 07000100 		.word	65543
 10490              		.cfi_endproc
 10491              	.LFE363:
 10493              		.section	.text.HAL_TIM_IC_Stop_DMA,"ax",%progbits
 10494              		.align	1
 10495              		.global	HAL_TIM_IC_Stop_DMA
 10496              		.syntax unified
 10497              		.thumb
 10498              		.thumb_func
 10499              		.fpu fpv4-sp-d16
 10501              	HAL_TIM_IC_Stop_DMA:
 10502              	.LVL754:
 10503              	.LFB364:
2206:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 10504              		.loc 1 2206 1 view -0
 10505              		.cfi_startproc
 10506              		@ args = 0, pretend = 0, frame = 0
 10507              		@ frame_needed = 0, uses_anonymous_args = 0
2208:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 10508              		.loc 1 2208 3 view .LVU3368
2209:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10509              		.loc 1 2209 3 view .LVU3369
2211:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10510              		.loc 1 2211 3 view .LVU3370
2206:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 10511              		.loc 1 2206 1 is_stmt 0 view .LVU3371
 10512 0000 38B5     		push	{r3, r4, r5, lr}
 10513              		.cfi_def_cfa_offset 16
 10514              		.cfi_offset 3, -16
 10515              		.cfi_offset 4, -12
 10516              		.cfi_offset 5, -8
 10517              		.cfi_offset 14, -4
2206:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   /* Check the parameters */
 10518              		.loc 1 2206 1 view .LVU3372
 10519 0002 0446     		mov	r4, r0
 10520 0004 0D46     		mov	r5, r1
 10521 0006 0368     		ldr	r3, [r0]
2211:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****   {
 10522              		.loc 1 2211 3 view .LVU3373
 10523 0008 0C29     		cmp	r1, #12
 10524 000a 0FD8     		bhi	.L770
 10525 000c DFE801F0 		tbb	[pc, r1]
 10526              	.L772:
 10527 0010 07       		.byte	(.L775-.L772)/2
 10528 0011 0E       		.byte	(.L770-.L772)/2
 10529 0012 0E       		.byte	(.L770-.L772)/2
 10530 0013 0E       		.byte	(.L770-.L772)/2
 10531 0014 27       		.byte	(.L774-.L772)/2
 10532 0015 0E       		.byte	(.L770-.L772)/2
 10533 0016 0E       		.byte	(.L770-.L772)/2
 10534 0017 0E       		.byte	(.L770-.L772)/2
 10535 0018 2D       		.byte	(.L773-.L772)/2
 10536 0019 0E       		.byte	(.L770-.L772)/2
 10537 001a 0E       		.byte	(.L770-.L772)/2
 10538 001b 0E       		.byte	(.L770-.L772)/2
 10539 001c 33       		.byte	(.L771-.L772)/2
 10540 001d 00       		.p2align 1
 10541              	.L775:
2216:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 10542              		.loc 1 2216 7 is_stmt 1 view .LVU3374
 10543 001e DA68     		ldr	r2, [r3, #12]
2217:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10544              		.loc 1 2217 13 is_stmt 0 view .LVU3375
 10545 0020 406A     		ldr	r0, [r0, #36]
 10546              	.LVL755:
2216:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 10547              		.loc 1 2216 7 view .LVU3376
 10548 0022 22F40072 		bic	r2, r2, #512
 10549 0026 DA60     		str	r2, [r3, #12]
2217:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10550              		.loc 1 2217 7 is_stmt 1 view .LVU3377
 10551              	.L777:
2241:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10552              		.loc 1 2241 13 is_stmt 0 view .LVU3378
 10553 0028 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 10554              	.LVL756:
2242:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****     }
 10555              		.loc 1 2242 7 is_stmt 1 view .LVU3379
 10556              	.L770:
2250:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10557              		.loc 1 2250 3 view .LVU3380
 10558 002c 0022     		movs	r2, #0
 10559 002e 2946     		mov	r1, r5
 10560 0030 2068     		ldr	r0, [r4]
 10561 0032 FFF7FEFF 		bl	TIM_CCxChannelCmd
 10562              	.LVL757:
2253:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10563              		.loc 1 2253 3 view .LVU3381
2253:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10564              		.loc 1 2253 3 view .LVU3382
 10565 0036 2368     		ldr	r3, [r4]
 10566 0038 196A     		ldr	r1, [r3, #32]
 10567 003a 41F21112 		movw	r2, #4369
 10568 003e 1142     		tst	r1, r2
 10569 0040 08D1     		bne	.L776
2253:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10570              		.loc 1 2253 3 discriminator 1 view .LVU3383
 10571 0042 196A     		ldr	r1, [r3, #32]
 10572 0044 44F24442 		movw	r2, #17476
 10573 0048 1142     		tst	r1, r2
2253:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10574              		.loc 1 2253 3 discriminator 1 view .LVU3384
 10575 004a 02BF     		ittt	eq
 10576 004c 1A68     		ldreq	r2, [r3]
 10577 004e 22F00102 		biceq	r2, r2, #1
 10578 0052 1A60     		streq	r2, [r3]
 10579              	.L776:
2256:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10580              		.loc 1 2256 3 view .LVU3385
2256:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** 
 10581              		.loc 1 2256 15 is_stmt 0 view .LVU3386
 10582 0054 0123     		movs	r3, #1
 10583 0056 84F83D30 		strb	r3, [r4, #61]
2259:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** }
 10584              		.loc 1 2259 3 is_stmt 1 view .LVU3387
2260:../../..\CubeG4\src/stm32g4xx_hal_tim.c **** /**
 10585              		.loc 1 2260 1 is_stmt 0 view .LVU3388
 10586 005a 0020     		movs	r0, #0
 10587 005c 38BD     		pop	{r3, r4, r5, pc}
 10588              	.LVL758:
 10589              	.L774:
2224:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 10590              		.loc 1 2224 7 is_stmt 1 view .LVU3389
 10591 005e DA68     		ldr	r2, [r3, #12]
2225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10592              		.loc 1 2225 13 is_stmt 0 view .LVU3390
 10593 0060 806A     		ldr	r0, [r0, #40]
 10594              	.LVL759:
2224:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 10595              		.loc 1 2224 7 view .LVU3391
 10596 0062 22F48062 		bic	r2, r2, #1024
 10597 0066 DA60     		str	r2, [r3, #12]
2225:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10598              		.loc 1 2225 7 is_stmt 1 view .LVU3392
 10599 0068 DEE7     		b	.L777
 10600              	.LVL760:
 10601              	.L773:
2232:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 10602              		.loc 1 2232 7 view .LVU3393
 10603 006a DA68     		ldr	r2, [r3, #12]
2233:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10604              		.loc 1 2233 13 is_stmt 0 view .LVU3394
 10605 006c C06A     		ldr	r0, [r0, #44]
 10606              	.LVL761:
2232:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 10607              		.loc 1 2232 7 view .LVU3395
 10608 006e 22F40062 		bic	r2, r2, #2048
 10609 0072 DA60     		str	r2, [r3, #12]
2233:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10610              		.loc 1 2233 7 is_stmt 1 view .LVU3396
 10611 0074 D8E7     		b	.L777
 10612              	.LVL762:
 10613              	.L771:
2240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 10614              		.loc 1 2240 7 view .LVU3397
 10615 0076 DA68     		ldr	r2, [r3, #12]
2241:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10616              		.loc 1 2241 13 is_stmt 0 view .LVU3398
 10617 0078 006B     		ldr	r0, [r0, #48]
 10618              	.LVL763:
2240:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 10619              		.loc 1 2240 7 view .LVU3399
 10620 007a 22F48052 		bic	r2, r2, #4096
 10621 007e DA60     		str	r2, [r3, #12]
2241:../../..\CubeG4\src/stm32g4xx_hal_tim.c ****       break;
 10622              		.loc 1 2241 7 is_stmt 1 view .LVU3400
 10623 0080 D2E7     		b	.L777
 10624              		.cfi_endproc
 10625              	.LFE364:
 10627              		.text
 10628              	.Letext0:
 10629              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\
 10630              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\
 10631              		.file 4 "../../..\\CubeG4\\include/core_cm4.h"
 10632              		.file 5 "../../..\\CubeG4\\include/system_stm32g4xx.h"
 10633              		.file 6 "../../..\\CubeG4\\include/stm32g431xx.h"
 10634              		.file 7 "../../..\\CubeG4\\include/stm32g4xx.h"
 10635              		.file 8 "../../..\\CubeG4\\include/stm32g4xx_hal_def.h"
 10636              		.file 9 "../../..\\CubeG4\\include/stm32g4xx_hal_dma.h"
 10637              		.file 10 "../../..\\CubeG4\\include/stm32g4xx_hal_flash.h"
 10638              		.file 11 "../../..\\CubeG4\\include/stm32g4xx_hal_tim.h"
 10639              		.file 12 "../../..\\CubeG4\\include/stm32g4xx_hal.h"
 10640              		.file 13 "../../..\\CubeG4\\include/stm32g4xx_hal_tim_ex.h"
