#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Dec 09 15:08:28 2020
# Process ID: 25212
# Log file: C:/Code/Kosen/4th/Verilog/FAFS/planAhead_run_1/planAhead.log
# Journal file: C:/Code/Kosen/4th/Verilog/FAFS/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Code/Kosen/4th/Verilog/FAFS/pa.fromHdl.tcl
# create_project -name FAFS -dir "C:/Code/Kosen/4th/Verilog/FAFS/planAhead_run_1" -part xc6slx9tqg144-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "FAFS.ucf" [current_fileset -constrset]
Adding file 'C:/Code/Kosen/4th/Verilog/FAFS/FAFS.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {HalfSub.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {HalfAdder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FullSub.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FullAdder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FAFS.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top FAFS $srcset
# add_files [list {FAFS.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/FAFS/HalfSub.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/FAFS/HalfAdder.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/FAFS/FullSub.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/FAFS/FullAdder.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/FAFS/FAFS.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Code/Kosen/4th/Verilog/FAFS/FAFS.ucf]
Finished Parsing UCF File [C:/Code/Kosen/4th/Verilog/FAFS/FAFS.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: bb0bd11e
open_rtl_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 491.008 ; gain = 93.246
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list LD1]]
set_property iostandard LVCMOS33 [get_ports [list LD2]]
set_property iostandard LVCMOS33 [get_ports [list SW1]]
set_property iostandard LVCMOS33 [get_ports [list SW2]]
set_property iostandard LVCMOS33 [get_ports [list SW3]]
set_property iostandard LVCMOS33 [get_ports [list SW4]]
startgroup
set_property package_pin P121 [get_ports LD1]
endgroup
startgroup
set_property package_pin P114 [get_ports LD2]
endgroup
startgroup
set_property package_pin P98 [get_ports SW1]
endgroup
startgroup
set_property package_pin P93 [get_ports SW2]
endgroup
startgroup
set_property package_pin P95 [get_ports SW3]
endgroup
startgroup
set_property package_pin P88 [get_ports SW4]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Code/Kosen/4th/Verilog/FAFS\planAhead_pid25212.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Dec 09 15:10:43 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
