Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Sep 19 08:32:08 2019
| Host         : deepraj-Aurora-R4 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file rotate_fpga_control_sets_placed.rpt
| Design       : rotate_fpga
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              34 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |              19 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+----------------------------------------------------+------------------+----------------+
|     Clock Signal     |                   Enable Signal                   |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                                                   |                                                    |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG | u_uart_wrapper2/uart/uart_rx_i/rx_bit_count0      | BTNC_IBUF                                          |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG | u_uart_wrapper2/uart/uart_clk_en__0               | u_uart_wrapper2/uart/uart_tx_i/tx_ticks[3]_i_1_n_0 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | u_uart_wrapper2/uart/uart_clk_en__0               | u_uart_wrapper2/uart/uart_rx_i/rx_ticks[3]_i_1_n_0 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | u_uart_wrapper2/uart/uart_tx_i/tx_data[7]_i_1_n_0 | BTNC_IBUF                                          |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | delay_counter[0]_i_1_n_0                          | BTNC_IBUF                                          |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                                                   | BTNC_IBUF                                          |               15 |             37 |
+----------------------+---------------------------------------------------+----------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


