;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 12, @10
	SUB 201, -1
	SUB 10, <0
	SUB 10, <0
	SUB 12, @10
	JMZ -207, @-120
	SUB #0, -29
	SUB 10, <0
	SUB #72, @200
	SLT 711, -10
	SUB #72, @200
	SUB @121, 103
	SUB @127, 106
	JMZ 0, 900
	ADD 20, @12
	SUB 12, @10
	ADD 20, @12
	CMP @0, @2
	JMZ -207, @-120
	SLT 270, 60
	MOV -7, <-20
	SLT 270, 60
	SLT 270, 60
	SLT 270, 60
	SLT 270, 60
	SUB 12, @10
	CMP 12, @710
	ADD #320, @96
	CMP 20, @12
	SUB @0, @2
	SUB @-127, 100
	CMP 20, @12
	ADD @0, @2
	CMP -207, <-120
	CMP #72, @200
	ADD 102, -101
	SPL -207, #-120
	SLT 20, @712
	SUB -207, @-120
	MOV #0, <90
	SUB @-127, 100
	DJN 711, -10
	ADD #270, <0
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
