/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  reg [13:0] celloutsig_0_15z;
  reg [4:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [33:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [12:0] celloutsig_0_49z;
  wire [30:0] celloutsig_0_4z;
  reg [3:0] celloutsig_0_50z;
  wire [8:0] celloutsig_0_57z;
  wire [4:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  reg [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~celloutsig_0_24z[8];
  assign celloutsig_0_19z = ~((celloutsig_0_1z | celloutsig_0_16z[1]) & (celloutsig_0_13z | celloutsig_0_2z[11]));
  assign celloutsig_1_9z = celloutsig_1_7z[1] | ~(celloutsig_1_2z);
  assign celloutsig_0_1z = in_data[40] | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_27z = celloutsig_0_22z | ~(in_data[32]);
  assign celloutsig_0_13z = celloutsig_0_8z ^ celloutsig_0_9z;
  assign celloutsig_0_47z = ~(celloutsig_0_24z[5] ^ celloutsig_0_20z);
  assign celloutsig_0_9z = ~(celloutsig_0_0z[0] ^ celloutsig_0_8z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z[10] ^ celloutsig_0_1z);
  assign celloutsig_0_22z = ~(celloutsig_0_2z[10] ^ celloutsig_0_8z);
  assign celloutsig_1_17z = { in_data[100:99], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_1z } + in_data[150:141];
  assign celloutsig_1_7z = { celloutsig_1_3z[6], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z } & { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[8:7], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, in_data[57:28] };
  assign celloutsig_0_49z = celloutsig_0_21z[32:20] / { 1'h1, in_data[37:26] };
  assign celloutsig_1_4z = in_data[112:108] / { 1'h1, celloutsig_1_3z[4:1] };
  assign celloutsig_0_5z = { in_data[38:28], celloutsig_0_2z } > celloutsig_0_4z[24:2];
  assign celloutsig_0_7z = { celloutsig_0_2z[11], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z } > celloutsig_0_4z[9:6];
  assign celloutsig_1_6z = ! { in_data[160:159], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_25z = ! { celloutsig_0_4z[14:3], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_44z = { celloutsig_0_23z[6:3], celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_9z } || celloutsig_0_15z;
  assign celloutsig_1_1z = { in_data[146:137], celloutsig_1_0z } || in_data[186:176];
  assign celloutsig_0_58z = { in_data[65:62], celloutsig_0_44z } % { 1'h1, celloutsig_0_57z[4:1] };
  assign celloutsig_1_3z = { in_data[138:129], celloutsig_1_0z } % { 1'h1, in_data[155:146] };
  assign celloutsig_0_57z = { celloutsig_0_49z[3:1], celloutsig_0_25z, celloutsig_0_44z, celloutsig_0_50z } % { 1'h1, celloutsig_0_49z[9:5], celloutsig_0_27z, celloutsig_0_47z, celloutsig_0_45z };
  assign celloutsig_0_11z = celloutsig_0_0z[7:5] * { celloutsig_0_3z[9:8], celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_15z[4:2] * celloutsig_0_11z;
  assign celloutsig_0_23z = celloutsig_0_17z[2] ? celloutsig_0_15z[13:6] : { in_data[89:83], celloutsig_0_10z };
  assign celloutsig_0_3z = celloutsig_0_1z ? { in_data[41:37], 1'h1, celloutsig_0_0z } : { in_data[81:80], celloutsig_0_2z };
  assign celloutsig_0_0z = - in_data[44:37];
  assign celloutsig_1_14z = - { celloutsig_1_4z[4:1], celloutsig_1_0z };
  assign celloutsig_1_18z = - { celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_8z = | celloutsig_0_4z[15:12];
  assign celloutsig_1_19z = ^ { celloutsig_1_8z[5:4], celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_18z = ^ { in_data[81], celloutsig_0_11z };
  assign celloutsig_0_20z = ^ celloutsig_0_17z;
  assign celloutsig_0_2z = { in_data[71:68], celloutsig_0_0z } >> { in_data[74:71], celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_11z, celloutsig_0_22z } <<< { in_data[92:90], celloutsig_0_19z };
  assign celloutsig_0_14z = { in_data[36:28], celloutsig_0_0z } >>> { celloutsig_0_4z[21:14], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_15z[13:5], celloutsig_0_1z } >>> { celloutsig_0_21z[7:6], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_14z[15:5], celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_5z } - { celloutsig_0_14z[16:1], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_11z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_50z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_50z = { celloutsig_0_42z[3:2], celloutsig_0_28z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_8z = 6'h00;
    else if (!clkin_data[64]) celloutsig_1_8z = celloutsig_1_7z[11:6];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_15z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_3z[11:0], celloutsig_0_7z, celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_16z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_14z[15], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_45z = ~((celloutsig_0_9z & celloutsig_0_11z[2]) | (celloutsig_0_0z[0] & celloutsig_0_27z));
  assign celloutsig_1_0z = ~((in_data[169] & in_data[114]) | (in_data[109] & in_data[141]));
  assign celloutsig_1_2z = ~((in_data[148] & in_data[112]) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_2z & in_data[148]));
  assign celloutsig_1_12z = ~((celloutsig_1_1z & celloutsig_1_3z[3]) | (celloutsig_1_9z & celloutsig_1_5z));
  assign { out_data[138:128], out_data[96], out_data[40:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
