and r0, r1, r2
mvn r1, r0, lsl 1
