;redcode
;assert 1
	SPL 0, <702
	CMP -277, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @266
	SUB #82, @-202
	SUB #82, @-202
	MOV -1, <-20
	DJN 210, 60
	MOV -1, <-20
	MOV -1, <-30
	ADD -30, 9
	SUB -8, <-20
	SUB @121, 106
	MOV @-127, @100
	JMP 7, @20
	MOV -1, <-20
	DJN 210, 60
	SUB #72, @266
	SUB <121, 106
	ADD 112, <10
	SPL 0, #3
	ADD 112, <10
	ADD 270, 60
	SUB @0, @2
	MOV -1, <-30
	ADD -30, 9
	MOV @12, @10
	ADD -30, 9
	SUB @0, @3
	SUB @0, @3
	MOV -1, <-30
	SUB @128, 100
	ADD -30, 9
	ADD #277, <1
	ADD -1, <-20
	ADD -1, <-20
	SUB #82, @-202
	SUB #82, @-202
	SUB @0, @3
	SUB #72, @266
	MOV -1, <-30
	JMP <27, 6
	CMP -277, <-126
	DJN 210, 60
	MOV -1, <-30
	DJN 210, 60
	JMP <27, 6
	JMP <27, 6
	JMP <27, 6
