==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'feature_maxi/feature.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'yuv2rgb' into 'feature' (feature_maxi/feature.cpp:65).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'tostruct' into 'feature' (feature_maxi/feature.cpp:64) automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-3.1' (feature_maxi/feature.cpp:59) in function 'feature' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-3.1' (feature_maxi/feature.cpp:59) in function 'feature' partially with a factor of 8.
@I [XFORM-501] Unrolling loop 'Loop-3.1.1' (feature_maxi/feature.cpp:21) in function 'feature' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1.2' (feature_maxi/feature.cpp:68) in function 'feature' completely.
@I [XFORM-102] Partitioning array 'im' (feature_maxi/feature.cpp:7) automatically.
@I [XFORM-102] Partitioning array 'rgb' automatically.
@W [XFORM-104] Completely partitioning array 'boundingBoxes' (feature_maxi/feature.cpp:46) accessed through non-constant indices on dimension 1 (feature_maxi/feature.cpp:49:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
@I [XFORM-101] Partitioning array 'boundingBoxes' (feature_maxi/feature.cpp:46) in dimension 1 completely.
@I [XFORM-602] Inlining function 'tostruct' into 'feature' (feature_maxi/feature.cpp:64) automatically.
@I [XFORM-11] Balancing expressions in function 'feature' (feature_maxi/feature.cpp:40)...672 expression(s) balanced.
@I [XFORM-541] Flattening a loop nest 'Loop-3' (feature_maxi/feature.cpp:58:16) in function 'feature'.
@I [XFORM-811] Inferring bus burst read of length 40 on port 'CRTL_BUS' (feature_maxi/feature.cpp:49:1).
@I [XFORM-811] Inferring bus burst write of length 5120 on port 'CRTL_BUS' (feature_maxi/feature.cpp:83:2).
@I [HLS-111] Elapsed time: 34.3442 seconds; current memory usage: 160 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'feature' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'feature' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'memcpy.boundingBoxes.bounding'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'memcpy.yuv_frame.frame_in'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:75) of variable 'tmp_58', feature_maxi/feature.cpp:75 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_1', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:76) of variable 'tmp_60', feature_maxi/feature.cpp:76 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_1', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:76) of variable 'tmp_60', feature_maxi/feature.cpp:76 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_1', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:76) of variable 'tmp_77_0_2', feature_maxi/feature.cpp:76 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_1', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 10, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:76) of variable 'tmp_77_0_5', feature_maxi/feature.cpp:76 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_1', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 22, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:76) of variable 'tmp_77_1_2', feature_maxi/feature.cpp:76 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_1', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 46, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:76) of variable 'tmp_77_2_5', feature_maxi/feature.cpp:76 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_1', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 94, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:76) of variable 'tmp_77_5_2', feature_maxi/feature.cpp:76 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_1', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 190, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:76) of variable 'tmp_77_5_3', feature_maxi/feature.cpp:76 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_3', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 286, distance = 1)
   between 'store' operation (feature_maxi/feature.cpp:76) of variable 'tmp_77_7_9', feature_maxi/feature.cpp:76 on array 'featureHist', feature_maxi/feature.cpp:50 and 'load' operation ('featureHist_load_3', feature_maxi/feature.cpp:75) on array 'featureHist', feature_maxi/feature.cpp:50.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 303, Depth: 303.
@I [SCHED-61] Pipelining loop 'memcpy.featureh.featureHist.gep'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 19.0171 seconds; current memory usage: 189 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'feature' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 2.14847 seconds; current memory usage: 196 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'feature' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'feature/gmem' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'feature/CRTL_BUS' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'feature/frame_in' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'feature/bounding' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'feature/featureh' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'feature' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'feature'.
@I [HLS-111] Elapsed time: 2.91145 seconds; current memory usage: 211 MB.
@I [RTMG-278] Implementing memory 'feature_featureHist_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'feature'.
@I [WVHDL-304] Generating RTL VHDL for 'feature'.
@I [WVLOG-307] Generating RTL Verilog for 'feature'.
@I [HLS-112] Total elapsed time: 149.911 seconds; peak memory usage: 211 MB.
