// Seed: 178628414
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endprogram
module module_1 (
    output logic id_0,
    input logic id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input tri0 id_7
    , id_10,
    input supply0 id_8
);
  always begin
    id_0 <= id_1;
  end
  module_0(
      id_10, id_10, id_10, id_10
  );
endmodule
