wm8904_eq_controls	,	V_279
SND_SOC_DAPM_POST_PMD	,	V_72
dev	,	V_16
WM8904_ADC_DIGITAL_VOLUME_LEFT	,	V_291
SND_SOC_I2C	,	V_285
fll_clk_ref_div	,	V_210
ARRAY_SIZE	,	F_18
WM8904_HPR_ENA	,	V_96
SND_SOC_DAPM_POST_PMU	,	V_70
err_enable	,	V_289
wm8904_get_retune_mobile_enum	,	F_16
__devinit	,	T_3
fll_fref	,	V_223
SNDRV_PCM_FORMAT_S16_LE	,	V_143
drc_cfgs	,	V_34
devtype	,	V_114
WM8904_REVISION	,	V_290
SND_SOC_BIAS_ON	,	V_258
pr_err	,	F_43
WM8904_LINEOUTRZC	,	V_306
wm8904_put_drc_enum	,	F_11
__devexit	,	T_4
K	,	V_206
dac_digital1	,	V_139
idle_bias_off	,	V_282
snd_kcontrol	,	V_39
WM8904	,	V_115
WM8904_BIAS_ENA	,	V_270
fll_factors	,	F_42
WM8904_EQ1	,	V_58
SND_SOC_DAIFMT_MASTER_MASK	,	V_171
dcs_l_reg	,	V_76
WM8904_ISEL_SHIFT	,	V_265
cfg	,	V_49
wm8904_modinit	,	F_74
dac_intercon	,	V_123
WM8904_USER_KEY	,	V_229
i	,	V_31
j	,	V_275
k	,	V_218
wm8904_resume	,	F_54
n	,	V_216
WM8904_FLL_CLK_REF_SRC_MASK	,	V_233
i2c_set_clientdata	,	F_69
WM8904_AIFADC_TDM	,	V_197
t	,	V_276
WM8912	,	V_125
w	,	V_68
WM8904_LRCLK_RATE_MASK	,	V_162
regulator_bulk_free	,	F_64
SND_SOC_DAIFMT_NB_NF	,	V_186
FIXED_FLL_SIZE	,	V_217
cache_sync	,	V_250
WM8904_CLK_MCLK	,	V_15
dev_dbg	,	F_8
dir	,	V_168
fmt	,	V_170
retune_mobile_cfg	,	V_51
SOC_ENUM_EXT	,	F_56
"Failed to read device revision: %d\n"	,	L_43
wm8904_remove	,	F_65
wm8904_set_deemph	,	F_17
adc_intercon	,	V_122
reg	,	V_3
WM8904_LINEOUT_VU	,	V_303
"Allocated %d unique ReTune Mobile names\n"	,	L_31
i2c	,	V_318
WM8904_ISEL_MASK	,	V_264
ret	,	V_133
WM8904_FLL_CLK_REF_DIV_MASK	,	V_244
wm8904_get_drc_enum	,	F_13
drc_cfg	,	V_35
fll_src	,	V_222
wm8904_set_drc	,	F_10
snd_soc_dapm_add_routes	,	F_31
slots	,	V_194
fll1	,	V_221
"Failed to register wm8904 I2C driver: %d\n"	,	L_46
mic_cfg	,	V_313
"EQ Mode"	,	L_30
deemph	,	V_62
SNDRV_PCM_FORMAT_S20_3LE	,	V_144
WM8904_SAMPLE_RATE_SHIFT	,	V_153
snd_soc_calc_bclk	,	F_36
fs	,	V_57
wm8904_put_retune_mobile_enum	,	F_15
wm8904_put_deemph	,	F_20
timeout	,	V_78
vol	,	V_5
rate	,	V_11
SND_SOC_DAIFMT_NB_IF	,	V_190
wm8904_priv	,	V_7
WM8904_FLL_FRC_NCO	,	V_230
kmalloc	,	F_59
client	,	V_325
snd_soc_write	,	F_3
wm8904_add_widgets	,	F_29
"Calibrating DC servo\n"	,	L_8
snd_soc_register_codec	,	F_70
snd_soc_dapm_context	,	V_110
wm8904_dac_snd_controls	,	V_117
"Failed to request supplies: %d\n"	,	L_40
snd_soc_unregister_codec	,	F_72
cp_event	,	F_21
wm8904_adc_snd_controls	,	V_116
"%d ReTune Mobile configurations\n"	,	L_37
"N=%x K=%x FLL_FRATIO=%x FLL_OUTDIV=%x FLL_CLK_REF_DIV=%x\n"	,	L_24
pr_debug	,	F_44
ENOMEM	,	V_321
WM8904_HPOUT_VU	,	V_298
soc_codec_dev_wm8904	,	V_324
CONFIG_I2C_MODULE	,	V_327
"Using free running FLL\n"	,	L_26
supplies	,	V_269
"Unknown FLL ID %d\n"	,	L_27
id	,	V_320
WM8904_EQ_REGS	,	V_59
WM8904_FLL_CONTROL_5	,	V_232
WM8904_FLL_CONTROL_3	,	V_240
WM8904_FLL_CONTROL_4	,	V_241
i2c_get_clientdata	,	F_73
WM8904_FLL_CONTROL_1	,	V_18
WM8904_FLL_CONTROL_2	,	V_235
SND_SOC_DAIFMT_IB_NF	,	V_187
"Failed to add ReTune Mobile control: %d\n"	,	L_32
WM8904_MIC_BIAS_CONTROL_0	,	V_312
params	,	V_130
WM8904_FLL_OUTDIV_SHIFT	,	V_238
snd_soc_dapm_new_widgets	,	F_33
driver	,	V_252
snd_soc_params_to_bclk	,	F_37
"Unknown device type %d\n"	,	L_38
wm8904_handle_retune_mobile_pdata	,	F_55
SND_SOC_DAPM_PRE_PMD	,	V_109
out_pga_event	,	F_25
tx_mask	,	V_192
WM8904_MCLK_DIV	,	V_24
wm8904_exit	,	F_78
kcontrol	,	V_40
save	,	V_30
WM8904_DRC_DAC_PATH	,	V_38
SND_SOC_DAPM_PRE_PMU	,	V_71
_fll_div	,	V_201
SNDRV_PCM_FORMAT_S24_LE	,	V_145
WM8904_DEEMPH_MASK	,	V_66
CONFIG_REGULATOR	,	F_51
wm8904_dai	,	V_283
deemph_settings	,	V_63
u16	,	T_2
max	,	V_214
Fout	,	V_204
num_retune_mobile_texts	,	V_50
WM8904_EQ_ENA	,	V_60
wm8904_configure_clocking	,	F_4
wm8904_reset	,	F_2
"Selected SAMPLE_RATE of %dHz\n"	,	L_14
SND_SOC_BIAS_PREPARE	,	V_259
WM8904_LINEOUTLZC	,	V_304
WM8904_SAMPLE_RATE_MASK	,	V_164
wm8904_set_tdm_slot	,	F_41
WM8904_DCS_CAL_COMPLETE_SHIFT	,	V_103
wm8904_i2c_driver	,	V_328
WM8904_SYSCLK_SRC	,	V_13
fll_fratios	,	V_212
WM8904_DCS_TRIG_STARTUP_0_SHIFT	,	V_102
krealloc	,	F_57
"Failed to read ID register\n"	,	L_41
params_rate	,	F_35
num_retune_mobile_cfgs	,	V_53
WM8904_HPOUTRZC	,	V_301
level	,	V_257
Ndiv	,	V_207
WM8904_ANALOGUE_OUT2_RIGHT	,	V_305
"Failed to enable supplies: %d\n"	,	L_29
wm8904_get_deemph	,	F_19
bclk	,	V_142
WM8904_BCLK_DIR	,	V_176
wm8904	,	V_8
codec	,	V_2
"Unable to find FLL_FRATIO for Fref=%uHz\n"	,	L_22
WM8904_CP_DYN_PWR	,	V_315
drc_enum	,	V_280
num_drc_cfgs	,	V_44
best	,	V_47
WM8904_ANALOGUE_OUT2_LEFT	,	V_302
dcs_r_reg	,	V_77
WM8904_FLL_N_MASK	,	V_242
"Using %dHz FLL clock\n"	,	L_2
wm8904_sync_cache	,	F_48
snd_soc_bias_level	,	V_256
WM8904_FLL_NCO_TEST_1	,	V_231
"DC servo ready\n"	,	L_10
WM8904_ANALOGUE_HP_0	,	V_81
ucontrol	,	V_42
dev_warn	,	F_28
slot_width	,	V_195
retune_mobile_texts	,	V_56
control	,	V_273
WM8904_FLL_OSC_ENA	,	V_19
WM8904_BCLK_DIV_MASK	,	V_160
"Failed to set cache I/O: %d\n"	,	L_39
WM8904_HPL_ENA	,	V_95
u64	,	T_1
"Failed to issue reset\n"	,	L_45
WM8904_DRC_ENA	,	V_37
snd_soc_codec	,	V_1
rx_mask	,	V_193
snd_pcm_hw_params	,	V_129
"Selected BCLK_DIV of %d for %dHz BCLK\n"	,	L_15
"System clock not configured\n"	,	L_3
SND_SOC_BIAS_OFF	,	V_268
WM8904_HPR_ENA_DLY	,	V_98
shift	,	V_80
bclk_divs	,	V_155
"%d DRC configurations\n"	,	L_33
snd_soc_codec_get_drvdata	,	F_5
regulator_bulk_enable	,	F_50
msleep	,	F_27
WM8904_AUDIO_INTERFACE_3	,	V_161
supply	,	V_286
wm8904_volatile_register	,	F_1
wm8904_set_bias_level	,	F_49
retune_mobile_enum	,	V_274
defined	,	F_75
WM8904_BIAS_CONTROL_0	,	V_263
WM8904_HPOUTLZC	,	V_299
mute	,	V_247
WM8904_FLL_FRATIO_SHIFT	,	V_239
WM8904_AIF_FMT_MASK	,	V_191
WM8904_LRCLK_DIR	,	V_174
do_div	,	F_45
WM8904_AUDIO_INTERFACE_2	,	V_159
WM8904_AUDIO_INTERFACE_1	,	V_157
WM8904_DAC_DIGITAL_VOLUME_RIGHT	,	V_296
WM8904_HPL_ENA_OUTP	,	V_105
GFP_KERNEL	,	V_277
WM8904_HPL_RMV_SHORT	,	V_107
gpio_cfg	,	V_309
pdata	,	V_29
SND_SOC_DAIFMT_FORMAT_MASK	,	V_178
"Using %dHz MCLK\n"	,	L_1
wm8904_dapm_widgets	,	V_121
freq	,	V_167
clk_id	,	V_166
fll_fratio	,	V_215
wm8904_reg	,	V_255
wm8904_supply_names	,	V_287
writable	,	V_254
min	,	V_213
WM8904_ANALOGUE_OUT1_RIGHT	,	V_300
BUG	,	F_26
bias_level	,	V_267
WM8904_FLL_BCLK	,	V_226
"Selected CLK_SYS_RATIO of %d\n"	,	L_13
clk_sys_rates	,	V_147
substream	,	V_128
WM8904_CLOCK_RATES_0	,	V_26
SND_SOC_DAIFMT_INV_MASK	,	V_185
WM8904_SR_MODE	,	V_307
sysclk_event	,	F_24
regs	,	V_36
wm8904_core_dapm_widgets	,	V_112
texts	,	V_278
WM8904_FLL_OUTDIV_MASK	,	V_236
snd_kcontrol_chip	,	F_12
WM8904_CLOCK_RATES_1	,	V_163
WM8904_CLOCK_RATES_2	,	V_12
ratio	,	V_148
dcs_state	,	V_100
wm8904_dac_dapm_widgets	,	V_120
"Fref=%u Fout=%u\n"	,	L_19
WM8904_VMID_CONTROL_0	,	V_260
source	,	V_220
regulator_bulk_disable	,	F_52
snd_soc_add_controls	,	F_32
snd_kcontrol_new	,	V_272
SND_SOC_DAIFMT_IB_IF	,	V_189
regulator_bulk_get	,	F_62
SND_SOC_DAIFMT_LEFT_J	,	V_184
wm8904_digital_mute	,	F_47
retune_mobile_cfgs	,	V_54
aif3	,	V_137
aif2	,	V_136
"FLL disabled\n"	,	L_25
snd_ctl_elem_value	,	V_41
priv	,	V_169
wm8904_access	,	V_4
aif1	,	V_135
wm8904_intercon	,	V_124
WM8904_AIFDAC_TDM_CHAN	,	V_200
reg_cache_size	,	V_253
wm8904_i2c_probe	,	F_67
wm8904_i2c_remove	,	F_71
WM8904_DAC_DIGITAL_1	,	V_65
"Target BCLK is %dHz\n"	,	L_12
Fref	,	V_203
SND_SOC_DAIFMT_CBS_CFS	,	V_172
err_get	,	V_288
WM8904_POWER_MANAGEMENT_2	,	V_82
WM8904_POWER_MANAGEMENT_3	,	V_88
wm8904_probe	,	F_60
WM8904_HPL_ENA_DLY	,	V_97
SND_SOC_DAIFMT_CBS_CFM	,	V_173
name	,	V_55
params_format	,	F_38
reg_cache	,	V_249
"Fvco=%dHz\n"	,	L_21
WM8904_FLL_CLK_REF_DIV_SHIFT	,	V_245
WM8904_FLL_FREE_RUNNING	,	V_227
WM8904_VMID_RES_MASK	,	V_261
SND_SOC_DAIFMT_RIGHT_J	,	V_183
wm8904_pdata	,	V_28
BUG_ON	,	F_22
sysclk_rate	,	V_25
printk	,	F_77
bclk_div	,	V_156
"FLL configured for %dHz-&gt;%dHz\n"	,	L_28
"Nmod=%d\n"	,	L_23
dev_err	,	F_9
wm8904_snd_controls	,	V_118
tdm_slots	,	V_140
WM8904_AIF_LRCLK_INV	,	V_180
kzalloc	,	F_68
tdm_width	,	V_141
fll_outdiv	,	V_211
dcs_mask	,	V_73
WM8904_HPR_RMV_SHORT	,	V_108
SND_SOC_BIAS_STANDBY	,	V_266
WM8904_AIFDAC_TDM	,	V_198
codec_dai	,	V_246
WM8904_AIF_BCLK_INV	,	V_188
snd_soc_read	,	F_6
Kpart	,	V_205
target	,	V_209
clock2	,	V_10
clock1	,	V_138
"Failed to allocate %d DRC config texts\n"	,	L_35
clock0	,	V_9
WM8904_DRC_REGS	,	V_33
i2c_del_driver	,	F_79
WM8904_FLL_FRATIO_MASK	,	V_237
snd_soc_update_bits	,	F_7
snd_pcm_substream	,	V_127
i2c_client	,	V_317
drc_texts	,	V_281
"ReTune Mobile %s/%dHz for %dHz sample rate\n"	,	L_5
dev_info	,	F_63
WM8904_HPL_PGA_ENA	,	V_93
snd_soc_dapm_new_controls	,	F_30
SND_SOC_DAIFMT_I2S	,	V_182
dapm	,	V_111
mclk_rate	,	V_17
"Set deemphasis %d\n"	,	L_6
wm8904_suspend	,	F_53
fll_div	,	V_202
WM8904_AIFADC_TDM_CHAN	,	V_199
val	,	V_61
WM8904_ADC_VU	,	V_292
item	,	V_46
snd_soc_dapm_widget	,	V_67
WM8904_CONTROL_INTERFACE_TEST_1	,	V_228
WM8904_POBCTRL	,	V_316
core_intercon	,	V_113
"DRC Mode"	,	L_34
WM8904_DC_SERVO_READBACK_0	,	V_104
WM8904_CLK_SYS_RATE_MASK	,	V_165
WM8904_FLL_N_SHIFT	,	V_243
WM8904_DAC_DIGITAL_VOLUME_LEFT	,	V_294
WM8904_DRC_0	,	V_32
wm8904_adc_dapm_widgets	,	V_119
WM8904_HPR_ENA_OUTP	,	V_106
WM8904_DEEMPH_SHIFT	,	V_64
sysclk_src	,	V_14
"Configuring for %d %d bit TDM slots\n"	,	L_11
"Device is not a WM8904, ID is %x\n"	,	L_42
WM8904_VMID_ENA	,	V_271
"Unable to find FLL_OUTDIV for Fout=%uHz\n"	,	L_20
WM8904_DC_SERVO_0	,	V_99
kfree	,	F_66
WM8904_DC_SERVO_1	,	V_101
WM8904_DAC_VU	,	V_295
"DC servo timed out\n"	,	L_9
wm8904_handle_pdata	,	F_58
out	,	V_196
WM8904_FLL_ENA	,	V_20
WM8904_CLK_SYS_ENA	,	V_27
CONFIG_I2C	,	V_326
INT_MAX	,	V_52
event	,	V_69
WM8904_DC_SERVO_8	,	V_85
wm8904_set_sysclk	,	F_39
WM8904_DC_SERVO_9	,	V_86
WM8904_MIC_REGS	,	V_311
WM8904_DC_SERVO_6	,	V_91
wm8904_set_fll	,	F_46
WM8904_GPIO_REGS	,	V_308
WM8904_DC_SERVO_7	,	V_92
clk_sys_rate	,	V_149
dcs_r	,	V_75
"Can't scale %dMHz input down to &lt;=13.5MHz\n"	,	L_18
WM8904_SW_RESET_AND_ID	,	V_6
SND_SOC_DAIFMT_CBM_CFM	,	V_177
SND_SOC_DAIFMT_CBM_CFS	,	V_175
dcs_l	,	V_74
snd_soc_codec_set_cache_io	,	F_61
EINVAL	,	V_23
sample_rate	,	V_152
WM8904_AIF_WL_MASK	,	V_158
"Restoring DC servo state\n"	,	L_7
__init	,	T_5
__exit	,	T_6
udelay	,	F_23
i2c_add_driver	,	F_76
WM8904_ANALOGUE_OUT1_LEFT	,	V_297
WM8904_FLL_LRCLK	,	V_225
WM8904_ADC_DIGITAL_VOLUME_RIGHT	,	V_293
cur_val	,	V_134
SNDRV_PCM_FORMAT_S32_LE	,	V_146
dai	,	V_132
"LRCLK_RATE is %d\n"	,	L_16
wm8904_hw_params	,	F_34
best_val	,	V_48
"Failed to add DRC mode control: %d\n"	,	L_36
wm8904_set_retune_mobile	,	F_14
"Clock source is %d at %uHz\n"	,	L_17
"CLK_SYS is %dHz\n"	,	L_4
pwr_reg	,	V_79
i2c_device_id	,	V_319
enumerated	,	V_45
WM8904_HPR_PGA_ENA	,	V_94
fll_id	,	V_219
capture	,	V_284
WM8904_GPIO_CONTROL_1	,	V_310
sample_rates	,	V_151
WM8904_CLK_SYS_RATE_SHIFT	,	V_150
wm8904_set_fmt	,	F_40
WM8904_FLL_MCLK	,	V_224
WM8904_FLL_FRACN_ENA	,	V_234
WM8904_ANALOGUE_LINEOUT_0	,	V_87
driver_data	,	V_322
Nmod	,	V_208
WM8904_DCS_ENA_CHAN_3	,	V_90
WM8904_DCS_ENA_CHAN_2	,	V_89
value	,	V_43
WM8904_DCS_ENA_CHAN_1	,	V_84
WM8904_DCS_ENA_CHAN_0	,	V_83
WM8904_DAC_MUTE	,	V_248
WM8904_CLASS_W_0	,	V_314
wm8912_intercon	,	V_126
fll_fout	,	V_22
WM8904_CLK_FLL	,	V_21
WM8904_VMID_RES_SHIFT	,	V_262
cache_only	,	V_251
snd_soc_dai	,	V_131
WM8904_DAC_SB_FILT	,	V_154
"revision %c\n"	,	L_44
KERN_ERR	,	V_329
SND_SOC_DAIFMT_DSP_A	,	V_181
SND_SOC_DAIFMT_DSP_B	,	V_179
platform_data	,	V_323
