/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* A */
.set A__0__DR, CYREG_GPIO_PRT3_DR
.set A__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set A__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set A__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set A__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set A__0__HSIOM_MASK, 0x000F0000
.set A__0__HSIOM_SHIFT, 16
.set A__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set A__0__INTR, CYREG_GPIO_PRT3_INTR
.set A__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set A__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set A__0__MASK, 0x10
.set A__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set A__0__OUT_SEL_SHIFT, 8
.set A__0__OUT_SEL_VAL, -1
.set A__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set A__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set A__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set A__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set A__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set A__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set A__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set A__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set A__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set A__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set A__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set A__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set A__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set A__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set A__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set A__0__PC, CYREG_GPIO_PRT3_PC
.set A__0__PC2, CYREG_GPIO_PRT3_PC2
.set A__0__PORT, 3
.set A__0__PS, CYREG_GPIO_PRT3_PS
.set A__0__SHIFT, 4
.set A__DR, CYREG_GPIO_PRT3_DR
.set A__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set A__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set A__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set A__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set A__INTR, CYREG_GPIO_PRT3_INTR
.set A__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set A__INTSTAT, CYREG_GPIO_PRT3_INTR
.set A__MASK, 0x10
.set A__PA__CFG0, CYREG_UDB_PA3_CFG0
.set A__PA__CFG1, CYREG_UDB_PA3_CFG1
.set A__PA__CFG10, CYREG_UDB_PA3_CFG10
.set A__PA__CFG11, CYREG_UDB_PA3_CFG11
.set A__PA__CFG12, CYREG_UDB_PA3_CFG12
.set A__PA__CFG13, CYREG_UDB_PA3_CFG13
.set A__PA__CFG14, CYREG_UDB_PA3_CFG14
.set A__PA__CFG2, CYREG_UDB_PA3_CFG2
.set A__PA__CFG3, CYREG_UDB_PA3_CFG3
.set A__PA__CFG4, CYREG_UDB_PA3_CFG4
.set A__PA__CFG5, CYREG_UDB_PA3_CFG5
.set A__PA__CFG6, CYREG_UDB_PA3_CFG6
.set A__PA__CFG7, CYREG_UDB_PA3_CFG7
.set A__PA__CFG8, CYREG_UDB_PA3_CFG8
.set A__PA__CFG9, CYREG_UDB_PA3_CFG9
.set A__PC, CYREG_GPIO_PRT3_PC
.set A__PC2, CYREG_GPIO_PRT3_PC2
.set A__PORT, 3
.set A__PS, CYREG_GPIO_PRT3_PS
.set A__SHIFT, 4

/* B */
.set B__0__DR, CYREG_GPIO_PRT2_DR
.set B__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set B__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set B__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set B__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set B__0__HSIOM_MASK, 0x000F0000
.set B__0__HSIOM_SHIFT, 16
.set B__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set B__0__INTR, CYREG_GPIO_PRT2_INTR
.set B__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set B__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set B__0__MASK, 0x10
.set B__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set B__0__OUT_SEL_SHIFT, 8
.set B__0__OUT_SEL_VAL, -1
.set B__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set B__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set B__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set B__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set B__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set B__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set B__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set B__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set B__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set B__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set B__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set B__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set B__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set B__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set B__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set B__0__PC, CYREG_GPIO_PRT2_PC
.set B__0__PC2, CYREG_GPIO_PRT2_PC2
.set B__0__PORT, 2
.set B__0__PS, CYREG_GPIO_PRT2_PS
.set B__0__SHIFT, 4
.set B__DR, CYREG_GPIO_PRT2_DR
.set B__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set B__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set B__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set B__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set B__INTR, CYREG_GPIO_PRT2_INTR
.set B__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set B__INTSTAT, CYREG_GPIO_PRT2_INTR
.set B__MASK, 0x10
.set B__PA__CFG0, CYREG_UDB_PA2_CFG0
.set B__PA__CFG1, CYREG_UDB_PA2_CFG1
.set B__PA__CFG10, CYREG_UDB_PA2_CFG10
.set B__PA__CFG11, CYREG_UDB_PA2_CFG11
.set B__PA__CFG12, CYREG_UDB_PA2_CFG12
.set B__PA__CFG13, CYREG_UDB_PA2_CFG13
.set B__PA__CFG14, CYREG_UDB_PA2_CFG14
.set B__PA__CFG2, CYREG_UDB_PA2_CFG2
.set B__PA__CFG3, CYREG_UDB_PA2_CFG3
.set B__PA__CFG4, CYREG_UDB_PA2_CFG4
.set B__PA__CFG5, CYREG_UDB_PA2_CFG5
.set B__PA__CFG6, CYREG_UDB_PA2_CFG6
.set B__PA__CFG7, CYREG_UDB_PA2_CFG7
.set B__PA__CFG8, CYREG_UDB_PA2_CFG8
.set B__PA__CFG9, CYREG_UDB_PA2_CFG9
.set B__PC, CYREG_GPIO_PRT2_PC
.set B__PC2, CYREG_GPIO_PRT2_PC2
.set B__PORT, 2
.set B__PS, CYREG_GPIO_PRT2_PS
.set B__SHIFT, 4

/* C */
.set C__0__DR, CYREG_GPIO_PRT2_DR
.set C__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set C__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set C__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set C__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set C__0__HSIOM_MASK, 0x0F000000
.set C__0__HSIOM_SHIFT, 24
.set C__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set C__0__INTR, CYREG_GPIO_PRT2_INTR
.set C__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set C__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set C__0__MASK, 0x40
.set C__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set C__0__OUT_SEL_SHIFT, 12
.set C__0__OUT_SEL_VAL, -1
.set C__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set C__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set C__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set C__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set C__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set C__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set C__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set C__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set C__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set C__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set C__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set C__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set C__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set C__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set C__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set C__0__PC, CYREG_GPIO_PRT2_PC
.set C__0__PC2, CYREG_GPIO_PRT2_PC2
.set C__0__PORT, 2
.set C__0__PS, CYREG_GPIO_PRT2_PS
.set C__0__SHIFT, 6
.set C__DR, CYREG_GPIO_PRT2_DR
.set C__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set C__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set C__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set C__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set C__INTR, CYREG_GPIO_PRT2_INTR
.set C__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set C__INTSTAT, CYREG_GPIO_PRT2_INTR
.set C__MASK, 0x40
.set C__PA__CFG0, CYREG_UDB_PA2_CFG0
.set C__PA__CFG1, CYREG_UDB_PA2_CFG1
.set C__PA__CFG10, CYREG_UDB_PA2_CFG10
.set C__PA__CFG11, CYREG_UDB_PA2_CFG11
.set C__PA__CFG12, CYREG_UDB_PA2_CFG12
.set C__PA__CFG13, CYREG_UDB_PA2_CFG13
.set C__PA__CFG14, CYREG_UDB_PA2_CFG14
.set C__PA__CFG2, CYREG_UDB_PA2_CFG2
.set C__PA__CFG3, CYREG_UDB_PA2_CFG3
.set C__PA__CFG4, CYREG_UDB_PA2_CFG4
.set C__PA__CFG5, CYREG_UDB_PA2_CFG5
.set C__PA__CFG6, CYREG_UDB_PA2_CFG6
.set C__PA__CFG7, CYREG_UDB_PA2_CFG7
.set C__PA__CFG8, CYREG_UDB_PA2_CFG8
.set C__PA__CFG9, CYREG_UDB_PA2_CFG9
.set C__PC, CYREG_GPIO_PRT2_PC
.set C__PC2, CYREG_GPIO_PRT2_PC2
.set C__PORT, 2
.set C__PS, CYREG_GPIO_PRT2_PS
.set C__SHIFT, 6

/* u */
.set u__0__DR, CYREG_GPIO_PRT0_DR
.set u__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set u__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set u__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set u__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set u__0__HSIOM_MASK, 0x0000F000
.set u__0__HSIOM_SHIFT, 12
.set u__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set u__0__INTR, CYREG_GPIO_PRT0_INTR
.set u__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set u__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set u__0__MASK, 0x08
.set u__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set u__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set u__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set u__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set u__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set u__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set u__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set u__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set u__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set u__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set u__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set u__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set u__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set u__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set u__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set u__0__PC, CYREG_GPIO_PRT0_PC
.set u__0__PC2, CYREG_GPIO_PRT0_PC2
.set u__0__PORT, 0
.set u__0__PS, CYREG_GPIO_PRT0_PS
.set u__0__SHIFT, 3
.set u__DR, CYREG_GPIO_PRT0_DR
.set u__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set u__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set u__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set u__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set u__INTR, CYREG_GPIO_PRT0_INTR
.set u__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set u__INTSTAT, CYREG_GPIO_PRT0_INTR
.set u__MASK, 0x08
.set u__PA__CFG0, CYREG_UDB_PA0_CFG0
.set u__PA__CFG1, CYREG_UDB_PA0_CFG1
.set u__PA__CFG10, CYREG_UDB_PA0_CFG10
.set u__PA__CFG11, CYREG_UDB_PA0_CFG11
.set u__PA__CFG12, CYREG_UDB_PA0_CFG12
.set u__PA__CFG13, CYREG_UDB_PA0_CFG13
.set u__PA__CFG14, CYREG_UDB_PA0_CFG14
.set u__PA__CFG2, CYREG_UDB_PA0_CFG2
.set u__PA__CFG3, CYREG_UDB_PA0_CFG3
.set u__PA__CFG4, CYREG_UDB_PA0_CFG4
.set u__PA__CFG5, CYREG_UDB_PA0_CFG5
.set u__PA__CFG6, CYREG_UDB_PA0_CFG6
.set u__PA__CFG7, CYREG_UDB_PA0_CFG7
.set u__PA__CFG8, CYREG_UDB_PA0_CFG8
.set u__PA__CFG9, CYREG_UDB_PA0_CFG9
.set u__PC, CYREG_GPIO_PRT0_PC
.set u__PC2, CYREG_GPIO_PRT0_PC2
.set u__PORT, 0
.set u__PS, CYREG_GPIO_PRT0_PS
.set u__SHIFT, 3
.set u__SNAP, CYREG_GPIO_PRT0_INTR

/* v */
.set v__0__DR, CYREG_GPIO_PRT0_DR
.set v__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set v__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set v__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set v__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set v__0__HSIOM_MASK, 0x00000F00
.set v__0__HSIOM_SHIFT, 8
.set v__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set v__0__INTR, CYREG_GPIO_PRT0_INTR
.set v__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set v__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set v__0__MASK, 0x04
.set v__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set v__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set v__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set v__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set v__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set v__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set v__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set v__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set v__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set v__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set v__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set v__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set v__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set v__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set v__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set v__0__PC, CYREG_GPIO_PRT0_PC
.set v__0__PC2, CYREG_GPIO_PRT0_PC2
.set v__0__PORT, 0
.set v__0__PS, CYREG_GPIO_PRT0_PS
.set v__0__SHIFT, 2
.set v__DR, CYREG_GPIO_PRT0_DR
.set v__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set v__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set v__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set v__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set v__INTR, CYREG_GPIO_PRT0_INTR
.set v__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set v__INTSTAT, CYREG_GPIO_PRT0_INTR
.set v__MASK, 0x04
.set v__PA__CFG0, CYREG_UDB_PA0_CFG0
.set v__PA__CFG1, CYREG_UDB_PA0_CFG1
.set v__PA__CFG10, CYREG_UDB_PA0_CFG10
.set v__PA__CFG11, CYREG_UDB_PA0_CFG11
.set v__PA__CFG12, CYREG_UDB_PA0_CFG12
.set v__PA__CFG13, CYREG_UDB_PA0_CFG13
.set v__PA__CFG14, CYREG_UDB_PA0_CFG14
.set v__PA__CFG2, CYREG_UDB_PA0_CFG2
.set v__PA__CFG3, CYREG_UDB_PA0_CFG3
.set v__PA__CFG4, CYREG_UDB_PA0_CFG4
.set v__PA__CFG5, CYREG_UDB_PA0_CFG5
.set v__PA__CFG6, CYREG_UDB_PA0_CFG6
.set v__PA__CFG7, CYREG_UDB_PA0_CFG7
.set v__PA__CFG8, CYREG_UDB_PA0_CFG8
.set v__PA__CFG9, CYREG_UDB_PA0_CFG9
.set v__PC, CYREG_GPIO_PRT0_PC
.set v__PC2, CYREG_GPIO_PRT0_PC2
.set v__PORT, 0
.set v__PS, CYREG_GPIO_PRT0_PS
.set v__SHIFT, 2
.set v__SNAP, CYREG_GPIO_PRT0_INTR

/* w */
.set w__0__DR, CYREG_GPIO_PRT0_DR
.set w__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set w__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set w__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set w__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set w__0__HSIOM_MASK, 0x0000000F
.set w__0__HSIOM_SHIFT, 0
.set w__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set w__0__INTR, CYREG_GPIO_PRT0_INTR
.set w__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set w__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set w__0__MASK, 0x01
.set w__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set w__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set w__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set w__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set w__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set w__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set w__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set w__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set w__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set w__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set w__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set w__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set w__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set w__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set w__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set w__0__PC, CYREG_GPIO_PRT0_PC
.set w__0__PC2, CYREG_GPIO_PRT0_PC2
.set w__0__PORT, 0
.set w__0__PS, CYREG_GPIO_PRT0_PS
.set w__0__SHIFT, 0
.set w__DR, CYREG_GPIO_PRT0_DR
.set w__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set w__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set w__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set w__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set w__INTR, CYREG_GPIO_PRT0_INTR
.set w__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set w__INTSTAT, CYREG_GPIO_PRT0_INTR
.set w__MASK, 0x01
.set w__PA__CFG0, CYREG_UDB_PA0_CFG0
.set w__PA__CFG1, CYREG_UDB_PA0_CFG1
.set w__PA__CFG10, CYREG_UDB_PA0_CFG10
.set w__PA__CFG11, CYREG_UDB_PA0_CFG11
.set w__PA__CFG12, CYREG_UDB_PA0_CFG12
.set w__PA__CFG13, CYREG_UDB_PA0_CFG13
.set w__PA__CFG14, CYREG_UDB_PA0_CFG14
.set w__PA__CFG2, CYREG_UDB_PA0_CFG2
.set w__PA__CFG3, CYREG_UDB_PA0_CFG3
.set w__PA__CFG4, CYREG_UDB_PA0_CFG4
.set w__PA__CFG5, CYREG_UDB_PA0_CFG5
.set w__PA__CFG6, CYREG_UDB_PA0_CFG6
.set w__PA__CFG7, CYREG_UDB_PA0_CFG7
.set w__PA__CFG8, CYREG_UDB_PA0_CFG8
.set w__PA__CFG9, CYREG_UDB_PA0_CFG9
.set w__PC, CYREG_GPIO_PRT0_PC
.set w__PC2, CYREG_GPIO_PRT0_PC2
.set w__PORT, 0
.set w__PS, CYREG_GPIO_PRT0_PS
.set w__SHIFT, 0
.set w__SNAP, CYREG_GPIO_PRT0_INTR

/* Blue */
.set Blue__0__DR, CYREG_GPIO_PRT5_DR
.set Blue__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Blue__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Blue__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Blue__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Blue__0__HSIOM_MASK, 0x00F00000
.set Blue__0__HSIOM_SHIFT, 20
.set Blue__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Blue__0__INTR, CYREG_GPIO_PRT5_INTR
.set Blue__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Blue__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Blue__0__MASK, 0x20
.set Blue__0__PC, CYREG_GPIO_PRT5_PC
.set Blue__0__PC2, CYREG_GPIO_PRT5_PC2
.set Blue__0__PORT, 5
.set Blue__0__PS, CYREG_GPIO_PRT5_PS
.set Blue__0__SHIFT, 5
.set Blue__DR, CYREG_GPIO_PRT5_DR
.set Blue__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Blue__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Blue__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Blue__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Blue__INTR, CYREG_GPIO_PRT5_INTR
.set Blue__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Blue__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Blue__MASK, 0x20
.set Blue__PC, CYREG_GPIO_PRT5_PC
.set Blue__PC2, CYREG_GPIO_PRT5_PC2
.set Blue__PORT, 5
.set Blue__PS, CYREG_GPIO_PRT5_PS
.set Blue__SHIFT, 5

/* CTRL */
.set CTRL__0__DR, CYREG_GPIO_PRT0_DR
.set CTRL__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CTRL__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CTRL__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CTRL__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CTRL__0__HSIOM_MASK, 0x0F000000
.set CTRL__0__HSIOM_SHIFT, 24
.set CTRL__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CTRL__0__INTR, CYREG_GPIO_PRT0_INTR
.set CTRL__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CTRL__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CTRL__0__MASK, 0x40
.set CTRL__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CTRL__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CTRL__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CTRL__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CTRL__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CTRL__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CTRL__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CTRL__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CTRL__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CTRL__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CTRL__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CTRL__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CTRL__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CTRL__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CTRL__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CTRL__0__PC, CYREG_GPIO_PRT0_PC
.set CTRL__0__PC2, CYREG_GPIO_PRT0_PC2
.set CTRL__0__PORT, 0
.set CTRL__0__PS, CYREG_GPIO_PRT0_PS
.set CTRL__0__SHIFT, 6
.set CTRL__DR, CYREG_GPIO_PRT0_DR
.set CTRL__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CTRL__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CTRL__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CTRL__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CTRL__INTR, CYREG_GPIO_PRT0_INTR
.set CTRL__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CTRL__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CTRL__MASK, 0x40
.set CTRL__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CTRL__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CTRL__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CTRL__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CTRL__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CTRL__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CTRL__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CTRL__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CTRL__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CTRL__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CTRL__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CTRL__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CTRL__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CTRL__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CTRL__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CTRL__PC, CYREG_GPIO_PRT0_PC
.set CTRL__PC2, CYREG_GPIO_PRT0_PC2
.set CTRL__PORT, 0
.set CTRL__PS, CYREG_GPIO_PRT0_PS
.set CTRL__SHIFT, 6

/* INHA */
.set INHA__0__DR, CYREG_GPIO_PRT3_DR
.set INHA__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set INHA__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set INHA__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set INHA__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set INHA__0__HSIOM_MASK, 0x00F00000
.set INHA__0__HSIOM_SHIFT, 20
.set INHA__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set INHA__0__INTR, CYREG_GPIO_PRT3_INTR
.set INHA__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set INHA__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set INHA__0__MASK, 0x20
.set INHA__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set INHA__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set INHA__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set INHA__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set INHA__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set INHA__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set INHA__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set INHA__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set INHA__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set INHA__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set INHA__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set INHA__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set INHA__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set INHA__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set INHA__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set INHA__0__PC, CYREG_GPIO_PRT3_PC
.set INHA__0__PC2, CYREG_GPIO_PRT3_PC2
.set INHA__0__PORT, 3
.set INHA__0__PS, CYREG_GPIO_PRT3_PS
.set INHA__0__SHIFT, 5
.set INHA__DR, CYREG_GPIO_PRT3_DR
.set INHA__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set INHA__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set INHA__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set INHA__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set INHA__INTR, CYREG_GPIO_PRT3_INTR
.set INHA__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set INHA__INTSTAT, CYREG_GPIO_PRT3_INTR
.set INHA__MASK, 0x20
.set INHA__PA__CFG0, CYREG_UDB_PA3_CFG0
.set INHA__PA__CFG1, CYREG_UDB_PA3_CFG1
.set INHA__PA__CFG10, CYREG_UDB_PA3_CFG10
.set INHA__PA__CFG11, CYREG_UDB_PA3_CFG11
.set INHA__PA__CFG12, CYREG_UDB_PA3_CFG12
.set INHA__PA__CFG13, CYREG_UDB_PA3_CFG13
.set INHA__PA__CFG14, CYREG_UDB_PA3_CFG14
.set INHA__PA__CFG2, CYREG_UDB_PA3_CFG2
.set INHA__PA__CFG3, CYREG_UDB_PA3_CFG3
.set INHA__PA__CFG4, CYREG_UDB_PA3_CFG4
.set INHA__PA__CFG5, CYREG_UDB_PA3_CFG5
.set INHA__PA__CFG6, CYREG_UDB_PA3_CFG6
.set INHA__PA__CFG7, CYREG_UDB_PA3_CFG7
.set INHA__PA__CFG8, CYREG_UDB_PA3_CFG8
.set INHA__PA__CFG9, CYREG_UDB_PA3_CFG9
.set INHA__PC, CYREG_GPIO_PRT3_PC
.set INHA__PC2, CYREG_GPIO_PRT3_PC2
.set INHA__PORT, 3
.set INHA__PS, CYREG_GPIO_PRT3_PS
.set INHA__SHIFT, 5

/* INHB */
.set INHB__0__DR, CYREG_GPIO_PRT2_DR
.set INHB__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set INHB__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set INHB__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set INHB__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set INHB__0__HSIOM_MASK, 0x00F00000
.set INHB__0__HSIOM_SHIFT, 20
.set INHB__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set INHB__0__INTR, CYREG_GPIO_PRT2_INTR
.set INHB__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set INHB__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set INHB__0__MASK, 0x20
.set INHB__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set INHB__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set INHB__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set INHB__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set INHB__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set INHB__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set INHB__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set INHB__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set INHB__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set INHB__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set INHB__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set INHB__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set INHB__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set INHB__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set INHB__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set INHB__0__PC, CYREG_GPIO_PRT2_PC
.set INHB__0__PC2, CYREG_GPIO_PRT2_PC2
.set INHB__0__PORT, 2
.set INHB__0__PS, CYREG_GPIO_PRT2_PS
.set INHB__0__SHIFT, 5
.set INHB__DR, CYREG_GPIO_PRT2_DR
.set INHB__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set INHB__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set INHB__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set INHB__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set INHB__INTR, CYREG_GPIO_PRT2_INTR
.set INHB__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set INHB__INTSTAT, CYREG_GPIO_PRT2_INTR
.set INHB__MASK, 0x20
.set INHB__PA__CFG0, CYREG_UDB_PA2_CFG0
.set INHB__PA__CFG1, CYREG_UDB_PA2_CFG1
.set INHB__PA__CFG10, CYREG_UDB_PA2_CFG10
.set INHB__PA__CFG11, CYREG_UDB_PA2_CFG11
.set INHB__PA__CFG12, CYREG_UDB_PA2_CFG12
.set INHB__PA__CFG13, CYREG_UDB_PA2_CFG13
.set INHB__PA__CFG14, CYREG_UDB_PA2_CFG14
.set INHB__PA__CFG2, CYREG_UDB_PA2_CFG2
.set INHB__PA__CFG3, CYREG_UDB_PA2_CFG3
.set INHB__PA__CFG4, CYREG_UDB_PA2_CFG4
.set INHB__PA__CFG5, CYREG_UDB_PA2_CFG5
.set INHB__PA__CFG6, CYREG_UDB_PA2_CFG6
.set INHB__PA__CFG7, CYREG_UDB_PA2_CFG7
.set INHB__PA__CFG8, CYREG_UDB_PA2_CFG8
.set INHB__PA__CFG9, CYREG_UDB_PA2_CFG9
.set INHB__PC, CYREG_GPIO_PRT2_PC
.set INHB__PC2, CYREG_GPIO_PRT2_PC2
.set INHB__PORT, 2
.set INHB__PS, CYREG_GPIO_PRT2_PS
.set INHB__SHIFT, 5

/* INHC */
.set INHC__0__DR, CYREG_GPIO_PRT2_DR
.set INHC__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set INHC__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set INHC__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set INHC__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set INHC__0__HSIOM_MASK, 0xF0000000
.set INHC__0__HSIOM_SHIFT, 28
.set INHC__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set INHC__0__INTR, CYREG_GPIO_PRT2_INTR
.set INHC__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set INHC__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set INHC__0__MASK, 0x80
.set INHC__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set INHC__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set INHC__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set INHC__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set INHC__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set INHC__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set INHC__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set INHC__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set INHC__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set INHC__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set INHC__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set INHC__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set INHC__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set INHC__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set INHC__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set INHC__0__PC, CYREG_GPIO_PRT2_PC
.set INHC__0__PC2, CYREG_GPIO_PRT2_PC2
.set INHC__0__PORT, 2
.set INHC__0__PS, CYREG_GPIO_PRT2_PS
.set INHC__0__SHIFT, 7
.set INHC__DR, CYREG_GPIO_PRT2_DR
.set INHC__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set INHC__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set INHC__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set INHC__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set INHC__INTR, CYREG_GPIO_PRT2_INTR
.set INHC__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set INHC__INTSTAT, CYREG_GPIO_PRT2_INTR
.set INHC__MASK, 0x80
.set INHC__PA__CFG0, CYREG_UDB_PA2_CFG0
.set INHC__PA__CFG1, CYREG_UDB_PA2_CFG1
.set INHC__PA__CFG10, CYREG_UDB_PA2_CFG10
.set INHC__PA__CFG11, CYREG_UDB_PA2_CFG11
.set INHC__PA__CFG12, CYREG_UDB_PA2_CFG12
.set INHC__PA__CFG13, CYREG_UDB_PA2_CFG13
.set INHC__PA__CFG14, CYREG_UDB_PA2_CFG14
.set INHC__PA__CFG2, CYREG_UDB_PA2_CFG2
.set INHC__PA__CFG3, CYREG_UDB_PA2_CFG3
.set INHC__PA__CFG4, CYREG_UDB_PA2_CFG4
.set INHC__PA__CFG5, CYREG_UDB_PA2_CFG5
.set INHC__PA__CFG6, CYREG_UDB_PA2_CFG6
.set INHC__PA__CFG7, CYREG_UDB_PA2_CFG7
.set INHC__PA__CFG8, CYREG_UDB_PA2_CFG8
.set INHC__PA__CFG9, CYREG_UDB_PA2_CFG9
.set INHC__PC, CYREG_GPIO_PRT2_PC
.set INHC__PC2, CYREG_GPIO_PRT2_PC2
.set INHC__PORT, 2
.set INHC__PS, CYREG_GPIO_PRT2_PS
.set INHC__SHIFT, 7

/* UART */
.set UART_rx__0__DR, CYREG_GPIO_PRT5_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT5_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_GPIO_PRT5_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT5_PC2
.set UART_rx__0__PORT, 5
.set UART_rx__0__PS, CYREG_GPIO_PRT5_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT5_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT5_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_GPIO_PRT5_PC
.set UART_rx__PC2, CYREG_GPIO_PRT5_PC2
.set UART_rx__PORT, 5
.set UART_rx__PS, CYREG_GPIO_PRT5_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__CTRL, CYREG_SCB2_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB2_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB2_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB2_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set UART_SCBCLK__DIV_ID, 0x00000044
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT5_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT5_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_GPIO_PRT5_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT5_PC2
.set UART_tx__0__PORT, 5
.set UART_tx__0__PS, CYREG_GPIO_PRT5_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT5_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT5_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_GPIO_PRT5_PC
.set UART_tx__PC2, CYREG_GPIO_PRT5_PC2
.set UART_tx__PORT, 5
.set UART_tx__PS, CYREG_GPIO_PRT5_PS
.set UART_tx__SHIFT, 1

/* PWM_A */
.set PWM_A_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_A_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_A_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_A_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_A_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_A_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_A_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_A_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_A_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_A_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_A_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_A_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_A_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_A_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_A_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_B */
.set PWM_B_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_B_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_B_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_B_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_B_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_B_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_B_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_B_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_B_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_B_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_B_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_B_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_B_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_B_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_C */
.set PWM_C_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_C_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_C_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_C_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_C_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_C_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_C_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_C_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_C_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_C_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_C_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_C_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_C_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_C_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_uf */
.set isr_uf__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_uf__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_uf__INTC_MASK, 0x02
.set isr_uf__INTC_NUMBER, 1
.set isr_uf__INTC_PRIOR_MASK, 0xC000
.set isr_uf__INTC_PRIOR_NUM, 1
.set isr_uf__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_uf__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_uf__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_ur */
.set isr_ur__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_ur__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_ur__INTC_MASK, 0x04
.set isr_ur__INTC_NUMBER, 2
.set isr_ur__INTC_PRIOR_MASK, 0xC00000
.set isr_ur__INTC_PRIOR_NUM, 3
.set isr_ur__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_ur__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_ur__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_vf */
.set isr_vf__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_vf__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_vf__INTC_MASK, 0x08
.set isr_vf__INTC_NUMBER, 3
.set isr_vf__INTC_PRIOR_MASK, 0xC0000000
.set isr_vf__INTC_PRIOR_NUM, 1
.set isr_vf__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_vf__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_vf__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_vr */
.set isr_vr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_vr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_vr__INTC_MASK, 0x10
.set isr_vr__INTC_NUMBER, 4
.set isr_vr__INTC_PRIOR_MASK, 0xC0
.set isr_vr__INTC_PRIOR_NUM, 3
.set isr_vr__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_vr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_vr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_wf */
.set isr_wf__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_wf__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_wf__INTC_MASK, 0x20
.set isr_wf__INTC_NUMBER, 5
.set isr_wf__INTC_PRIOR_MASK, 0xC000
.set isr_wf__INTC_PRIOR_NUM, 1
.set isr_wf__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_wf__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_wf__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_wr */
.set isr_wr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_wr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_wr__INTC_MASK, 0x40
.set isr_wr__INTC_NUMBER, 6
.set isr_wr__INTC_PRIOR_MASK, 0xC00000
.set isr_wr__INTC_PRIOR_NUM, 3
.set isr_wr__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_wr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_wr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL13
.set Clock_1__DIV_ID, 0x00000041
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_2__DIV_ID, 0x00000040
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Clock_3 */
.set Clock_3__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set Clock_3__DIV_ID, 0x00000042
.set Clock_3__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_3__PA_DIV_ID, 0x000000FF

/* isr_millis */
.set isr_millis__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_millis__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_millis__INTC_MASK, 0x01
.set isr_millis__INTC_NUMBER, 0
.set isr_millis__INTC_PRIOR_MASK, 0xC0
.set isr_millis__INTC_PRIOR_NUM, 0
.set isr_millis__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_millis__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_millis__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_micros */
.set Clock_micros__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock_micros__DIV_ID, 0x00000043
.set Clock_micros__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_micros__PA_DIV_ID, 0x000000FF

/* Counter_micros */
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set Counter_micros_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_UDB_W8_A00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_UDB_W8_A10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_UDB_W8_D00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_UDB_W8_D10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_UDB_W8_F00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_UDB_W8_F10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_UDB_W8_A01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_UDB_W8_A11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_UDB_W8_D01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_UDB_W8_D11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_UDB_W8_F01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_UDB_W8_F11
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_UDB_W8_A02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_UDB_W8_A12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_UDB_W8_D02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_UDB_W8_D12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_UDB_W8_F02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_UDB_W8_F12
.set Counter_micros_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A3
.set Counter_micros_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_UDB_W8_A03
.set Counter_micros_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_UDB_W8_A13
.set Counter_micros_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D3
.set Counter_micros_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_UDB_W8_D03
.set Counter_micros_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_UDB_W8_D13
.set Counter_micros_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Counter_micros_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F3
.set Counter_micros_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_UDB_W8_F03
.set Counter_micros_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_UDB_W8_F13
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set Counter_micros_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_micros_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_micros_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_micros_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_micros_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_micros_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_micros_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_micros_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_micros_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_micros_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_micros_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_micros_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x11E611A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
