module inv(a , y);
	input logic [3:0] y;
	output logic [3:0] y;
	assign y = ~a;
endmodule