
uart_lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009430  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080095c0  080095c0  000195c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009638  08009638  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08009638  08009638  00019638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009640  08009640  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009640  08009640  00019640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009644  08009644  00019644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08009648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b8  20000090  080096d8  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000948  080096d8  00020948  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f482  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f35  00000000  00000000  0003f542  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018b0  00000000  00000000  00043478  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001710  00000000  00000000  00044d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000257b4  00000000  00000000  00046438  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015b0b  00000000  00000000  0006bbec  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d4e70  00000000  00000000  000816f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00156567  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c60  00000000  00000000  001565e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080095a8 	.word	0x080095a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	080095a8 	.word	0x080095a8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_TIM_PeriodElapsedCallback>:
static void MX_USART2_UART_Init(void);
void MX_USB_HOST_Process(void);

/* USER CODE BEGIN PFP */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM10){ // Jeżeli przerwanie pochodzi od timera 10
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a05      	ldr	r2, [pc, #20]	; (8000594 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800057e:	4293      	cmp	r3, r2
 8000580:	d102      	bne.n	8000588 <HAL_TIM_PeriodElapsedCallback+0x18>
		timer_state=1;
 8000582:	4b05      	ldr	r3, [pc, #20]	; (8000598 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000584:	2201      	movs	r2, #1
 8000586:	701a      	strb	r2, [r3, #0]
	}
}
 8000588:	bf00      	nop
 800058a:	370c      	adds	r7, #12
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr
 8000594:	40014400 	.word	0x40014400
 8000598:	200000ac 	.word	0x200000ac

0800059c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]


	receive_flag=1;
 80005a4:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <HAL_UART_RxCpltCallback+0x1c>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	701a      	strb	r2, [r3, #0]

}
 80005aa:	bf00      	nop
 80005ac:	370c      	adds	r7, #12
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	200000ad 	.word	0x200000ad

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b08e      	sub	sp, #56	; 0x38
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f000 fd29 	bl	8001018 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f869 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 f9cd 	bl	8000968 <MX_GPIO_Init>
  MX_I2C1_Init();
 80005ce:	f000 f8e7 	bl	80007a0 <MX_I2C1_Init>
  MX_I2S3_Init();
 80005d2:	f000 f913 	bl	80007fc <MX_I2S3_Init>
  MX_SPI1_Init();
 80005d6:	f000 f941 	bl	800085c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80005da:	f008 f895 	bl	8008708 <MX_USB_HOST_Init>
  MX_TIM10_Init();
 80005de:	f000 f973 	bl	80008c8 <MX_TIM10_Init>
  MX_USART2_UART_Init();
 80005e2:	f000 f997 	bl	8000914 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start_IT(&htim10);
 80005e6:	4822      	ldr	r0, [pc, #136]	; (8000670 <main+0xb4>)
 80005e8:	f004 f9a5 	bl	8004936 <HAL_TIM_Base_Start_IT>

HAL_UART_Receive_IT(&huart2, &Received, 1);
 80005ec:	2201      	movs	r2, #1
 80005ee:	4921      	ldr	r1, [pc, #132]	; (8000674 <main+0xb8>)
 80005f0:	4821      	ldr	r0, [pc, #132]	; (8000678 <main+0xbc>)
 80005f2:	f004 fc3b 	bl	8004e6c <HAL_UART_Receive_IT>
  while (1)
  {



	  if(timer_state==1)
 80005f6:	4b21      	ldr	r3, [pc, #132]	; (800067c <main+0xc0>)
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d118      	bne.n	8000630 <main+0x74>
	  {
			 ++cnt; // Zwiekszenie licznika wyslanych wiadomosci.
 80005fe:	4b20      	ldr	r3, [pc, #128]	; (8000680 <main+0xc4>)
 8000600:	881b      	ldrh	r3, [r3, #0]
 8000602:	3301      	adds	r3, #1
 8000604:	b29a      	uxth	r2, r3
 8000606:	4b1e      	ldr	r3, [pc, #120]	; (8000680 <main+0xc4>)
 8000608:	801a      	strh	r2, [r3, #0]
			 size = sprintf(data, "Liczba wyslanych wiadomosci: %d.\n\r", cnt); // Stworzenie wiadomosci do wyslania oraz przypisanie ilosci wysylanych znakow do zmiennej size.
 800060a:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <main+0xc4>)
 800060c:	881b      	ldrh	r3, [r3, #0]
 800060e:	461a      	mov	r2, r3
 8000610:	491c      	ldr	r1, [pc, #112]	; (8000684 <main+0xc8>)
 8000612:	481d      	ldr	r0, [pc, #116]	; (8000688 <main+0xcc>)
 8000614:	f008 fc7a 	bl	8008f0c <siprintf>
 8000618:	4603      	mov	r3, r0
 800061a:	b29a      	uxth	r2, r3
 800061c:	4b1b      	ldr	r3, [pc, #108]	; (800068c <main+0xd0>)
 800061e:	801a      	strh	r2, [r3, #0]
			 //HAL_UART_Transmit_IT(&huart2, data, size); // Rozpoczecie nadawania danych z wykorzystaniem przerwan
			 HAL_GPIO_TogglePin(LED_Green_GPIO_Port, LED_Green_Pin); // Zmiana stanu pinu na diodzie LED
 8000620:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000624:	481a      	ldr	r0, [pc, #104]	; (8000690 <main+0xd4>)
 8000626:	f001 f872 	bl	800170e <HAL_GPIO_TogglePin>
			 timer_state=0;
 800062a:	4b14      	ldr	r3, [pc, #80]	; (800067c <main+0xc0>)
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]
	  }

	  if(receive_flag==1)
 8000630:	4b18      	ldr	r3, [pc, #96]	; (8000694 <main+0xd8>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b01      	cmp	r3, #1
 8000636:	d117      	bne.n	8000668 <main+0xac>
	  {
			uint8_t Data[50]; // Tablica przechowujaca wysylana wiadomosc.
			uint16_t size = 0; // Rozmiar wysylanej wiadomosci
 8000638:	2300      	movs	r3, #0
 800063a:	86fb      	strh	r3, [r7, #54]	; 0x36

			// Odebrany znak zostaje przekonwertowany na liczbe calkowita i sprawdzony
			// instrukcja warunkowa


			size = sprintf(Data, "%s",Received);
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	4a0d      	ldr	r2, [pc, #52]	; (8000674 <main+0xb8>)
 8000640:	4915      	ldr	r1, [pc, #84]	; (8000698 <main+0xdc>)
 8000642:	4618      	mov	r0, r3
 8000644:	f008 fc62 	bl	8008f0c <siprintf>
 8000648:	4603      	mov	r3, r0
 800064a:	86fb      	strh	r3, [r7, #54]	; 0x36


			HAL_UART_Transmit_IT(&huart2, Data, size); // Rozpoczecie nadawania danych z wykorzystaniem przerwan
 800064c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	4619      	mov	r1, r3
 8000652:	4809      	ldr	r0, [pc, #36]	; (8000678 <main+0xbc>)
 8000654:	f004 fbc5 	bl	8004de2 <HAL_UART_Transmit_IT>
			HAL_UART_Receive_IT(&huart2, &Received, 1); // Ponowne włączenie nasłuchiwania
 8000658:	2201      	movs	r2, #1
 800065a:	4906      	ldr	r1, [pc, #24]	; (8000674 <main+0xb8>)
 800065c:	4806      	ldr	r0, [pc, #24]	; (8000678 <main+0xbc>)
 800065e:	f004 fc05 	bl	8004e6c <HAL_UART_Receive_IT>
			receive_flag=0;
 8000662:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <main+0xd8>)
 8000664:	2200      	movs	r2, #0
 8000666:	701a      	strb	r2, [r3, #0]




    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000668:	f008 f874 	bl	8008754 <MX_USB_HOST_Process>
	  if(timer_state==1)
 800066c:	e7c3      	b.n	80005f6 <main+0x3a>
 800066e:	bf00      	nop
 8000670:	20000120 	.word	0x20000120
 8000674:	200000c8 	.word	0x200000c8
 8000678:	2000021c 	.word	0x2000021c
 800067c:	200000ac 	.word	0x200000ac
 8000680:	200000ae 	.word	0x200000ae
 8000684:	080095c0 	.word	0x080095c0
 8000688:	20000160 	.word	0x20000160
 800068c:	200000b0 	.word	0x200000b0
 8000690:	40020c00 	.word	0x40020c00
 8000694:	200000ad 	.word	0x200000ad
 8000698:	080095e4 	.word	0x080095e4

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b098      	sub	sp, #96	; 0x60
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80006a6:	2230      	movs	r2, #48	; 0x30
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f008 fb6e 	bl	8008d8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	f107 031c 	add.w	r3, r7, #28
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ce:	2300      	movs	r3, #0
 80006d0:	60bb      	str	r3, [r7, #8]
 80006d2:	4b31      	ldr	r3, [pc, #196]	; (8000798 <SystemClock_Config+0xfc>)
 80006d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d6:	4a30      	ldr	r2, [pc, #192]	; (8000798 <SystemClock_Config+0xfc>)
 80006d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006dc:	6413      	str	r3, [r2, #64]	; 0x40
 80006de:	4b2e      	ldr	r3, [pc, #184]	; (8000798 <SystemClock_Config+0xfc>)
 80006e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ea:	2300      	movs	r3, #0
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	4b2b      	ldr	r3, [pc, #172]	; (800079c <SystemClock_Config+0x100>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a2a      	ldr	r2, [pc, #168]	; (800079c <SystemClock_Config+0x100>)
 80006f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006f8:	6013      	str	r3, [r2, #0]
 80006fa:	4b28      	ldr	r3, [pc, #160]	; (800079c <SystemClock_Config+0x100>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000706:	2301      	movs	r3, #1
 8000708:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800070a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800070e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000710:	2302      	movs	r3, #2
 8000712:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000714:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000718:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800071a:	2308      	movs	r3, #8
 800071c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800071e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000722:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000724:	2302      	movs	r3, #2
 8000726:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000728:	2307      	movs	r3, #7
 800072a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000730:	4618      	mov	r0, r3
 8000732:	f003 fad1 	bl	8003cd8 <HAL_RCC_OscConfig>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800073c:	f000 fa12 	bl	8000b64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000740:	230f      	movs	r3, #15
 8000742:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000744:	2302      	movs	r3, #2
 8000746:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800074c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000750:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000756:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000758:	f107 031c 	add.w	r3, r7, #28
 800075c:	2105      	movs	r1, #5
 800075e:	4618      	mov	r0, r3
 8000760:	f003 fd2a 	bl	80041b8 <HAL_RCC_ClockConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800076a:	f000 f9fb 	bl	8000b64 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800076e:	2301      	movs	r3, #1
 8000770:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000772:	23c0      	movs	r3, #192	; 0xc0
 8000774:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000776:	2302      	movs	r3, #2
 8000778:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800077a:	f107 030c 	add.w	r3, r7, #12
 800077e:	4618      	mov	r0, r3
 8000780:	f003 ff0c 	bl	800459c <HAL_RCCEx_PeriphCLKConfig>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800078a:	f000 f9eb 	bl	8000b64 <Error_Handler>
  }
}
 800078e:	bf00      	nop
 8000790:	3760      	adds	r7, #96	; 0x60
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40023800 	.word	0x40023800
 800079c:	40007000 	.word	0x40007000

080007a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007a4:	4b12      	ldr	r3, [pc, #72]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007a6:	4a13      	ldr	r2, [pc, #76]	; (80007f4 <MX_I2C1_Init+0x54>)
 80007a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007aa:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007ac:	4a12      	ldr	r2, [pc, #72]	; (80007f8 <MX_I2C1_Init+0x58>)
 80007ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007c4:	4b0a      	ldr	r3, [pc, #40]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007ca:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007d0:	4b07      	ldr	r3, [pc, #28]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007d6:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007d8:	2200      	movs	r2, #0
 80007da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007dc:	4804      	ldr	r0, [pc, #16]	; (80007f0 <MX_I2C1_Init+0x50>)
 80007de:	f002 fca3 	bl	8003128 <HAL_I2C_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007e8:	f000 f9bc 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	200000cc 	.word	0x200000cc
 80007f4:	40005400 	.word	0x40005400
 80007f8:	000186a0 	.word	0x000186a0

080007fc <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000800:	4b13      	ldr	r3, [pc, #76]	; (8000850 <MX_I2S3_Init+0x54>)
 8000802:	4a14      	ldr	r2, [pc, #80]	; (8000854 <MX_I2S3_Init+0x58>)
 8000804:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000806:	4b12      	ldr	r3, [pc, #72]	; (8000850 <MX_I2S3_Init+0x54>)
 8000808:	f44f 7200 	mov.w	r2, #512	; 0x200
 800080c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800080e:	4b10      	ldr	r3, [pc, #64]	; (8000850 <MX_I2S3_Init+0x54>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000814:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_I2S3_Init+0x54>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800081a:	4b0d      	ldr	r3, [pc, #52]	; (8000850 <MX_I2S3_Init+0x54>)
 800081c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000820:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000822:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <MX_I2S3_Init+0x54>)
 8000824:	4a0c      	ldr	r2, [pc, #48]	; (8000858 <MX_I2S3_Init+0x5c>)
 8000826:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000828:	4b09      	ldr	r3, [pc, #36]	; (8000850 <MX_I2S3_Init+0x54>)
 800082a:	2200      	movs	r2, #0
 800082c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800082e:	4b08      	ldr	r3, [pc, #32]	; (8000850 <MX_I2S3_Init+0x54>)
 8000830:	2200      	movs	r2, #0
 8000832:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <MX_I2S3_Init+0x54>)
 8000836:	2200      	movs	r2, #0
 8000838:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800083a:	4805      	ldr	r0, [pc, #20]	; (8000850 <MX_I2S3_Init+0x54>)
 800083c:	f002 fdac 	bl	8003398 <HAL_I2S_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000846:	f000 f98d 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	2000025c 	.word	0x2000025c
 8000854:	40003c00 	.word	0x40003c00
 8000858:	00017700 	.word	0x00017700

0800085c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000860:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000862:	4a18      	ldr	r2, [pc, #96]	; (80008c4 <MX_SPI1_Init+0x68>)
 8000864:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000866:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000868:	f44f 7282 	mov.w	r2, #260	; 0x104
 800086c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800086e:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000874:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000876:	2200      	movs	r2, #0
 8000878:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800087a:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <MX_SPI1_Init+0x64>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000882:	2200      	movs	r2, #0
 8000884:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000888:	f44f 7200 	mov.w	r2, #512	; 0x200
 800088c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800088e:	4b0c      	ldr	r3, [pc, #48]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000890:	2200      	movs	r2, #0
 8000892:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000894:	4b0a      	ldr	r3, [pc, #40]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000896:	2200      	movs	r2, #0
 8000898:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800089a:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <MX_SPI1_Init+0x64>)
 800089c:	2200      	movs	r2, #0
 800089e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008a0:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <MX_SPI1_Init+0x64>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008a6:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <MX_SPI1_Init+0x64>)
 80008a8:	220a      	movs	r2, #10
 80008aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008ac:	4804      	ldr	r0, [pc, #16]	; (80008c0 <MX_SPI1_Init+0x64>)
 80008ae:	f003 ffb3 	bl	8004818 <HAL_SPI_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008b8:	f000 f954 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008bc:	bf00      	nop
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	200001c4 	.word	0x200001c4
 80008c4:	40013000 	.word	0x40013000

080008c8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	; (800090c <MX_TIM10_Init+0x44>)
 80008ce:	4a10      	ldr	r2, [pc, #64]	; (8000910 <MX_TIM10_Init+0x48>)
 80008d0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 999;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	; (800090c <MX_TIM10_Init+0x44>)
 80008d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008d8:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008da:	4b0c      	ldr	r3, [pc, #48]	; (800090c <MX_TIM10_Init+0x44>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 33599;
 80008e0:	4b0a      	ldr	r3, [pc, #40]	; (800090c <MX_TIM10_Init+0x44>)
 80008e2:	f248 323f 	movw	r2, #33599	; 0x833f
 80008e6:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80008e8:	4b08      	ldr	r3, [pc, #32]	; (800090c <MX_TIM10_Init+0x44>)
 80008ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008ee:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008f0:	4b06      	ldr	r3, [pc, #24]	; (800090c <MX_TIM10_Init+0x44>)
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80008f6:	4805      	ldr	r0, [pc, #20]	; (800090c <MX_TIM10_Init+0x44>)
 80008f8:	f003 fff2 	bl	80048e0 <HAL_TIM_Base_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM10_Init+0x3e>
  {
    Error_Handler();
 8000902:	f000 f92f 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	20000120 	.word	0x20000120
 8000910:	40014400 	.word	0x40014400

08000914 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000918:	4b11      	ldr	r3, [pc, #68]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 800091a:	4a12      	ldr	r2, [pc, #72]	; (8000964 <MX_USART2_UART_Init+0x50>)
 800091c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000920:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000924:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800092c:	4b0c      	ldr	r3, [pc, #48]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000932:	4b0b      	ldr	r3, [pc, #44]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000938:	4b09      	ldr	r3, [pc, #36]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 800093a:	220c      	movs	r2, #12
 800093c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093e:	4b08      	ldr	r3, [pc, #32]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000944:	4b06      	ldr	r3, [pc, #24]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800094a:	4805      	ldr	r0, [pc, #20]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 800094c:	f004 f9fc 	bl	8004d48 <HAL_UART_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000956:	f000 f905 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	2000021c 	.word	0x2000021c
 8000964:	40004400 	.word	0x40004400

08000968 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08c      	sub	sp, #48	; 0x30
 800096c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
 8000978:	609a      	str	r2, [r3, #8]
 800097a:	60da      	str	r2, [r3, #12]
 800097c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	61bb      	str	r3, [r7, #24]
 8000982:	4b71      	ldr	r3, [pc, #452]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	4a70      	ldr	r2, [pc, #448]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 8000988:	f043 0310 	orr.w	r3, r3, #16
 800098c:	6313      	str	r3, [r2, #48]	; 0x30
 800098e:	4b6e      	ldr	r3, [pc, #440]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	f003 0310 	and.w	r3, r3, #16
 8000996:	61bb      	str	r3, [r7, #24]
 8000998:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	617b      	str	r3, [r7, #20]
 800099e:	4b6a      	ldr	r3, [pc, #424]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	4a69      	ldr	r2, [pc, #420]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009a4:	f043 0304 	orr.w	r3, r3, #4
 80009a8:	6313      	str	r3, [r2, #48]	; 0x30
 80009aa:	4b67      	ldr	r3, [pc, #412]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	f003 0304 	and.w	r3, r3, #4
 80009b2:	617b      	str	r3, [r7, #20]
 80009b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	613b      	str	r3, [r7, #16]
 80009ba:	4b63      	ldr	r3, [pc, #396]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a62      	ldr	r2, [pc, #392]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b60      	ldr	r3, [pc, #384]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009ce:	613b      	str	r3, [r7, #16]
 80009d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	60fb      	str	r3, [r7, #12]
 80009d6:	4b5c      	ldr	r3, [pc, #368]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a5b      	ldr	r2, [pc, #364]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b59      	ldr	r3, [pc, #356]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	60fb      	str	r3, [r7, #12]
 80009ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	60bb      	str	r3, [r7, #8]
 80009f2:	4b55      	ldr	r3, [pc, #340]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a54      	ldr	r2, [pc, #336]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 80009f8:	f043 0302 	orr.w	r3, r3, #2
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b52      	ldr	r3, [pc, #328]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	607b      	str	r3, [r7, #4]
 8000a0e:	4b4e      	ldr	r3, [pc, #312]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	4a4d      	ldr	r2, [pc, #308]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 8000a14:	f043 0308 	orr.w	r3, r3, #8
 8000a18:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1a:	4b4b      	ldr	r3, [pc, #300]	; (8000b48 <MX_GPIO_Init+0x1e0>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	f003 0308 	and.w	r3, r3, #8
 8000a22:	607b      	str	r3, [r7, #4]
 8000a24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2108      	movs	r1, #8
 8000a2a:	4848      	ldr	r0, [pc, #288]	; (8000b4c <MX_GPIO_Init+0x1e4>)
 8000a2c:	f000 fe56 	bl	80016dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a30:	2201      	movs	r2, #1
 8000a32:	2101      	movs	r1, #1
 8000a34:	4846      	ldr	r0, [pc, #280]	; (8000b50 <MX_GPIO_Init+0x1e8>)
 8000a36:	f000 fe51 	bl	80016dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_Green_Pin|LD3_Pin|LED_Red_Pin|Audio_RST_Pin, GPIO_PIN_RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f247 0110 	movw	r1, #28688	; 0x7010
 8000a40:	4844      	ldr	r0, [pc, #272]	; (8000b54 <MX_GPIO_Init+0x1ec>)
 8000a42:	f000 fe4b 	bl	80016dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a46:	2308      	movs	r3, #8
 8000a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a52:	2300      	movs	r3, #0
 8000a54:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a56:	f107 031c 	add.w	r3, r7, #28
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	483b      	ldr	r0, [pc, #236]	; (8000b4c <MX_GPIO_Init+0x1e4>)
 8000a5e:	f000 fca3 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a62:	2301      	movs	r3, #1
 8000a64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a66:	2301      	movs	r3, #1
 8000a68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 031c 	add.w	r3, r7, #28
 8000a76:	4619      	mov	r1, r3
 8000a78:	4835      	ldr	r0, [pc, #212]	; (8000b50 <MX_GPIO_Init+0x1e8>)
 8000a7a:	f000 fc95 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a7e:	2308      	movs	r3, #8
 8000a80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a82:	2302      	movs	r3, #2
 8000a84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a8e:	2305      	movs	r3, #5
 8000a90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	4619      	mov	r1, r3
 8000a98:	482d      	ldr	r0, [pc, #180]	; (8000b50 <MX_GPIO_Init+0x1e8>)
 8000a9a:	f000 fc85 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000aa2:	4b2d      	ldr	r3, [pc, #180]	; (8000b58 <MX_GPIO_Init+0x1f0>)
 8000aa4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aaa:	f107 031c 	add.w	r3, r7, #28
 8000aae:	4619      	mov	r1, r3
 8000ab0:	482a      	ldr	r0, [pc, #168]	; (8000b5c <MX_GPIO_Init+0x1f4>)
 8000ab2:	f000 fc79 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ab6:	2304      	movs	r3, #4
 8000ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aba:	2300      	movs	r3, #0
 8000abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000ac2:	f107 031c 	add.w	r3, r7, #28
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4825      	ldr	r0, [pc, #148]	; (8000b60 <MX_GPIO_Init+0x1f8>)
 8000aca:	f000 fc6d 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000ace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000adc:	2300      	movs	r3, #0
 8000ade:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ae0:	2305      	movs	r3, #5
 8000ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	f107 031c 	add.w	r3, r7, #28
 8000ae8:	4619      	mov	r1, r3
 8000aea:	481d      	ldr	r0, [pc, #116]	; (8000b60 <MX_GPIO_Init+0x1f8>)
 8000aec:	f000 fc5c 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Green_Pin LD3_Pin LED_Red_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = LED_Green_Pin|LD3_Pin|LED_Red_Pin|Audio_RST_Pin;
 8000af0:	f247 0310 	movw	r3, #28688	; 0x7010
 8000af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af6:	2301      	movs	r3, #1
 8000af8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afe:	2300      	movs	r3, #0
 8000b00:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b02:	f107 031c 	add.w	r3, r7, #28
 8000b06:	4619      	mov	r1, r3
 8000b08:	4812      	ldr	r0, [pc, #72]	; (8000b54 <MX_GPIO_Init+0x1ec>)
 8000b0a:	f000 fc4d 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b0e:	2320      	movs	r3, #32
 8000b10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b12:	2300      	movs	r3, #0
 8000b14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b1a:	f107 031c 	add.w	r3, r7, #28
 8000b1e:	4619      	mov	r1, r3
 8000b20:	480c      	ldr	r0, [pc, #48]	; (8000b54 <MX_GPIO_Init+0x1ec>)
 8000b22:	f000 fc41 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b26:	2302      	movs	r3, #2
 8000b28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b2a:	4b0b      	ldr	r3, [pc, #44]	; (8000b58 <MX_GPIO_Init+0x1f0>)
 8000b2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b32:	f107 031c 	add.w	r3, r7, #28
 8000b36:	4619      	mov	r1, r3
 8000b38:	4804      	ldr	r0, [pc, #16]	; (8000b4c <MX_GPIO_Init+0x1e4>)
 8000b3a:	f000 fc35 	bl	80013a8 <HAL_GPIO_Init>

}
 8000b3e:	bf00      	nop
 8000b40:	3730      	adds	r7, #48	; 0x30
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40021000 	.word	0x40021000
 8000b50:	40020800 	.word	0x40020800
 8000b54:	40020c00 	.word	0x40020c00
 8000b58:	10120000 	.word	0x10120000
 8000b5c:	40020000 	.word	0x40020000
 8000b60:	40020400 	.word	0x40020400

08000b64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b68:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b6a:	e7fe      	b.n	8000b6a <Error_Handler+0x6>

08000b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	607b      	str	r3, [r7, #4]
 8000b76:	4b10      	ldr	r3, [pc, #64]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b7a:	4a0f      	ldr	r2, [pc, #60]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b80:	6453      	str	r3, [r2, #68]	; 0x44
 8000b82:	4b0d      	ldr	r3, [pc, #52]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b8a:	607b      	str	r3, [r7, #4]
 8000b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	603b      	str	r3, [r7, #0]
 8000b92:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b96:	4a08      	ldr	r2, [pc, #32]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b9e:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ba6:	603b      	str	r3, [r7, #0]
 8000ba8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000baa:	2007      	movs	r0, #7
 8000bac:	f000 fb98 	bl	80012e0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bb0:	bf00      	nop
 8000bb2:	3708      	adds	r7, #8
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	40023800 	.word	0x40023800

08000bbc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08a      	sub	sp, #40	; 0x28
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc4:	f107 0314 	add.w	r3, r7, #20
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
 8000bcc:	605a      	str	r2, [r3, #4]
 8000bce:	609a      	str	r2, [r3, #8]
 8000bd0:	60da      	str	r2, [r3, #12]
 8000bd2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a19      	ldr	r2, [pc, #100]	; (8000c40 <HAL_I2C_MspInit+0x84>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d12c      	bne.n	8000c38 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	4b18      	ldr	r3, [pc, #96]	; (8000c44 <HAL_I2C_MspInit+0x88>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	4a17      	ldr	r2, [pc, #92]	; (8000c44 <HAL_I2C_MspInit+0x88>)
 8000be8:	f043 0302 	orr.w	r3, r3, #2
 8000bec:	6313      	str	r3, [r2, #48]	; 0x30
 8000bee:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <HAL_I2C_MspInit+0x88>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf2:	f003 0302 	and.w	r3, r3, #2
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000bfa:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000bfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c00:	2312      	movs	r3, #18
 8000c02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c04:	2301      	movs	r3, #1
 8000c06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c0c:	2304      	movs	r3, #4
 8000c0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	4619      	mov	r1, r3
 8000c16:	480c      	ldr	r0, [pc, #48]	; (8000c48 <HAL_I2C_MspInit+0x8c>)
 8000c18:	f000 fbc6 	bl	80013a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <HAL_I2C_MspInit+0x88>)
 8000c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c24:	4a07      	ldr	r2, [pc, #28]	; (8000c44 <HAL_I2C_MspInit+0x88>)
 8000c26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c2a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c2c:	4b05      	ldr	r3, [pc, #20]	; (8000c44 <HAL_I2C_MspInit+0x88>)
 8000c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c38:	bf00      	nop
 8000c3a:	3728      	adds	r7, #40	; 0x28
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40005400 	.word	0x40005400
 8000c44:	40023800 	.word	0x40023800
 8000c48:	40020400 	.word	0x40020400

08000c4c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b08a      	sub	sp, #40	; 0x28
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c54:	f107 0314 	add.w	r3, r7, #20
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	60da      	str	r2, [r3, #12]
 8000c62:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a28      	ldr	r2, [pc, #160]	; (8000d0c <HAL_I2S_MspInit+0xc0>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d14a      	bne.n	8000d04 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	613b      	str	r3, [r7, #16]
 8000c72:	4b27      	ldr	r3, [pc, #156]	; (8000d10 <HAL_I2S_MspInit+0xc4>)
 8000c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c76:	4a26      	ldr	r2, [pc, #152]	; (8000d10 <HAL_I2S_MspInit+0xc4>)
 8000c78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c7e:	4b24      	ldr	r3, [pc, #144]	; (8000d10 <HAL_I2S_MspInit+0xc4>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	4b20      	ldr	r3, [pc, #128]	; (8000d10 <HAL_I2S_MspInit+0xc4>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	4a1f      	ldr	r2, [pc, #124]	; (8000d10 <HAL_I2S_MspInit+0xc4>)
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9a:	4b1d      	ldr	r3, [pc, #116]	; (8000d10 <HAL_I2S_MspInit+0xc4>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	f003 0301 	and.w	r3, r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60bb      	str	r3, [r7, #8]
 8000caa:	4b19      	ldr	r3, [pc, #100]	; (8000d10 <HAL_I2S_MspInit+0xc4>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4a18      	ldr	r2, [pc, #96]	; (8000d10 <HAL_I2S_MspInit+0xc4>)
 8000cb0:	f043 0304 	orr.w	r3, r3, #4
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4b16      	ldr	r3, [pc, #88]	; (8000d10 <HAL_I2S_MspInit+0xc4>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f003 0304 	and.w	r3, r3, #4
 8000cbe:	60bb      	str	r3, [r7, #8]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000cc2:	2310      	movs	r3, #16
 8000cc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cd2:	2306      	movs	r3, #6
 8000cd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000cd6:	f107 0314 	add.w	r3, r7, #20
 8000cda:	4619      	mov	r1, r3
 8000cdc:	480d      	ldr	r0, [pc, #52]	; (8000d14 <HAL_I2S_MspInit+0xc8>)
 8000cde:	f000 fb63 	bl	80013a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000ce2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cf4:	2306      	movs	r3, #6
 8000cf6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4806      	ldr	r0, [pc, #24]	; (8000d18 <HAL_I2S_MspInit+0xcc>)
 8000d00:	f000 fb52 	bl	80013a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000d04:	bf00      	nop
 8000d06:	3728      	adds	r7, #40	; 0x28
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40003c00 	.word	0x40003c00
 8000d10:	40023800 	.word	0x40023800
 8000d14:	40020000 	.word	0x40020000
 8000d18:	40020800 	.word	0x40020800

08000d1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08a      	sub	sp, #40	; 0x28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a19      	ldr	r2, [pc, #100]	; (8000da0 <HAL_SPI_MspInit+0x84>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d12b      	bne.n	8000d96 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	613b      	str	r3, [r7, #16]
 8000d42:	4b18      	ldr	r3, [pc, #96]	; (8000da4 <HAL_SPI_MspInit+0x88>)
 8000d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d46:	4a17      	ldr	r2, [pc, #92]	; (8000da4 <HAL_SPI_MspInit+0x88>)
 8000d48:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d4c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d4e:	4b15      	ldr	r3, [pc, #84]	; (8000da4 <HAL_SPI_MspInit+0x88>)
 8000d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d56:	613b      	str	r3, [r7, #16]
 8000d58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	4b11      	ldr	r3, [pc, #68]	; (8000da4 <HAL_SPI_MspInit+0x88>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	4a10      	ldr	r2, [pc, #64]	; (8000da4 <HAL_SPI_MspInit+0x88>)
 8000d64:	f043 0301 	orr.w	r3, r3, #1
 8000d68:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6a:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <HAL_SPI_MspInit+0x88>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000d76:	23e0      	movs	r3, #224	; 0xe0
 8000d78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d82:	2300      	movs	r3, #0
 8000d84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d86:	2305      	movs	r3, #5
 8000d88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8a:	f107 0314 	add.w	r3, r7, #20
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4805      	ldr	r0, [pc, #20]	; (8000da8 <HAL_SPI_MspInit+0x8c>)
 8000d92:	f000 fb09 	bl	80013a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000d96:	bf00      	nop
 8000d98:	3728      	adds	r7, #40	; 0x28
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40013000 	.word	0x40013000
 8000da4:	40023800 	.word	0x40023800
 8000da8:	40020000 	.word	0x40020000

08000dac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a0e      	ldr	r2, [pc, #56]	; (8000df4 <HAL_TIM_Base_MspInit+0x48>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d115      	bne.n	8000dea <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	4b0d      	ldr	r3, [pc, #52]	; (8000df8 <HAL_TIM_Base_MspInit+0x4c>)
 8000dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dc6:	4a0c      	ldr	r2, [pc, #48]	; (8000df8 <HAL_TIM_Base_MspInit+0x4c>)
 8000dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dcc:	6453      	str	r3, [r2, #68]	; 0x44
 8000dce:	4b0a      	ldr	r3, [pc, #40]	; (8000df8 <HAL_TIM_Base_MspInit+0x4c>)
 8000dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2100      	movs	r1, #0
 8000dde:	2019      	movs	r0, #25
 8000de0:	f000 fa89 	bl	80012f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000de4:	2019      	movs	r0, #25
 8000de6:	f000 faa2 	bl	800132e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8000dea:	bf00      	nop
 8000dec:	3710      	adds	r7, #16
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40014400 	.word	0x40014400
 8000df8:	40023800 	.word	0x40023800

08000dfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	; 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1d      	ldr	r2, [pc, #116]	; (8000e90 <HAL_UART_MspInit+0x94>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d133      	bne.n	8000e86 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	4b1c      	ldr	r3, [pc, #112]	; (8000e94 <HAL_UART_MspInit+0x98>)
 8000e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e26:	4a1b      	ldr	r2, [pc, #108]	; (8000e94 <HAL_UART_MspInit+0x98>)
 8000e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e2e:	4b19      	ldr	r3, [pc, #100]	; (8000e94 <HAL_UART_MspInit+0x98>)
 8000e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	4b15      	ldr	r3, [pc, #84]	; (8000e94 <HAL_UART_MspInit+0x98>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	4a14      	ldr	r2, [pc, #80]	; (8000e94 <HAL_UART_MspInit+0x98>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	6313      	str	r3, [r2, #48]	; 0x30
 8000e4a:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <HAL_UART_MspInit+0x98>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e56:	230c      	movs	r3, #12
 8000e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e62:	2303      	movs	r3, #3
 8000e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e66:	2307      	movs	r3, #7
 8000e68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6a:	f107 0314 	add.w	r3, r7, #20
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4809      	ldr	r0, [pc, #36]	; (8000e98 <HAL_UART_MspInit+0x9c>)
 8000e72:	f000 fa99 	bl	80013a8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	2026      	movs	r0, #38	; 0x26
 8000e7c:	f000 fa3b 	bl	80012f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e80:	2026      	movs	r0, #38	; 0x26
 8000e82:	f000 fa54 	bl	800132e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e86:	bf00      	nop
 8000e88:	3728      	adds	r7, #40	; 0x28
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40004400 	.word	0x40004400
 8000e94:	40023800 	.word	0x40023800
 8000e98:	40020000 	.word	0x40020000

08000e9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ea0:	e7fe      	b.n	8000ea0 <NMI_Handler+0x4>

08000ea2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea6:	e7fe      	b.n	8000ea6 <HardFault_Handler+0x4>

08000ea8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eac:	e7fe      	b.n	8000eac <MemManage_Handler+0x4>

08000eae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eb2:	e7fe      	b.n	8000eb2 <BusFault_Handler+0x4>

08000eb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb8:	e7fe      	b.n	8000eb8 <UsageFault_Handler+0x4>

08000eba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ee8:	f000 f8e8 	bl	80010bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000ef4:	4802      	ldr	r0, [pc, #8]	; (8000f00 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ef6:	f003 fd42 	bl	800497e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000120 	.word	0x20000120

08000f04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f08:	4802      	ldr	r0, [pc, #8]	; (8000f14 <USART2_IRQHandler+0x10>)
 8000f0a:	f004 f805 	bl	8004f18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	2000021c 	.word	0x2000021c

08000f18 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000f1c:	4802      	ldr	r0, [pc, #8]	; (8000f28 <OTG_FS_IRQHandler+0x10>)
 8000f1e:	f000 fea1 	bl	8001c64 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20000680 	.word	0x20000680

08000f2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f34:	4a14      	ldr	r2, [pc, #80]	; (8000f88 <_sbrk+0x5c>)
 8000f36:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <_sbrk+0x60>)
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f40:	4b13      	ldr	r3, [pc, #76]	; (8000f90 <_sbrk+0x64>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d102      	bne.n	8000f4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <_sbrk+0x64>)
 8000f4a:	4a12      	ldr	r2, [pc, #72]	; (8000f94 <_sbrk+0x68>)
 8000f4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f4e:	4b10      	ldr	r3, [pc, #64]	; (8000f90 <_sbrk+0x64>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4413      	add	r3, r2
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d207      	bcs.n	8000f6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f5c:	f007 fedc 	bl	8008d18 <__errno>
 8000f60:	4602      	mov	r2, r0
 8000f62:	230c      	movs	r3, #12
 8000f64:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6a:	e009      	b.n	8000f80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f6c:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <_sbrk+0x64>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f72:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <_sbrk+0x64>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4413      	add	r3, r2
 8000f7a:	4a05      	ldr	r2, [pc, #20]	; (8000f90 <_sbrk+0x64>)
 8000f7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20020000 	.word	0x20020000
 8000f8c:	00000400 	.word	0x00000400
 8000f90:	200000b4 	.word	0x200000b4
 8000f94:	20000948 	.word	0x20000948

08000f98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f9c:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <SystemInit+0x28>)
 8000f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fa2:	4a07      	ldr	r2, [pc, #28]	; (8000fc0 <SystemInit+0x28>)
 8000fa4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fa8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fac:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <SystemInit+0x28>)
 8000fae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fb2:	609a      	str	r2, [r3, #8]
#endif
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ffc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000fc8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000fca:	e003      	b.n	8000fd4 <LoopCopyDataInit>

08000fcc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000fce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000fd0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000fd2:	3104      	adds	r1, #4

08000fd4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000fd4:	480b      	ldr	r0, [pc, #44]	; (8001004 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000fd6:	4b0c      	ldr	r3, [pc, #48]	; (8001008 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000fd8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000fda:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000fdc:	d3f6      	bcc.n	8000fcc <CopyDataInit>
  ldr  r2, =_sbss
 8000fde:	4a0b      	ldr	r2, [pc, #44]	; (800100c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000fe0:	e002      	b.n	8000fe8 <LoopFillZerobss>

08000fe2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000fe2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000fe4:	f842 3b04 	str.w	r3, [r2], #4

08000fe8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000fe8:	4b09      	ldr	r3, [pc, #36]	; (8001010 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000fea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000fec:	d3f9      	bcc.n	8000fe2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000fee:	f7ff ffd3 	bl	8000f98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ff2:	f007 fe97 	bl	8008d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ff6:	f7ff fae1 	bl	80005bc <main>
  bx  lr    
 8000ffa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ffc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001000:	08009648 	.word	0x08009648
  ldr  r0, =_sdata
 8001004:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001008:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 800100c:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8001010:	20000948 	.word	0x20000948

08001014 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001014:	e7fe      	b.n	8001014 <ADC_IRQHandler>
	...

08001018 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800101c:	4b0e      	ldr	r3, [pc, #56]	; (8001058 <HAL_Init+0x40>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a0d      	ldr	r2, [pc, #52]	; (8001058 <HAL_Init+0x40>)
 8001022:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001026:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001028:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <HAL_Init+0x40>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a0a      	ldr	r2, [pc, #40]	; (8001058 <HAL_Init+0x40>)
 800102e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001032:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001034:	4b08      	ldr	r3, [pc, #32]	; (8001058 <HAL_Init+0x40>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a07      	ldr	r2, [pc, #28]	; (8001058 <HAL_Init+0x40>)
 800103a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800103e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001040:	2003      	movs	r0, #3
 8001042:	f000 f94d 	bl	80012e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001046:	2000      	movs	r0, #0
 8001048:	f000 f808 	bl	800105c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800104c:	f7ff fd8e 	bl	8000b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	40023c00 	.word	0x40023c00

0800105c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <HAL_InitTick+0x54>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <HAL_InitTick+0x58>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4619      	mov	r1, r3
 800106e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001072:	fbb3 f3f1 	udiv	r3, r3, r1
 8001076:	fbb2 f3f3 	udiv	r3, r2, r3
 800107a:	4618      	mov	r0, r3
 800107c:	f000 f965 	bl	800134a <HAL_SYSTICK_Config>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e00e      	b.n	80010a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2b0f      	cmp	r3, #15
 800108e:	d80a      	bhi.n	80010a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001090:	2200      	movs	r2, #0
 8001092:	6879      	ldr	r1, [r7, #4]
 8001094:	f04f 30ff 	mov.w	r0, #4294967295
 8001098:	f000 f92d 	bl	80012f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800109c:	4a06      	ldr	r2, [pc, #24]	; (80010b8 <HAL_InitTick+0x5c>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	e000      	b.n	80010a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000000 	.word	0x20000000
 80010b4:	20000008 	.word	0x20000008
 80010b8:	20000004 	.word	0x20000004

080010bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010c0:	4b06      	ldr	r3, [pc, #24]	; (80010dc <HAL_IncTick+0x20>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	461a      	mov	r2, r3
 80010c6:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <HAL_IncTick+0x24>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4413      	add	r3, r2
 80010cc:	4a04      	ldr	r2, [pc, #16]	; (80010e0 <HAL_IncTick+0x24>)
 80010ce:	6013      	str	r3, [r2, #0]
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	20000008 	.word	0x20000008
 80010e0:	200002a4 	.word	0x200002a4

080010e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  return uwTick;
 80010e8:	4b03      	ldr	r3, [pc, #12]	; (80010f8 <HAL_GetTick+0x14>)
 80010ea:	681b      	ldr	r3, [r3, #0]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	200002a4 	.word	0x200002a4

080010fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001104:	f7ff ffee 	bl	80010e4 <HAL_GetTick>
 8001108:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001114:	d005      	beq.n	8001122 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <HAL_Delay+0x40>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	461a      	mov	r2, r3
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	4413      	add	r3, r2
 8001120:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001122:	bf00      	nop
 8001124:	f7ff ffde 	bl	80010e4 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	429a      	cmp	r2, r3
 8001132:	d8f7      	bhi.n	8001124 <HAL_Delay+0x28>
  {
  }
}
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000008 	.word	0x20000008

08001140 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <__NVIC_SetPriorityGrouping+0x44>)
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800115c:	4013      	ands	r3, r2
 800115e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001168:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800116c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001172:	4a04      	ldr	r2, [pc, #16]	; (8001184 <__NVIC_SetPriorityGrouping+0x44>)
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	60d3      	str	r3, [r2, #12]
}
 8001178:	bf00      	nop
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800118c:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <__NVIC_GetPriorityGrouping+0x18>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	0a1b      	lsrs	r3, r3, #8
 8001192:	f003 0307 	and.w	r3, r3, #7
}
 8001196:	4618      	mov	r0, r3
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	db0b      	blt.n	80011ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	f003 021f 	and.w	r2, r3, #31
 80011bc:	4907      	ldr	r1, [pc, #28]	; (80011dc <__NVIC_EnableIRQ+0x38>)
 80011be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c2:	095b      	lsrs	r3, r3, #5
 80011c4:	2001      	movs	r0, #1
 80011c6:	fa00 f202 	lsl.w	r2, r0, r2
 80011ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	e000e100 	.word	0xe000e100

080011e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	6039      	str	r1, [r7, #0]
 80011ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db0a      	blt.n	800120a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	490c      	ldr	r1, [pc, #48]	; (800122c <__NVIC_SetPriority+0x4c>)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	0112      	lsls	r2, r2, #4
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	440b      	add	r3, r1
 8001204:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001208:	e00a      	b.n	8001220 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4908      	ldr	r1, [pc, #32]	; (8001230 <__NVIC_SetPriority+0x50>)
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	f003 030f 	and.w	r3, r3, #15
 8001216:	3b04      	subs	r3, #4
 8001218:	0112      	lsls	r2, r2, #4
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	440b      	add	r3, r1
 800121e:	761a      	strb	r2, [r3, #24]
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr
 800122c:	e000e100 	.word	0xe000e100
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001234:	b480      	push	{r7}
 8001236:	b089      	sub	sp, #36	; 0x24
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	f1c3 0307 	rsb	r3, r3, #7
 800124e:	2b04      	cmp	r3, #4
 8001250:	bf28      	it	cs
 8001252:	2304      	movcs	r3, #4
 8001254:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	3304      	adds	r3, #4
 800125a:	2b06      	cmp	r3, #6
 800125c:	d902      	bls.n	8001264 <NVIC_EncodePriority+0x30>
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	3b03      	subs	r3, #3
 8001262:	e000      	b.n	8001266 <NVIC_EncodePriority+0x32>
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001268:	f04f 32ff 	mov.w	r2, #4294967295
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	43da      	mvns	r2, r3
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	401a      	ands	r2, r3
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800127c:	f04f 31ff 	mov.w	r1, #4294967295
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	fa01 f303 	lsl.w	r3, r1, r3
 8001286:	43d9      	mvns	r1, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800128c:	4313      	orrs	r3, r2
         );
}
 800128e:	4618      	mov	r0, r3
 8001290:	3724      	adds	r7, #36	; 0x24
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
	...

0800129c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	3b01      	subs	r3, #1
 80012a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012ac:	d301      	bcc.n	80012b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ae:	2301      	movs	r3, #1
 80012b0:	e00f      	b.n	80012d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012b2:	4a0a      	ldr	r2, [pc, #40]	; (80012dc <SysTick_Config+0x40>)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3b01      	subs	r3, #1
 80012b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ba:	210f      	movs	r1, #15
 80012bc:	f04f 30ff 	mov.w	r0, #4294967295
 80012c0:	f7ff ff8e 	bl	80011e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c4:	4b05      	ldr	r3, [pc, #20]	; (80012dc <SysTick_Config+0x40>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ca:	4b04      	ldr	r3, [pc, #16]	; (80012dc <SysTick_Config+0x40>)
 80012cc:	2207      	movs	r2, #7
 80012ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	e000e010 	.word	0xe000e010

080012e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff ff29 	bl	8001140 <__NVIC_SetPriorityGrouping>
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b086      	sub	sp, #24
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	4603      	mov	r3, r0
 80012fe:	60b9      	str	r1, [r7, #8]
 8001300:	607a      	str	r2, [r7, #4]
 8001302:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001304:	2300      	movs	r3, #0
 8001306:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001308:	f7ff ff3e 	bl	8001188 <__NVIC_GetPriorityGrouping>
 800130c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	68b9      	ldr	r1, [r7, #8]
 8001312:	6978      	ldr	r0, [r7, #20]
 8001314:	f7ff ff8e 	bl	8001234 <NVIC_EncodePriority>
 8001318:	4602      	mov	r2, r0
 800131a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800131e:	4611      	mov	r1, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ff5d 	bl	80011e0 <__NVIC_SetPriority>
}
 8001326:	bf00      	nop
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	4603      	mov	r3, r0
 8001336:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff ff31 	bl	80011a4 <__NVIC_EnableIRQ>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff ffa2 	bl	800129c <SysTick_Config>
 8001358:	4603      	mov	r3, r0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d004      	beq.n	8001380 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2280      	movs	r2, #128	; 0x80
 800137a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e00c      	b.n	800139a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2205      	movs	r2, #5
 8001384:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f022 0201 	bic.w	r2, r2, #1
 8001396:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
	...

080013a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b089      	sub	sp, #36	; 0x24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013b6:	2300      	movs	r3, #0
 80013b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013be:	2300      	movs	r3, #0
 80013c0:	61fb      	str	r3, [r7, #28]
 80013c2:	e16b      	b.n	800169c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013c4:	2201      	movs	r2, #1
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	697a      	ldr	r2, [r7, #20]
 80013d4:	4013      	ands	r3, r2
 80013d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	429a      	cmp	r2, r3
 80013de:	f040 815a 	bne.w	8001696 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d00b      	beq.n	8001402 <HAL_GPIO_Init+0x5a>
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d007      	beq.n	8001402 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013f6:	2b11      	cmp	r3, #17
 80013f8:	d003      	beq.n	8001402 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	2b12      	cmp	r3, #18
 8001400:	d130      	bne.n	8001464 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	2203      	movs	r2, #3
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	43db      	mvns	r3, r3
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	4013      	ands	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	68da      	ldr	r2, [r3, #12]
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	69ba      	ldr	r2, [r7, #24]
 8001428:	4313      	orrs	r3, r2
 800142a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001438:	2201      	movs	r2, #1
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	43db      	mvns	r3, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4013      	ands	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	091b      	lsrs	r3, r3, #4
 800144e:	f003 0201 	and.w	r2, r3, #1
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4313      	orrs	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	69ba      	ldr	r2, [r7, #24]
 8001462:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	2203      	movs	r2, #3
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	43db      	mvns	r3, r3
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	4013      	ands	r3, r2
 800147a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	689a      	ldr	r2, [r3, #8]
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	4313      	orrs	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d003      	beq.n	80014a4 <HAL_GPIO_Init+0xfc>
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2b12      	cmp	r3, #18
 80014a2:	d123      	bne.n	80014ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	08da      	lsrs	r2, r3, #3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3208      	adds	r2, #8
 80014ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	f003 0307 	and.w	r3, r3, #7
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	220f      	movs	r2, #15
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	43db      	mvns	r3, r3
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	4013      	ands	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	691a      	ldr	r2, [r3, #16]
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	f003 0307 	and.w	r3, r3, #7
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	fa02 f303 	lsl.w	r3, r2, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4313      	orrs	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	08da      	lsrs	r2, r3, #3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	3208      	adds	r2, #8
 80014e6:	69b9      	ldr	r1, [r7, #24]
 80014e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	2203      	movs	r2, #3
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	43db      	mvns	r3, r3
 80014fe:	69ba      	ldr	r2, [r7, #24]
 8001500:	4013      	ands	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 0203 	and.w	r2, r3, #3
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	4313      	orrs	r3, r2
 8001518:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001528:	2b00      	cmp	r3, #0
 800152a:	f000 80b4 	beq.w	8001696 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	4b5f      	ldr	r3, [pc, #380]	; (80016b0 <HAL_GPIO_Init+0x308>)
 8001534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001536:	4a5e      	ldr	r2, [pc, #376]	; (80016b0 <HAL_GPIO_Init+0x308>)
 8001538:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800153c:	6453      	str	r3, [r2, #68]	; 0x44
 800153e:	4b5c      	ldr	r3, [pc, #368]	; (80016b0 <HAL_GPIO_Init+0x308>)
 8001540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001542:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800154a:	4a5a      	ldr	r2, [pc, #360]	; (80016b4 <HAL_GPIO_Init+0x30c>)
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	089b      	lsrs	r3, r3, #2
 8001550:	3302      	adds	r3, #2
 8001552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001556:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	f003 0303 	and.w	r3, r3, #3
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	220f      	movs	r2, #15
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	43db      	mvns	r3, r3
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	4013      	ands	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a51      	ldr	r2, [pc, #324]	; (80016b8 <HAL_GPIO_Init+0x310>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d02b      	beq.n	80015ce <HAL_GPIO_Init+0x226>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a50      	ldr	r2, [pc, #320]	; (80016bc <HAL_GPIO_Init+0x314>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d025      	beq.n	80015ca <HAL_GPIO_Init+0x222>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a4f      	ldr	r2, [pc, #316]	; (80016c0 <HAL_GPIO_Init+0x318>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d01f      	beq.n	80015c6 <HAL_GPIO_Init+0x21e>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a4e      	ldr	r2, [pc, #312]	; (80016c4 <HAL_GPIO_Init+0x31c>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d019      	beq.n	80015c2 <HAL_GPIO_Init+0x21a>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a4d      	ldr	r2, [pc, #308]	; (80016c8 <HAL_GPIO_Init+0x320>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d013      	beq.n	80015be <HAL_GPIO_Init+0x216>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a4c      	ldr	r2, [pc, #304]	; (80016cc <HAL_GPIO_Init+0x324>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d00d      	beq.n	80015ba <HAL_GPIO_Init+0x212>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a4b      	ldr	r2, [pc, #300]	; (80016d0 <HAL_GPIO_Init+0x328>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d007      	beq.n	80015b6 <HAL_GPIO_Init+0x20e>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a4a      	ldr	r2, [pc, #296]	; (80016d4 <HAL_GPIO_Init+0x32c>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d101      	bne.n	80015b2 <HAL_GPIO_Init+0x20a>
 80015ae:	2307      	movs	r3, #7
 80015b0:	e00e      	b.n	80015d0 <HAL_GPIO_Init+0x228>
 80015b2:	2308      	movs	r3, #8
 80015b4:	e00c      	b.n	80015d0 <HAL_GPIO_Init+0x228>
 80015b6:	2306      	movs	r3, #6
 80015b8:	e00a      	b.n	80015d0 <HAL_GPIO_Init+0x228>
 80015ba:	2305      	movs	r3, #5
 80015bc:	e008      	b.n	80015d0 <HAL_GPIO_Init+0x228>
 80015be:	2304      	movs	r3, #4
 80015c0:	e006      	b.n	80015d0 <HAL_GPIO_Init+0x228>
 80015c2:	2303      	movs	r3, #3
 80015c4:	e004      	b.n	80015d0 <HAL_GPIO_Init+0x228>
 80015c6:	2302      	movs	r3, #2
 80015c8:	e002      	b.n	80015d0 <HAL_GPIO_Init+0x228>
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <HAL_GPIO_Init+0x228>
 80015ce:	2300      	movs	r3, #0
 80015d0:	69fa      	ldr	r2, [r7, #28]
 80015d2:	f002 0203 	and.w	r2, r2, #3
 80015d6:	0092      	lsls	r2, r2, #2
 80015d8:	4093      	lsls	r3, r2
 80015da:	69ba      	ldr	r2, [r7, #24]
 80015dc:	4313      	orrs	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015e0:	4934      	ldr	r1, [pc, #208]	; (80016b4 <HAL_GPIO_Init+0x30c>)
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	089b      	lsrs	r3, r3, #2
 80015e6:	3302      	adds	r3, #2
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015ee:	4b3a      	ldr	r3, [pc, #232]	; (80016d8 <HAL_GPIO_Init+0x330>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	43db      	mvns	r3, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4013      	ands	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d003      	beq.n	8001612 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	4313      	orrs	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001612:	4a31      	ldr	r2, [pc, #196]	; (80016d8 <HAL_GPIO_Init+0x330>)
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001618:	4b2f      	ldr	r3, [pc, #188]	; (80016d8 <HAL_GPIO_Init+0x330>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	43db      	mvns	r3, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d003      	beq.n	800163c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	4313      	orrs	r3, r2
 800163a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800163c:	4a26      	ldr	r2, [pc, #152]	; (80016d8 <HAL_GPIO_Init+0x330>)
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001642:	4b25      	ldr	r3, [pc, #148]	; (80016d8 <HAL_GPIO_Init+0x330>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	43db      	mvns	r3, r3
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	4013      	ands	r3, r2
 8001650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d003      	beq.n	8001666 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	4313      	orrs	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001666:	4a1c      	ldr	r2, [pc, #112]	; (80016d8 <HAL_GPIO_Init+0x330>)
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800166c:	4b1a      	ldr	r3, [pc, #104]	; (80016d8 <HAL_GPIO_Init+0x330>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	43db      	mvns	r3, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4013      	ands	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	4313      	orrs	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001690:	4a11      	ldr	r2, [pc, #68]	; (80016d8 <HAL_GPIO_Init+0x330>)
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3301      	adds	r3, #1
 800169a:	61fb      	str	r3, [r7, #28]
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	2b0f      	cmp	r3, #15
 80016a0:	f67f ae90 	bls.w	80013c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016a4:	bf00      	nop
 80016a6:	3724      	adds	r7, #36	; 0x24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40013800 	.word	0x40013800
 80016b8:	40020000 	.word	0x40020000
 80016bc:	40020400 	.word	0x40020400
 80016c0:	40020800 	.word	0x40020800
 80016c4:	40020c00 	.word	0x40020c00
 80016c8:	40021000 	.word	0x40021000
 80016cc:	40021400 	.word	0x40021400
 80016d0:	40021800 	.word	0x40021800
 80016d4:	40021c00 	.word	0x40021c00
 80016d8:	40013c00 	.word	0x40013c00

080016dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	460b      	mov	r3, r1
 80016e6:	807b      	strh	r3, [r7, #2]
 80016e8:	4613      	mov	r3, r2
 80016ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016ec:	787b      	ldrb	r3, [r7, #1]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016f2:	887a      	ldrh	r2, [r7, #2]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016f8:	e003      	b.n	8001702 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016fa:	887b      	ldrh	r3, [r7, #2]
 80016fc:	041a      	lsls	r2, r3, #16
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	619a      	str	r2, [r3, #24]
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800170e:	b480      	push	{r7}
 8001710:	b083      	sub	sp, #12
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	460b      	mov	r3, r1
 8001718:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	695a      	ldr	r2, [r3, #20]
 800171e:	887b      	ldrh	r3, [r7, #2]
 8001720:	401a      	ands	r2, r3
 8001722:	887b      	ldrh	r3, [r7, #2]
 8001724:	429a      	cmp	r2, r3
 8001726:	d104      	bne.n	8001732 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001728:	887b      	ldrh	r3, [r7, #2]
 800172a:	041a      	lsls	r2, r3, #16
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001730:	e002      	b.n	8001738 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001732:	887a      	ldrh	r2, [r7, #2]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	619a      	str	r2, [r3, #24]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001746:	b08f      	sub	sp, #60	; 0x3c
 8001748:	af0a      	add	r7, sp, #40	; 0x28
 800174a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d101      	bne.n	8001756 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e054      	b.n	8001800 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b00      	cmp	r3, #0
 8001766:	d106      	bne.n	8001776 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2200      	movs	r2, #0
 800176c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f007 f827 	bl	80087c4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2203      	movs	r2, #3
 800177a:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001786:	2b00      	cmp	r3, #0
 8001788:	d102      	bne.n	8001790 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f004 f9e3 	bl	8005b60 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	687e      	ldr	r6, [r7, #4]
 80017a2:	466d      	mov	r5, sp
 80017a4:	f106 0410 	add.w	r4, r6, #16
 80017a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017b0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017b4:	e885 0003 	stmia.w	r5, {r0, r1}
 80017b8:	1d33      	adds	r3, r6, #4
 80017ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017bc:	6838      	ldr	r0, [r7, #0]
 80017be:	f004 f95d 	bl	8005a7c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2101      	movs	r1, #1
 80017c8:	4618      	mov	r0, r3
 80017ca:	f004 f9da 	bl	8005b82 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	603b      	str	r3, [r7, #0]
 80017d4:	687e      	ldr	r6, [r7, #4]
 80017d6:	466d      	mov	r5, sp
 80017d8:	f106 0410 	add.w	r4, r6, #16
 80017dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80017ec:	1d33      	adds	r3, r6, #4
 80017ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017f0:	6838      	ldr	r0, [r7, #0]
 80017f2:	f004 faed 	bl	8005dd0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2201      	movs	r2, #1
 80017fa:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001808 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001808:	b590      	push	{r4, r7, lr}
 800180a:	b089      	sub	sp, #36	; 0x24
 800180c:	af04      	add	r7, sp, #16
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	4608      	mov	r0, r1
 8001812:	4611      	mov	r1, r2
 8001814:	461a      	mov	r2, r3
 8001816:	4603      	mov	r3, r0
 8001818:	70fb      	strb	r3, [r7, #3]
 800181a:	460b      	mov	r3, r1
 800181c:	70bb      	strb	r3, [r7, #2]
 800181e:	4613      	mov	r3, r2
 8001820:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001828:	2b01      	cmp	r3, #1
 800182a:	d101      	bne.n	8001830 <HAL_HCD_HC_Init+0x28>
 800182c:	2302      	movs	r3, #2
 800182e:	e07f      	b.n	8001930 <HAL_HCD_HC_Init+0x128>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8001838:	78fa      	ldrb	r2, [r7, #3]
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	440b      	add	r3, r1
 8001846:	333d      	adds	r3, #61	; 0x3d
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800184c:	78fa      	ldrb	r2, [r7, #3]
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	4613      	mov	r3, r2
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	4413      	add	r3, r2
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	440b      	add	r3, r1
 800185a:	3338      	adds	r3, #56	; 0x38
 800185c:	787a      	ldrb	r2, [r7, #1]
 800185e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001860:	78fa      	ldrb	r2, [r7, #3]
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	4613      	mov	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4413      	add	r3, r2
 800186a:	00db      	lsls	r3, r3, #3
 800186c:	440b      	add	r3, r1
 800186e:	3340      	adds	r3, #64	; 0x40
 8001870:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001872:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001874:	78fa      	ldrb	r2, [r7, #3]
 8001876:	6879      	ldr	r1, [r7, #4]
 8001878:	4613      	mov	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	4413      	add	r3, r2
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	440b      	add	r3, r1
 8001882:	3339      	adds	r3, #57	; 0x39
 8001884:	78fa      	ldrb	r2, [r7, #3]
 8001886:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001888:	78fa      	ldrb	r2, [r7, #3]
 800188a:	6879      	ldr	r1, [r7, #4]
 800188c:	4613      	mov	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	440b      	add	r3, r1
 8001896:	333f      	adds	r3, #63	; 0x3f
 8001898:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800189c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800189e:	78fa      	ldrb	r2, [r7, #3]
 80018a0:	78bb      	ldrb	r3, [r7, #2]
 80018a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018a6:	b2d8      	uxtb	r0, r3
 80018a8:	6879      	ldr	r1, [r7, #4]
 80018aa:	4613      	mov	r3, r2
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	4413      	add	r3, r2
 80018b0:	00db      	lsls	r3, r3, #3
 80018b2:	440b      	add	r3, r1
 80018b4:	333a      	adds	r3, #58	; 0x3a
 80018b6:	4602      	mov	r2, r0
 80018b8:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80018ba:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	da0a      	bge.n	80018d8 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80018c2:	78fa      	ldrb	r2, [r7, #3]
 80018c4:	6879      	ldr	r1, [r7, #4]
 80018c6:	4613      	mov	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4413      	add	r3, r2
 80018cc:	00db      	lsls	r3, r3, #3
 80018ce:	440b      	add	r3, r1
 80018d0:	333b      	adds	r3, #59	; 0x3b
 80018d2:	2201      	movs	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
 80018d6:	e009      	b.n	80018ec <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80018d8:	78fa      	ldrb	r2, [r7, #3]
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	4613      	mov	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	4413      	add	r3, r2
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	440b      	add	r3, r1
 80018e6:	333b      	adds	r3, #59	; 0x3b
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80018ec:	78fa      	ldrb	r2, [r7, #3]
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	4613      	mov	r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	440b      	add	r3, r1
 80018fa:	333c      	adds	r3, #60	; 0x3c
 80018fc:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001900:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6818      	ldr	r0, [r3, #0]
 8001906:	787c      	ldrb	r4, [r7, #1]
 8001908:	78ba      	ldrb	r2, [r7, #2]
 800190a:	78f9      	ldrb	r1, [r7, #3]
 800190c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800190e:	9302      	str	r3, [sp, #8]
 8001910:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001914:	9301      	str	r3, [sp, #4]
 8001916:	f897 3020 	ldrb.w	r3, [r7, #32]
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	4623      	mov	r3, r4
 800191e:	f004 fbd9 	bl	80060d4 <USB_HC_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800192e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001930:	4618      	mov	r0, r3
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	bd90      	pop	{r4, r7, pc}

08001938 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	460b      	mov	r3, r1
 8001942:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001944:	2300      	movs	r3, #0
 8001946:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800194e:	2b01      	cmp	r3, #1
 8001950:	d101      	bne.n	8001956 <HAL_HCD_HC_Halt+0x1e>
 8001952:	2302      	movs	r3, #2
 8001954:	e00f      	b.n	8001976 <HAL_HCD_HC_Halt+0x3e>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2201      	movs	r2, #1
 800195a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	78fa      	ldrb	r2, [r7, #3]
 8001964:	4611      	mov	r1, r2
 8001966:	4618      	mov	r0, r3
 8001968:	f004 fe15 	bl	8006596 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8001974:	7bfb      	ldrb	r3, [r7, #15]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	4608      	mov	r0, r1
 800198a:	4611      	mov	r1, r2
 800198c:	461a      	mov	r2, r3
 800198e:	4603      	mov	r3, r0
 8001990:	70fb      	strb	r3, [r7, #3]
 8001992:	460b      	mov	r3, r1
 8001994:	70bb      	strb	r3, [r7, #2]
 8001996:	4613      	mov	r3, r2
 8001998:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800199a:	78fa      	ldrb	r2, [r7, #3]
 800199c:	6879      	ldr	r1, [r7, #4]
 800199e:	4613      	mov	r3, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	4413      	add	r3, r2
 80019a4:	00db      	lsls	r3, r3, #3
 80019a6:	440b      	add	r3, r1
 80019a8:	333b      	adds	r3, #59	; 0x3b
 80019aa:	78ba      	ldrb	r2, [r7, #2]
 80019ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80019ae:	78fa      	ldrb	r2, [r7, #3]
 80019b0:	6879      	ldr	r1, [r7, #4]
 80019b2:	4613      	mov	r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	4413      	add	r3, r2
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	440b      	add	r3, r1
 80019bc:	333f      	adds	r3, #63	; 0x3f
 80019be:	787a      	ldrb	r2, [r7, #1]
 80019c0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80019c2:	7c3b      	ldrb	r3, [r7, #16]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d114      	bne.n	80019f2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80019c8:	78fa      	ldrb	r2, [r7, #3]
 80019ca:	6879      	ldr	r1, [r7, #4]
 80019cc:	4613      	mov	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	4413      	add	r3, r2
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	440b      	add	r3, r1
 80019d6:	3342      	adds	r3, #66	; 0x42
 80019d8:	2203      	movs	r2, #3
 80019da:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80019dc:	78fa      	ldrb	r2, [r7, #3]
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	4613      	mov	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	4413      	add	r3, r2
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	440b      	add	r3, r1
 80019ea:	333d      	adds	r3, #61	; 0x3d
 80019ec:	7f3a      	ldrb	r2, [r7, #28]
 80019ee:	701a      	strb	r2, [r3, #0]
 80019f0:	e009      	b.n	8001a06 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019f2:	78fa      	ldrb	r2, [r7, #3]
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	440b      	add	r3, r1
 8001a00:	3342      	adds	r3, #66	; 0x42
 8001a02:	2202      	movs	r2, #2
 8001a04:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001a06:	787b      	ldrb	r3, [r7, #1]
 8001a08:	2b03      	cmp	r3, #3
 8001a0a:	f200 80d6 	bhi.w	8001bba <HAL_HCD_HC_SubmitRequest+0x23a>
 8001a0e:	a201      	add	r2, pc, #4	; (adr r2, 8001a14 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a14:	08001a25 	.word	0x08001a25
 8001a18:	08001ba5 	.word	0x08001ba5
 8001a1c:	08001a91 	.word	0x08001a91
 8001a20:	08001b1b 	.word	0x08001b1b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001a24:	7c3b      	ldrb	r3, [r7, #16]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	f040 80c9 	bne.w	8001bbe <HAL_HCD_HC_SubmitRequest+0x23e>
 8001a2c:	78bb      	ldrb	r3, [r7, #2]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f040 80c5 	bne.w	8001bbe <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8001a34:	8b3b      	ldrh	r3, [r7, #24]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d109      	bne.n	8001a4e <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001a3a:	78fa      	ldrb	r2, [r7, #3]
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	4413      	add	r3, r2
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	440b      	add	r3, r1
 8001a48:	3351      	adds	r3, #81	; 0x51
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a4e:	78fa      	ldrb	r2, [r7, #3]
 8001a50:	6879      	ldr	r1, [r7, #4]
 8001a52:	4613      	mov	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	4413      	add	r3, r2
 8001a58:	00db      	lsls	r3, r3, #3
 8001a5a:	440b      	add	r3, r1
 8001a5c:	3351      	adds	r3, #81	; 0x51
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10a      	bne.n	8001a7a <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a64:	78fa      	ldrb	r2, [r7, #3]
 8001a66:	6879      	ldr	r1, [r7, #4]
 8001a68:	4613      	mov	r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	4413      	add	r3, r2
 8001a6e:	00db      	lsls	r3, r3, #3
 8001a70:	440b      	add	r3, r1
 8001a72:	3342      	adds	r3, #66	; 0x42
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001a78:	e0a1      	b.n	8001bbe <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a7a:	78fa      	ldrb	r2, [r7, #3]
 8001a7c:	6879      	ldr	r1, [r7, #4]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4413      	add	r3, r2
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	440b      	add	r3, r1
 8001a88:	3342      	adds	r3, #66	; 0x42
 8001a8a:	2202      	movs	r2, #2
 8001a8c:	701a      	strb	r2, [r3, #0]
      break;
 8001a8e:	e096      	b.n	8001bbe <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001a90:	78bb      	ldrb	r3, [r7, #2]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d120      	bne.n	8001ad8 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a96:	78fa      	ldrb	r2, [r7, #3]
 8001a98:	6879      	ldr	r1, [r7, #4]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	440b      	add	r3, r1
 8001aa4:	3351      	adds	r3, #81	; 0x51
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d10a      	bne.n	8001ac2 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aac:	78fa      	ldrb	r2, [r7, #3]
 8001aae:	6879      	ldr	r1, [r7, #4]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	440b      	add	r3, r1
 8001aba:	3342      	adds	r3, #66	; 0x42
 8001abc:	2200      	movs	r2, #0
 8001abe:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001ac0:	e07e      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ac2:	78fa      	ldrb	r2, [r7, #3]
 8001ac4:	6879      	ldr	r1, [r7, #4]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	4413      	add	r3, r2
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	440b      	add	r3, r1
 8001ad0:	3342      	adds	r3, #66	; 0x42
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	701a      	strb	r2, [r3, #0]
      break;
 8001ad6:	e073      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001ad8:	78fa      	ldrb	r2, [r7, #3]
 8001ada:	6879      	ldr	r1, [r7, #4]
 8001adc:	4613      	mov	r3, r2
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	4413      	add	r3, r2
 8001ae2:	00db      	lsls	r3, r3, #3
 8001ae4:	440b      	add	r3, r1
 8001ae6:	3350      	adds	r3, #80	; 0x50
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d10a      	bne.n	8001b04 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aee:	78fa      	ldrb	r2, [r7, #3]
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	4613      	mov	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	4413      	add	r3, r2
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	440b      	add	r3, r1
 8001afc:	3342      	adds	r3, #66	; 0x42
 8001afe:	2200      	movs	r2, #0
 8001b00:	701a      	strb	r2, [r3, #0]
      break;
 8001b02:	e05d      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b04:	78fa      	ldrb	r2, [r7, #3]
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	4413      	add	r3, r2
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	440b      	add	r3, r1
 8001b12:	3342      	adds	r3, #66	; 0x42
 8001b14:	2202      	movs	r2, #2
 8001b16:	701a      	strb	r2, [r3, #0]
      break;
 8001b18:	e052      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001b1a:	78bb      	ldrb	r3, [r7, #2]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d120      	bne.n	8001b62 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b20:	78fa      	ldrb	r2, [r7, #3]
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	4613      	mov	r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	4413      	add	r3, r2
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	440b      	add	r3, r1
 8001b2e:	3351      	adds	r3, #81	; 0x51
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d10a      	bne.n	8001b4c <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b36:	78fa      	ldrb	r2, [r7, #3]
 8001b38:	6879      	ldr	r1, [r7, #4]
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	4413      	add	r3, r2
 8001b40:	00db      	lsls	r3, r3, #3
 8001b42:	440b      	add	r3, r1
 8001b44:	3342      	adds	r3, #66	; 0x42
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001b4a:	e039      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b4c:	78fa      	ldrb	r2, [r7, #3]
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	4613      	mov	r3, r2
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	4413      	add	r3, r2
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	440b      	add	r3, r1
 8001b5a:	3342      	adds	r3, #66	; 0x42
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	701a      	strb	r2, [r3, #0]
      break;
 8001b60:	e02e      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001b62:	78fa      	ldrb	r2, [r7, #3]
 8001b64:	6879      	ldr	r1, [r7, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	00db      	lsls	r3, r3, #3
 8001b6e:	440b      	add	r3, r1
 8001b70:	3350      	adds	r3, #80	; 0x50
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d10a      	bne.n	8001b8e <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b78:	78fa      	ldrb	r2, [r7, #3]
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4413      	add	r3, r2
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	440b      	add	r3, r1
 8001b86:	3342      	adds	r3, #66	; 0x42
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
      break;
 8001b8c:	e018      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b8e:	78fa      	ldrb	r2, [r7, #3]
 8001b90:	6879      	ldr	r1, [r7, #4]
 8001b92:	4613      	mov	r3, r2
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	4413      	add	r3, r2
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	440b      	add	r3, r1
 8001b9c:	3342      	adds	r3, #66	; 0x42
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	701a      	strb	r2, [r3, #0]
      break;
 8001ba2:	e00d      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ba4:	78fa      	ldrb	r2, [r7, #3]
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4413      	add	r3, r2
 8001bae:	00db      	lsls	r3, r3, #3
 8001bb0:	440b      	add	r3, r1
 8001bb2:	3342      	adds	r3, #66	; 0x42
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]
      break;
 8001bb8:	e002      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8001bba:	bf00      	nop
 8001bbc:	e000      	b.n	8001bc0 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8001bbe:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001bc0:	78fa      	ldrb	r2, [r7, #3]
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	4413      	add	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	440b      	add	r3, r1
 8001bce:	3344      	adds	r3, #68	; 0x44
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001bd4:	78fa      	ldrb	r2, [r7, #3]
 8001bd6:	8b39      	ldrh	r1, [r7, #24]
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	4403      	add	r3, r0
 8001be4:	3348      	adds	r3, #72	; 0x48
 8001be6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001be8:	78fa      	ldrb	r2, [r7, #3]
 8001bea:	6879      	ldr	r1, [r7, #4]
 8001bec:	4613      	mov	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	440b      	add	r3, r1
 8001bf6:	335c      	adds	r3, #92	; 0x5c
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001bfc:	78fa      	ldrb	r2, [r7, #3]
 8001bfe:	6879      	ldr	r1, [r7, #4]
 8001c00:	4613      	mov	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	440b      	add	r3, r1
 8001c0a:	334c      	adds	r3, #76	; 0x4c
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001c10:	78fa      	ldrb	r2, [r7, #3]
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	4613      	mov	r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4413      	add	r3, r2
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	440b      	add	r3, r1
 8001c1e:	3339      	adds	r3, #57	; 0x39
 8001c20:	78fa      	ldrb	r2, [r7, #3]
 8001c22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001c24:	78fa      	ldrb	r2, [r7, #3]
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	440b      	add	r3, r1
 8001c32:	335d      	adds	r3, #93	; 0x5d
 8001c34:	2200      	movs	r2, #0
 8001c36:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6818      	ldr	r0, [r3, #0]
 8001c3c:	78fa      	ldrb	r2, [r7, #3]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	4413      	add	r3, r2
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	3338      	adds	r3, #56	; 0x38
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	18d1      	adds	r1, r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	461a      	mov	r2, r3
 8001c54:	f004 fb48 	bl	80062e8 <USB_HC_StartXfer>
 8001c58:	4603      	mov	r3, r0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop

08001c64 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f004 f865 	bl	8005d4a <USB_GetMode>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	f040 80ef 	bne.w	8001e66 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f004 f849 	bl	8005d24 <USB_ReadInterrupts>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f000 80e5 	beq.w	8001e64 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f004 f840 	bl	8005d24 <USB_ReadInterrupts>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001caa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001cae:	d104      	bne.n	8001cba <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001cb8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f004 f830 	bl	8005d24 <USB_ReadInterrupts>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001cce:	d104      	bne.n	8001cda <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001cd8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f004 f820 	bl	8005d24 <USB_ReadInterrupts>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001cea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001cee:	d104      	bne.n	8001cfa <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001cf8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f004 f810 	bl	8005d24 <USB_ReadInterrupts>
 8001d04:	4603      	mov	r3, r0
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d103      	bne.n	8001d16 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2202      	movs	r2, #2
 8001d14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f004 f802 	bl	8005d24 <USB_ReadInterrupts>
 8001d20:	4603      	mov	r3, r0
 8001d22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001d2a:	d115      	bne.n	8001d58 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001d34:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d108      	bne.n	8001d58 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f006 fdba 	bl	80088c0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2101      	movs	r1, #1
 8001d52:	4618      	mov	r0, r3
 8001d54:	f004 f8f8 	bl	8005f48 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f003 ffe1 	bl	8005d24 <USB_ReadInterrupts>
 8001d62:	4603      	mov	r3, r0
 8001d64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d6c:	d102      	bne.n	8001d74 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f001 f966 	bl	8003040 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f003 ffd3 	bl	8005d24 <USB_ReadInterrupts>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	f003 0308 	and.w	r3, r3, #8
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	d106      	bne.n	8001d96 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f006 fd7d 	bl	8008888 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2208      	movs	r2, #8
 8001d94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f003 ffc2 	bl	8005d24 <USB_ReadInterrupts>
 8001da0:	4603      	mov	r3, r0
 8001da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001daa:	d138      	bne.n	8001e1e <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f004 fbdf 	bl	8006574 <USB_HC_ReadInterrupt>
 8001db6:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	e025      	b.n	8001e0a <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	f003 030f 	and.w	r3, r3, #15
 8001dc4:	68ba      	ldr	r2, [r7, #8]
 8001dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d018      	beq.n	8001e04 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	015a      	lsls	r2, r3, #5
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	4413      	add	r3, r2
 8001dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001de4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001de8:	d106      	bne.n	8001df8 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	4619      	mov	r1, r3
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f000 f8cf 	bl	8001f94 <HCD_HC_IN_IRQHandler>
 8001df6:	e005      	b.n	8001e04 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 fcfd 	bl	80027fe <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	3301      	adds	r3, #1
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	697a      	ldr	r2, [r7, #20]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d3d4      	bcc.n	8001dbe <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f003 ff7e 	bl	8005d24 <USB_ReadInterrupts>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	2b10      	cmp	r3, #16
 8001e30:	d101      	bne.n	8001e36 <HAL_HCD_IRQHandler+0x1d2>
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_HCD_IRQHandler+0x1d4>
 8001e36:	2300      	movs	r3, #0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d014      	beq.n	8001e66 <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	699a      	ldr	r2, [r3, #24]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f022 0210 	bic.w	r2, r2, #16
 8001e4a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f001 f84b 	bl	8002ee8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	699a      	ldr	r2, [r3, #24]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f042 0210 	orr.w	r2, r2, #16
 8001e60:	619a      	str	r2, [r3, #24]
 8001e62:	e000      	b.n	8001e66 <HAL_HCD_IRQHandler+0x202>
      return;
 8001e64:	bf00      	nop
    }
  }
}
 8001e66:	3718      	adds	r7, #24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d101      	bne.n	8001e82 <HAL_HCD_Start+0x16>
 8001e7e:	2302      	movs	r3, #2
 8001e80:	e013      	b.n	8001eaa <HAL_HCD_Start+0x3e>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f003 fe55 	bl	8005b3e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2101      	movs	r1, #1
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f004 f8b8 	bl	8006010 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b082      	sub	sp, #8
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d101      	bne.n	8001ec8 <HAL_HCD_Stop+0x16>
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e00d      	b.n	8001ee4 <HAL_HCD_Stop+0x32>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f004 fc99 	bl	800680c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f004 f85f 	bl	8005fbc <USB_ResetPort>
 8001efe:	4603      	mov	r3, r0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	460b      	mov	r3, r1
 8001f12:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001f14:	78fa      	ldrb	r2, [r7, #3]
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	4413      	add	r3, r2
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	440b      	add	r3, r1
 8001f22:	335c      	adds	r3, #92	; 0x5c
 8001f24:	781b      	ldrb	r3, [r3, #0]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001f3e:	78fa      	ldrb	r2, [r7, #3]
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	4613      	mov	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4413      	add	r3, r2
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	440b      	add	r3, r1
 8001f4c:	334c      	adds	r3, #76	; 0x4c
 8001f4e:	681b      	ldr	r3, [r3, #0]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f004 f8a1 	bl	80060b0 <USB_GetCurrentFrame>
 8001f6e:	4603      	mov	r3, r0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f004 f87c 	bl	8006082 <USB_GetHostSpeed>
 8001f8a:	4603      	mov	r3, r0
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001faa:	78fb      	ldrb	r3, [r7, #3]
 8001fac:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	015a      	lsls	r2, r3, #5
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f003 0304 	and.w	r3, r3, #4
 8001fc0:	2b04      	cmp	r3, #4
 8001fc2:	d119      	bne.n	8001ff8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	015a      	lsls	r2, r3, #5
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4413      	add	r3, r2
 8001fcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	015a      	lsls	r2, r3, #5
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	4413      	add	r3, r2
 8001fde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	68fa      	ldr	r2, [r7, #12]
 8001fe6:	0151      	lsls	r1, r2, #5
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	440a      	add	r2, r1
 8001fec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ff0:	f043 0302 	orr.w	r3, r3, #2
 8001ff4:	60d3      	str	r3, [r2, #12]
 8001ff6:	e0ce      	b.n	8002196 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	015a      	lsls	r2, r3, #5
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	4413      	add	r3, r2
 8002000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800200a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800200e:	d12c      	bne.n	800206a <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	015a      	lsls	r2, r3, #5
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	4413      	add	r3, r2
 8002018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800201c:	461a      	mov	r2, r3
 800201e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002022:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	4613      	mov	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	440b      	add	r3, r1
 8002032:	335d      	adds	r3, #93	; 0x5d
 8002034:	2207      	movs	r2, #7
 8002036:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	015a      	lsls	r2, r3, #5
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	4413      	add	r3, r2
 8002040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	0151      	lsls	r1, r2, #5
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	440a      	add	r2, r1
 800204e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002052:	f043 0302 	orr.w	r3, r3, #2
 8002056:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68fa      	ldr	r2, [r7, #12]
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	4611      	mov	r1, r2
 8002062:	4618      	mov	r0, r3
 8002064:	f004 fa97 	bl	8006596 <USB_HC_Halt>
 8002068:	e095      	b.n	8002196 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	015a      	lsls	r2, r3, #5
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4413      	add	r3, r2
 8002072:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f003 0320 	and.w	r3, r3, #32
 800207c:	2b20      	cmp	r3, #32
 800207e:	d109      	bne.n	8002094 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	015a      	lsls	r2, r3, #5
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4413      	add	r3, r2
 8002088:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800208c:	461a      	mov	r2, r3
 800208e:	2320      	movs	r3, #32
 8002090:	6093      	str	r3, [r2, #8]
 8002092:	e080      	b.n	8002196 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	015a      	lsls	r2, r3, #5
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4413      	add	r3, r2
 800209c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f003 0308 	and.w	r3, r3, #8
 80020a6:	2b08      	cmp	r3, #8
 80020a8:	d134      	bne.n	8002114 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	015a      	lsls	r2, r3, #5
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4413      	add	r3, r2
 80020b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	0151      	lsls	r1, r2, #5
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	440a      	add	r2, r1
 80020c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020c4:	f043 0302 	orr.w	r3, r3, #2
 80020c8:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80020ca:	6879      	ldr	r1, [r7, #4]
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	4613      	mov	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	4413      	add	r3, r2
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	440b      	add	r3, r1
 80020d8:	335d      	adds	r3, #93	; 0x5d
 80020da:	2205      	movs	r2, #5
 80020dc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	015a      	lsls	r2, r3, #5
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	4413      	add	r3, r2
 80020e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ea:	461a      	mov	r2, r3
 80020ec:	2310      	movs	r3, #16
 80020ee:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	015a      	lsls	r2, r3, #5
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	4413      	add	r3, r2
 80020f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020fc:	461a      	mov	r2, r3
 80020fe:	2308      	movs	r3, #8
 8002100:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f004 fa42 	bl	8006596 <USB_HC_Halt>
 8002112:	e040      	b.n	8002196 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	015a      	lsls	r2, r3, #5
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	4413      	add	r3, r2
 800211c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002126:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800212a:	d134      	bne.n	8002196 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	015a      	lsls	r2, r3, #5
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	4413      	add	r3, r2
 8002134:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	0151      	lsls	r1, r2, #5
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	440a      	add	r2, r1
 8002142:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002146:	f043 0302 	orr.w	r3, r3, #2
 800214a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68fa      	ldr	r2, [r7, #12]
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	4611      	mov	r1, r2
 8002156:	4618      	mov	r0, r3
 8002158:	f004 fa1d 	bl	8006596 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	015a      	lsls	r2, r3, #5
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	4413      	add	r3, r2
 8002164:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002168:	461a      	mov	r2, r3
 800216a:	2310      	movs	r3, #16
 800216c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	440b      	add	r3, r1
 800217c:	335d      	adds	r3, #93	; 0x5d
 800217e:	2208      	movs	r2, #8
 8002180:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	015a      	lsls	r2, r3, #5
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	4413      	add	r3, r2
 800218a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800218e:	461a      	mov	r2, r3
 8002190:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002194:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	015a      	lsls	r2, r3, #5
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4413      	add	r3, r2
 800219e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021ac:	d122      	bne.n	80021f4 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	015a      	lsls	r2, r3, #5
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	4413      	add	r3, r2
 80021b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	0151      	lsls	r1, r2, #5
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	440a      	add	r2, r1
 80021c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	b2d2      	uxtb	r2, r2
 80021d6:	4611      	mov	r1, r2
 80021d8:	4618      	mov	r0, r3
 80021da:	f004 f9dc 	bl	8006596 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	015a      	lsls	r2, r3, #5
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	4413      	add	r3, r2
 80021e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021ea:	461a      	mov	r2, r3
 80021ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021f0:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80021f2:	e300      	b.n	80027f6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	015a      	lsls	r2, r3, #5
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	4413      	add	r3, r2
 80021fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b01      	cmp	r3, #1
 8002208:	f040 80fd 	bne.w	8002406 <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d01b      	beq.n	800224c <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	4613      	mov	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	440b      	add	r3, r1
 8002222:	3348      	adds	r3, #72	; 0x48
 8002224:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	0159      	lsls	r1, r3, #5
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	440b      	add	r3, r1
 800222e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002238:	1ad1      	subs	r1, r2, r3
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	4403      	add	r3, r0
 8002248:	334c      	adds	r3, #76	; 0x4c
 800224a:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	440b      	add	r3, r1
 800225a:	335d      	adds	r3, #93	; 0x5d
 800225c:	2201      	movs	r2, #1
 800225e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	00db      	lsls	r3, r3, #3
 800226c:	440b      	add	r3, r1
 800226e:	3358      	adds	r3, #88	; 0x58
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	015a      	lsls	r2, r3, #5
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	4413      	add	r3, r2
 800227c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002280:	461a      	mov	r2, r3
 8002282:	2301      	movs	r3, #1
 8002284:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4613      	mov	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	440b      	add	r3, r1
 8002294:	333f      	adds	r3, #63	; 0x3f
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d00a      	beq.n	80022b2 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	4613      	mov	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4413      	add	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	440b      	add	r3, r1
 80022aa:	333f      	adds	r3, #63	; 0x3f
 80022ac:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d121      	bne.n	80022f6 <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	015a      	lsls	r2, r3, #5
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	4413      	add	r3, r2
 80022ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	0151      	lsls	r1, r2, #5
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	440a      	add	r2, r1
 80022c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80022cc:	f043 0302 	orr.w	r3, r3, #2
 80022d0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	4611      	mov	r1, r2
 80022dc:	4618      	mov	r0, r3
 80022de:	f004 f95a 	bl	8006596 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	015a      	lsls	r2, r3, #5
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	4413      	add	r3, r2
 80022ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ee:	461a      	mov	r2, r3
 80022f0:	2310      	movs	r3, #16
 80022f2:	6093      	str	r3, [r2, #8]
 80022f4:	e070      	b.n	80023d8 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	4613      	mov	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	440b      	add	r3, r1
 8002304:	333f      	adds	r3, #63	; 0x3f
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b03      	cmp	r3, #3
 800230a:	d12a      	bne.n	8002362 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	015a      	lsls	r2, r3, #5
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	4413      	add	r3, r2
 8002314:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	0151      	lsls	r1, r2, #5
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	440a      	add	r2, r1
 8002322:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002326:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800232a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	4613      	mov	r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	4413      	add	r3, r2
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	440b      	add	r3, r1
 800233a:	335c      	adds	r3, #92	; 0x5c
 800233c:	2201      	movs	r2, #1
 800233e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	b2d8      	uxtb	r0, r3
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	4613      	mov	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	440b      	add	r3, r1
 8002352:	335c      	adds	r3, #92	; 0x5c
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	461a      	mov	r2, r3
 8002358:	4601      	mov	r1, r0
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f006 fabe 	bl	80088dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8002360:	e03a      	b.n	80023d8 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	4613      	mov	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	00db      	lsls	r3, r3, #3
 800236e:	440b      	add	r3, r1
 8002370:	333f      	adds	r3, #63	; 0x3f
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d12f      	bne.n	80023d8 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002378:	6879      	ldr	r1, [r7, #4]
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	4613      	mov	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	440b      	add	r3, r1
 8002386:	335c      	adds	r3, #92	; 0x5c
 8002388:	2201      	movs	r2, #1
 800238a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	4613      	mov	r3, r2
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	4413      	add	r3, r2
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	440b      	add	r3, r1
 800239a:	3350      	adds	r3, #80	; 0x50
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	f083 0301 	eor.w	r3, r3, #1
 80023a2:	b2d8      	uxtb	r0, r3
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	4613      	mov	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	440b      	add	r3, r1
 80023b2:	3350      	adds	r3, #80	; 0x50
 80023b4:	4602      	mov	r2, r0
 80023b6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	b2d8      	uxtb	r0, r3
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	4613      	mov	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	440b      	add	r3, r1
 80023ca:	335c      	adds	r3, #92	; 0x5c
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	4601      	mov	r1, r0
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f006 fa82 	bl	80088dc <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80023d8:	6879      	ldr	r1, [r7, #4]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	4613      	mov	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4413      	add	r3, r2
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	440b      	add	r3, r1
 80023e6:	3350      	adds	r3, #80	; 0x50
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	f083 0301 	eor.w	r3, r3, #1
 80023ee:	b2d8      	uxtb	r0, r3
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4613      	mov	r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	4413      	add	r3, r2
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	440b      	add	r3, r1
 80023fe:	3350      	adds	r3, #80	; 0x50
 8002400:	4602      	mov	r2, r0
 8002402:	701a      	strb	r2, [r3, #0]
}
 8002404:	e1f7      	b.n	80027f6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	015a      	lsls	r2, r3, #5
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	4413      	add	r3, r2
 800240e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b02      	cmp	r3, #2
 800241a:	f040 811a 	bne.w	8002652 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	015a      	lsls	r2, r3, #5
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	4413      	add	r3, r2
 8002426:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	0151      	lsls	r1, r2, #5
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	440a      	add	r2, r1
 8002434:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002438:	f023 0302 	bic.w	r3, r3, #2
 800243c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	68fa      	ldr	r2, [r7, #12]
 8002442:	4613      	mov	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4413      	add	r3, r2
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	440b      	add	r3, r1
 800244c:	335d      	adds	r3, #93	; 0x5d
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d10a      	bne.n	800246a <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002454:	6879      	ldr	r1, [r7, #4]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	4613      	mov	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	440b      	add	r3, r1
 8002462:	335c      	adds	r3, #92	; 0x5c
 8002464:	2201      	movs	r2, #1
 8002466:	701a      	strb	r2, [r3, #0]
 8002468:	e0d9      	b.n	800261e <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	4613      	mov	r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4413      	add	r3, r2
 8002474:	00db      	lsls	r3, r3, #3
 8002476:	440b      	add	r3, r1
 8002478:	335d      	adds	r3, #93	; 0x5d
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b05      	cmp	r3, #5
 800247e:	d10a      	bne.n	8002496 <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002480:	6879      	ldr	r1, [r7, #4]
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	4613      	mov	r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4413      	add	r3, r2
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	440b      	add	r3, r1
 800248e:	335c      	adds	r3, #92	; 0x5c
 8002490:	2205      	movs	r2, #5
 8002492:	701a      	strb	r2, [r3, #0]
 8002494:	e0c3      	b.n	800261e <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	68fa      	ldr	r2, [r7, #12]
 800249a:	4613      	mov	r3, r2
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	4413      	add	r3, r2
 80024a0:	00db      	lsls	r3, r3, #3
 80024a2:	440b      	add	r3, r1
 80024a4:	335d      	adds	r3, #93	; 0x5d
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	2b06      	cmp	r3, #6
 80024aa:	d00a      	beq.n	80024c2 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80024ac:	6879      	ldr	r1, [r7, #4]
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	4613      	mov	r3, r2
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	4413      	add	r3, r2
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	440b      	add	r3, r1
 80024ba:	335d      	adds	r3, #93	; 0x5d
 80024bc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80024be:	2b08      	cmp	r3, #8
 80024c0:	d156      	bne.n	8002570 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 80024c2:	6879      	ldr	r1, [r7, #4]
 80024c4:	68fa      	ldr	r2, [r7, #12]
 80024c6:	4613      	mov	r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	4413      	add	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	440b      	add	r3, r1
 80024d0:	3358      	adds	r3, #88	; 0x58
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	1c59      	adds	r1, r3, #1
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	68fa      	ldr	r2, [r7, #12]
 80024da:	4613      	mov	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	4403      	add	r3, r0
 80024e4:	3358      	adds	r3, #88	; 0x58
 80024e6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	440b      	add	r3, r1
 80024f6:	3358      	adds	r3, #88	; 0x58
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d914      	bls.n	8002528 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	68fa      	ldr	r2, [r7, #12]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	440b      	add	r3, r1
 800250c:	3358      	adds	r3, #88	; 0x58
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	440b      	add	r3, r1
 8002520:	335c      	adds	r3, #92	; 0x5c
 8002522:	2204      	movs	r2, #4
 8002524:	701a      	strb	r2, [r3, #0]
 8002526:	e009      	b.n	800253c <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	4613      	mov	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	440b      	add	r3, r1
 8002536:	335c      	adds	r3, #92	; 0x5c
 8002538:	2202      	movs	r2, #2
 800253a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	015a      	lsls	r2, r3, #5
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	4413      	add	r3, r2
 8002544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002552:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800255a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	015a      	lsls	r2, r3, #5
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4413      	add	r3, r2
 8002564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002568:	461a      	mov	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	e056      	b.n	800261e <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002570:	6879      	ldr	r1, [r7, #4]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	4613      	mov	r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	440b      	add	r3, r1
 800257e:	335d      	adds	r3, #93	; 0x5d
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2b03      	cmp	r3, #3
 8002584:	d123      	bne.n	80025ce <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	68fa      	ldr	r2, [r7, #12]
 800258a:	4613      	mov	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4413      	add	r3, r2
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	440b      	add	r3, r1
 8002594:	335c      	adds	r3, #92	; 0x5c
 8002596:	2202      	movs	r2, #2
 8002598:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	015a      	lsls	r2, r3, #5
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4413      	add	r3, r2
 80025a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80025b0:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80025b8:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	015a      	lsls	r2, r3, #5
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	4413      	add	r3, r2
 80025c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025c6:	461a      	mov	r2, r3
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	6013      	str	r3, [r2, #0]
 80025cc:	e027      	b.n	800261e <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	68fa      	ldr	r2, [r7, #12]
 80025d2:	4613      	mov	r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	4413      	add	r3, r2
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	440b      	add	r3, r1
 80025dc:	335d      	adds	r3, #93	; 0x5d
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b07      	cmp	r3, #7
 80025e2:	d11c      	bne.n	800261e <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 80025e4:	6879      	ldr	r1, [r7, #4]
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	00db      	lsls	r3, r3, #3
 80025f0:	440b      	add	r3, r1
 80025f2:	3358      	adds	r3, #88	; 0x58
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	1c59      	adds	r1, r3, #1
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	4613      	mov	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	4413      	add	r3, r2
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	4403      	add	r3, r0
 8002606:	3358      	adds	r3, #88	; 0x58
 8002608:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	4613      	mov	r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	4413      	add	r3, r2
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	440b      	add	r3, r1
 8002618:	335c      	adds	r3, #92	; 0x5c
 800261a:	2204      	movs	r2, #4
 800261c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	015a      	lsls	r2, r3, #5
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4413      	add	r3, r2
 8002626:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800262a:	461a      	mov	r2, r3
 800262c:	2302      	movs	r3, #2
 800262e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	b2d8      	uxtb	r0, r3
 8002634:	6879      	ldr	r1, [r7, #4]
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	4613      	mov	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	4413      	add	r3, r2
 800263e:	00db      	lsls	r3, r3, #3
 8002640:	440b      	add	r3, r1
 8002642:	335c      	adds	r3, #92	; 0x5c
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	4601      	mov	r1, r0
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f006 f946 	bl	80088dc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002650:	e0d1      	b.n	80027f6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	015a      	lsls	r2, r3, #5
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	4413      	add	r3, r2
 800265a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002664:	2b80      	cmp	r3, #128	; 0x80
 8002666:	d13e      	bne.n	80026e6 <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	015a      	lsls	r2, r3, #5
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	4413      	add	r3, r2
 8002670:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	0151      	lsls	r1, r2, #5
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	440a      	add	r2, r1
 800267e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002682:	f043 0302 	orr.w	r3, r3, #2
 8002686:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8002688:	6879      	ldr	r1, [r7, #4]
 800268a:	68fa      	ldr	r2, [r7, #12]
 800268c:	4613      	mov	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	4413      	add	r3, r2
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	440b      	add	r3, r1
 8002696:	3358      	adds	r3, #88	; 0x58
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	1c59      	adds	r1, r3, #1
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	4613      	mov	r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	4403      	add	r3, r0
 80026aa:	3358      	adds	r3, #88	; 0x58
 80026ac:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80026ae:	6879      	ldr	r1, [r7, #4]
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	4613      	mov	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	440b      	add	r3, r1
 80026bc:	335d      	adds	r3, #93	; 0x5d
 80026be:	2206      	movs	r2, #6
 80026c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	b2d2      	uxtb	r2, r2
 80026ca:	4611      	mov	r1, r2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f003 ff62 	bl	8006596 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	015a      	lsls	r2, r3, #5
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	4413      	add	r3, r2
 80026da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026de:	461a      	mov	r2, r3
 80026e0:	2380      	movs	r3, #128	; 0x80
 80026e2:	6093      	str	r3, [r2, #8]
}
 80026e4:	e087      	b.n	80027f6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	015a      	lsls	r2, r3, #5
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	4413      	add	r3, r2
 80026ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 0310 	and.w	r3, r3, #16
 80026f8:	2b10      	cmp	r3, #16
 80026fa:	d17c      	bne.n	80027f6 <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80026fc:	6879      	ldr	r1, [r7, #4]
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	4613      	mov	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	440b      	add	r3, r1
 800270a:	333f      	adds	r3, #63	; 0x3f
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	2b03      	cmp	r3, #3
 8002710:	d122      	bne.n	8002758 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	4613      	mov	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	00db      	lsls	r3, r3, #3
 800271e:	440b      	add	r3, r1
 8002720:	3358      	adds	r3, #88	; 0x58
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	015a      	lsls	r2, r3, #5
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	4413      	add	r3, r2
 800272e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	0151      	lsls	r1, r2, #5
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	440a      	add	r2, r1
 800273c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002740:	f043 0302 	orr.w	r3, r3, #2
 8002744:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	4611      	mov	r1, r2
 8002750:	4618      	mov	r0, r3
 8002752:	f003 ff20 	bl	8006596 <USB_HC_Halt>
 8002756:	e045      	b.n	80027e4 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	4613      	mov	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	440b      	add	r3, r1
 8002766:	333f      	adds	r3, #63	; 0x3f
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00a      	beq.n	8002784 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800276e:	6879      	ldr	r1, [r7, #4]
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	440b      	add	r3, r1
 800277c:	333f      	adds	r3, #63	; 0x3f
 800277e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002780:	2b02      	cmp	r3, #2
 8002782:	d12f      	bne.n	80027e4 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	440b      	add	r3, r1
 8002792:	3358      	adds	r3, #88	; 0x58
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d121      	bne.n	80027e4 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 80027a0:	6879      	ldr	r1, [r7, #4]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	440b      	add	r3, r1
 80027ae:	335d      	adds	r3, #93	; 0x5d
 80027b0:	2203      	movs	r2, #3
 80027b2:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	015a      	lsls	r2, r3, #5
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	4413      	add	r3, r2
 80027bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	68fa      	ldr	r2, [r7, #12]
 80027c4:	0151      	lsls	r1, r2, #5
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	440a      	add	r2, r1
 80027ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027ce:	f043 0302 	orr.w	r3, r3, #2
 80027d2:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	b2d2      	uxtb	r2, r2
 80027dc:	4611      	mov	r1, r2
 80027de:	4618      	mov	r0, r3
 80027e0:	f003 fed9 	bl	8006596 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	015a      	lsls	r2, r3, #5
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	4413      	add	r3, r2
 80027ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027f0:	461a      	mov	r2, r3
 80027f2:	2310      	movs	r3, #16
 80027f4:	6093      	str	r3, [r2, #8]
}
 80027f6:	bf00      	nop
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	b086      	sub	sp, #24
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
 8002806:	460b      	mov	r3, r1
 8002808:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002814:	78fb      	ldrb	r3, [r7, #3]
 8002816:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	015a      	lsls	r2, r3, #5
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	4413      	add	r3, r2
 8002820:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 0304 	and.w	r3, r3, #4
 800282a:	2b04      	cmp	r3, #4
 800282c:	d119      	bne.n	8002862 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	015a      	lsls	r2, r3, #5
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	4413      	add	r3, r2
 8002836:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800283a:	461a      	mov	r2, r3
 800283c:	2304      	movs	r3, #4
 800283e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	015a      	lsls	r2, r3, #5
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	4413      	add	r3, r2
 8002848:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	0151      	lsls	r1, r2, #5
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	440a      	add	r2, r1
 8002856:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800285a:	f043 0302 	orr.w	r3, r3, #2
 800285e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002860:	e33e      	b.n	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	015a      	lsls	r2, r3, #5
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4413      	add	r3, r2
 800286a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 0320 	and.w	r3, r3, #32
 8002874:	2b20      	cmp	r3, #32
 8002876:	d141      	bne.n	80028fc <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	015a      	lsls	r2, r3, #5
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	4413      	add	r3, r2
 8002880:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002884:	461a      	mov	r2, r3
 8002886:	2320      	movs	r3, #32
 8002888:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	4613      	mov	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	00db      	lsls	r3, r3, #3
 8002896:	440b      	add	r3, r1
 8002898:	333d      	adds	r3, #61	; 0x3d
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	2b01      	cmp	r3, #1
 800289e:	f040 831f 	bne.w	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	68fa      	ldr	r2, [r7, #12]
 80028a6:	4613      	mov	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	4413      	add	r3, r2
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	440b      	add	r3, r1
 80028b0:	333d      	adds	r3, #61	; 0x3d
 80028b2:	2200      	movs	r2, #0
 80028b4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	68fa      	ldr	r2, [r7, #12]
 80028ba:	4613      	mov	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	4413      	add	r3, r2
 80028c0:	00db      	lsls	r3, r3, #3
 80028c2:	440b      	add	r3, r1
 80028c4:	335c      	adds	r3, #92	; 0x5c
 80028c6:	2202      	movs	r2, #2
 80028c8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	015a      	lsls	r2, r3, #5
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	4413      	add	r3, r2
 80028d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	0151      	lsls	r1, r2, #5
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	440a      	add	r2, r1
 80028e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028e4:	f043 0302 	orr.w	r3, r3, #2
 80028e8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	b2d2      	uxtb	r2, r2
 80028f2:	4611      	mov	r1, r2
 80028f4:	4618      	mov	r0, r3
 80028f6:	f003 fe4e 	bl	8006596 <USB_HC_Halt>
}
 80028fa:	e2f1      	b.n	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	015a      	lsls	r2, r3, #5
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	4413      	add	r3, r2
 8002904:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800290e:	2b40      	cmp	r3, #64	; 0x40
 8002910:	d13f      	bne.n	8002992 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	4613      	mov	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	00db      	lsls	r3, r3, #3
 800291e:	440b      	add	r3, r1
 8002920:	335d      	adds	r3, #93	; 0x5d
 8002922:	2204      	movs	r2, #4
 8002924:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4613      	mov	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	440b      	add	r3, r1
 8002934:	333d      	adds	r3, #61	; 0x3d
 8002936:	2201      	movs	r2, #1
 8002938:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800293a:	6879      	ldr	r1, [r7, #4]
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	440b      	add	r3, r1
 8002948:	3358      	adds	r3, #88	; 0x58
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	015a      	lsls	r2, r3, #5
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	4413      	add	r3, r2
 8002956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	0151      	lsls	r1, r2, #5
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	440a      	add	r2, r1
 8002964:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002968:	f043 0302 	orr.w	r3, r3, #2
 800296c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	4611      	mov	r1, r2
 8002978:	4618      	mov	r0, r3
 800297a:	f003 fe0c 	bl	8006596 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	015a      	lsls	r2, r3, #5
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	4413      	add	r3, r2
 8002986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800298a:	461a      	mov	r2, r3
 800298c:	2340      	movs	r3, #64	; 0x40
 800298e:	6093      	str	r3, [r2, #8]
}
 8002990:	e2a6      	b.n	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	015a      	lsls	r2, r3, #5
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	4413      	add	r3, r2
 800299a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029a8:	d122      	bne.n	80029f0 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	015a      	lsls	r2, r3, #5
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	4413      	add	r3, r2
 80029b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	0151      	lsls	r1, r2, #5
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	440a      	add	r2, r1
 80029c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029c4:	f043 0302 	orr.w	r3, r3, #2
 80029c8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	b2d2      	uxtb	r2, r2
 80029d2:	4611      	mov	r1, r2
 80029d4:	4618      	mov	r0, r3
 80029d6:	f003 fdde 	bl	8006596 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	015a      	lsls	r2, r3, #5
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	4413      	add	r3, r2
 80029e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029e6:	461a      	mov	r2, r3
 80029e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029ec:	6093      	str	r3, [r2, #8]
}
 80029ee:	e277      	b.n	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	015a      	lsls	r2, r3, #5
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	4413      	add	r3, r2
 80029f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d135      	bne.n	8002a72 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	440b      	add	r3, r1
 8002a14:	3358      	adds	r3, #88	; 0x58
 8002a16:	2200      	movs	r2, #0
 8002a18:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	015a      	lsls	r2, r3, #5
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	4413      	add	r3, r2
 8002a22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	0151      	lsls	r1, r2, #5
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	440a      	add	r2, r1
 8002a30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a34:	f043 0302 	orr.w	r3, r3, #2
 8002a38:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	b2d2      	uxtb	r2, r2
 8002a42:	4611      	mov	r1, r2
 8002a44:	4618      	mov	r0, r3
 8002a46:	f003 fda6 	bl	8006596 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	015a      	lsls	r2, r3, #5
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	4413      	add	r3, r2
 8002a52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a56:	461a      	mov	r2, r3
 8002a58:	2301      	movs	r3, #1
 8002a5a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002a5c:	6879      	ldr	r1, [r7, #4]
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	4613      	mov	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	4413      	add	r3, r2
 8002a66:	00db      	lsls	r3, r3, #3
 8002a68:	440b      	add	r3, r1
 8002a6a:	335d      	adds	r3, #93	; 0x5d
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	701a      	strb	r2, [r3, #0]
}
 8002a70:	e236      	b.n	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	015a      	lsls	r2, r3, #5
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	4413      	add	r3, r2
 8002a7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 0308 	and.w	r3, r3, #8
 8002a84:	2b08      	cmp	r3, #8
 8002a86:	d12b      	bne.n	8002ae0 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	015a      	lsls	r2, r3, #5
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	4413      	add	r3, r2
 8002a90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a94:	461a      	mov	r2, r3
 8002a96:	2308      	movs	r3, #8
 8002a98:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	015a      	lsls	r2, r3, #5
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	0151      	lsls	r1, r2, #5
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	440a      	add	r2, r1
 8002ab0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ab4:	f043 0302 	orr.w	r3, r3, #2
 8002ab8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	b2d2      	uxtb	r2, r2
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f003 fd66 	bl	8006596 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	00db      	lsls	r3, r3, #3
 8002ad6:	440b      	add	r3, r1
 8002ad8:	335d      	adds	r3, #93	; 0x5d
 8002ada:	2205      	movs	r2, #5
 8002adc:	701a      	strb	r2, [r3, #0]
}
 8002ade:	e1ff      	b.n	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	015a      	lsls	r2, r3, #5
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0310 	and.w	r3, r3, #16
 8002af2:	2b10      	cmp	r3, #16
 8002af4:	d155      	bne.n	8002ba2 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002af6:	6879      	ldr	r1, [r7, #4]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	4613      	mov	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4413      	add	r3, r2
 8002b00:	00db      	lsls	r3, r3, #3
 8002b02:	440b      	add	r3, r1
 8002b04:	3358      	adds	r3, #88	; 0x58
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	4413      	add	r3, r2
 8002b14:	00db      	lsls	r3, r3, #3
 8002b16:	440b      	add	r3, r1
 8002b18:	335d      	adds	r3, #93	; 0x5d
 8002b1a:	2203      	movs	r2, #3
 8002b1c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002b1e:	6879      	ldr	r1, [r7, #4]
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	440b      	add	r3, r1
 8002b2c:	333d      	adds	r3, #61	; 0x3d
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d114      	bne.n	8002b5e <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8002b34:	6879      	ldr	r1, [r7, #4]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	4413      	add	r3, r2
 8002b3e:	00db      	lsls	r3, r3, #3
 8002b40:	440b      	add	r3, r1
 8002b42:	333c      	adds	r3, #60	; 0x3c
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d109      	bne.n	8002b5e <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8002b4a:	6879      	ldr	r1, [r7, #4]
 8002b4c:	68fa      	ldr	r2, [r7, #12]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	00db      	lsls	r3, r3, #3
 8002b56:	440b      	add	r3, r1
 8002b58:	333d      	adds	r3, #61	; 0x3d
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	015a      	lsls	r2, r3, #5
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	4413      	add	r3, r2
 8002b66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	0151      	lsls	r1, r2, #5
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	440a      	add	r2, r1
 8002b74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b78:	f043 0302 	orr.w	r3, r3, #2
 8002b7c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	b2d2      	uxtb	r2, r2
 8002b86:	4611      	mov	r1, r2
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f003 fd04 	bl	8006596 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	015a      	lsls	r2, r3, #5
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	4413      	add	r3, r2
 8002b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	2310      	movs	r3, #16
 8002b9e:	6093      	str	r3, [r2, #8]
}
 8002ba0:	e19e      	b.n	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	015a      	lsls	r2, r3, #5
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	4413      	add	r3, r2
 8002baa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bb4:	2b80      	cmp	r3, #128	; 0x80
 8002bb6:	d12b      	bne.n	8002c10 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	015a      	lsls	r2, r3, #5
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	0151      	lsls	r1, r2, #5
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	440a      	add	r2, r1
 8002bce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bd2:	f043 0302 	orr.w	r3, r3, #2
 8002bd6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	4611      	mov	r1, r2
 8002be2:	4618      	mov	r0, r3
 8002be4:	f003 fcd7 	bl	8006596 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002be8:	6879      	ldr	r1, [r7, #4]
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	4613      	mov	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	4413      	add	r3, r2
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	440b      	add	r3, r1
 8002bf6:	335d      	adds	r3, #93	; 0x5d
 8002bf8:	2206      	movs	r2, #6
 8002bfa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c08:	461a      	mov	r2, r3
 8002c0a:	2380      	movs	r3, #128	; 0x80
 8002c0c:	6093      	str	r3, [r2, #8]
}
 8002c0e:	e167      	b.n	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	015a      	lsls	r2, r3, #5
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	4413      	add	r3, r2
 8002c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c26:	d135      	bne.n	8002c94 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	015a      	lsls	r2, r3, #5
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	4413      	add	r3, r2
 8002c30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	0151      	lsls	r1, r2, #5
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	440a      	add	r2, r1
 8002c3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c42:	f043 0302 	orr.w	r3, r3, #2
 8002c46:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	4611      	mov	r1, r2
 8002c52:	4618      	mov	r0, r3
 8002c54:	f003 fc9f 	bl	8006596 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	015a      	lsls	r2, r3, #5
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	4413      	add	r3, r2
 8002c60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c64:	461a      	mov	r2, r3
 8002c66:	2310      	movs	r3, #16
 8002c68:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	015a      	lsls	r2, r3, #5
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	4413      	add	r3, r2
 8002c72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c76:	461a      	mov	r2, r3
 8002c78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c7c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	4613      	mov	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4413      	add	r3, r2
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	440b      	add	r3, r1
 8002c8c:	335d      	adds	r3, #93	; 0x5d
 8002c8e:	2208      	movs	r2, #8
 8002c90:	701a      	strb	r2, [r3, #0]
}
 8002c92:	e125      	b.n	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	015a      	lsls	r2, r3, #5
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	f040 811a 	bne.w	8002ee0 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	015a      	lsls	r2, r3, #5
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	0151      	lsls	r1, r2, #5
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	440a      	add	r2, r1
 8002cc2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002cc6:	f023 0302 	bic.w	r3, r3, #2
 8002cca:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	440b      	add	r3, r1
 8002cda:	335d      	adds	r3, #93	; 0x5d
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d137      	bne.n	8002d52 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	68fa      	ldr	r2, [r7, #12]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	00db      	lsls	r3, r3, #3
 8002cee:	440b      	add	r3, r1
 8002cf0:	335c      	adds	r3, #92	; 0x5c
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	440b      	add	r3, r1
 8002d04:	333f      	adds	r3, #63	; 0x3f
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d00b      	beq.n	8002d24 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	00db      	lsls	r3, r3, #3
 8002d18:	440b      	add	r3, r1
 8002d1a:	333f      	adds	r3, #63	; 0x3f
 8002d1c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002d1e:	2b03      	cmp	r3, #3
 8002d20:	f040 80c5 	bne.w	8002eae <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8002d24:	6879      	ldr	r1, [r7, #4]
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	4413      	add	r3, r2
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	440b      	add	r3, r1
 8002d32:	3351      	adds	r3, #81	; 0x51
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	f083 0301 	eor.w	r3, r3, #1
 8002d3a:	b2d8      	uxtb	r0, r3
 8002d3c:	6879      	ldr	r1, [r7, #4]
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	4613      	mov	r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	4413      	add	r3, r2
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	440b      	add	r3, r1
 8002d4a:	3351      	adds	r3, #81	; 0x51
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	701a      	strb	r2, [r3, #0]
 8002d50:	e0ad      	b.n	8002eae <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	4613      	mov	r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	4413      	add	r3, r2
 8002d5c:	00db      	lsls	r3, r3, #3
 8002d5e:	440b      	add	r3, r1
 8002d60:	335d      	adds	r3, #93	; 0x5d
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b03      	cmp	r3, #3
 8002d66:	d10a      	bne.n	8002d7e <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002d68:	6879      	ldr	r1, [r7, #4]
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4413      	add	r3, r2
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	440b      	add	r3, r1
 8002d76:	335c      	adds	r3, #92	; 0x5c
 8002d78:	2202      	movs	r2, #2
 8002d7a:	701a      	strb	r2, [r3, #0]
 8002d7c:	e097      	b.n	8002eae <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	4613      	mov	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	440b      	add	r3, r1
 8002d8c:	335d      	adds	r3, #93	; 0x5d
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	2b04      	cmp	r3, #4
 8002d92:	d10a      	bne.n	8002daa <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002d94:	6879      	ldr	r1, [r7, #4]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4413      	add	r3, r2
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	440b      	add	r3, r1
 8002da2:	335c      	adds	r3, #92	; 0x5c
 8002da4:	2202      	movs	r2, #2
 8002da6:	701a      	strb	r2, [r3, #0]
 8002da8:	e081      	b.n	8002eae <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002daa:	6879      	ldr	r1, [r7, #4]
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	4613      	mov	r3, r2
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	4413      	add	r3, r2
 8002db4:	00db      	lsls	r3, r3, #3
 8002db6:	440b      	add	r3, r1
 8002db8:	335d      	adds	r3, #93	; 0x5d
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b05      	cmp	r3, #5
 8002dbe:	d10a      	bne.n	8002dd6 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	440b      	add	r3, r1
 8002dce:	335c      	adds	r3, #92	; 0x5c
 8002dd0:	2205      	movs	r2, #5
 8002dd2:	701a      	strb	r2, [r3, #0]
 8002dd4:	e06b      	b.n	8002eae <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	440b      	add	r3, r1
 8002de4:	335d      	adds	r3, #93	; 0x5d
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b06      	cmp	r3, #6
 8002dea:	d00a      	beq.n	8002e02 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002dec:	6879      	ldr	r1, [r7, #4]
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	4613      	mov	r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4413      	add	r3, r2
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	440b      	add	r3, r1
 8002dfa:	335d      	adds	r3, #93	; 0x5d
 8002dfc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002dfe:	2b08      	cmp	r3, #8
 8002e00:	d155      	bne.n	8002eae <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8002e02:	6879      	ldr	r1, [r7, #4]
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	4613      	mov	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	4413      	add	r3, r2
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	440b      	add	r3, r1
 8002e10:	3358      	adds	r3, #88	; 0x58
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	1c59      	adds	r1, r3, #1
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	00db      	lsls	r3, r3, #3
 8002e22:	4403      	add	r3, r0
 8002e24:	3358      	adds	r3, #88	; 0x58
 8002e26:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002e28:	6879      	ldr	r1, [r7, #4]
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	4413      	add	r3, r2
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	440b      	add	r3, r1
 8002e36:	3358      	adds	r3, #88	; 0x58
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2b03      	cmp	r3, #3
 8002e3c:	d914      	bls.n	8002e68 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002e3e:	6879      	ldr	r1, [r7, #4]
 8002e40:	68fa      	ldr	r2, [r7, #12]
 8002e42:	4613      	mov	r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	4413      	add	r3, r2
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	440b      	add	r3, r1
 8002e4c:	3358      	adds	r3, #88	; 0x58
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	4613      	mov	r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	4413      	add	r3, r2
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	440b      	add	r3, r1
 8002e60:	335c      	adds	r3, #92	; 0x5c
 8002e62:	2204      	movs	r2, #4
 8002e64:	701a      	strb	r2, [r3, #0]
 8002e66:	e009      	b.n	8002e7c <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	68fa      	ldr	r2, [r7, #12]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	4413      	add	r3, r2
 8002e72:	00db      	lsls	r3, r3, #3
 8002e74:	440b      	add	r3, r1
 8002e76:	335c      	adds	r3, #92	; 0x5c
 8002e78:	2202      	movs	r2, #2
 8002e7a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	015a      	lsls	r2, r3, #5
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	4413      	add	r3, r2
 8002e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002e92:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002e9a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	015a      	lsls	r2, r3, #5
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	015a      	lsls	r2, r3, #5
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eba:	461a      	mov	r2, r3
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	b2d8      	uxtb	r0, r3
 8002ec4:	6879      	ldr	r1, [r7, #4]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	440b      	add	r3, r1
 8002ed2:	335c      	adds	r3, #92	; 0x5c
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	4601      	mov	r1, r0
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f005 fcfe 	bl	80088dc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002ee0:	bf00      	nop
 8002ee2:	3718      	adds	r7, #24
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08a      	sub	sp, #40	; 0x28
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef8:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6a1b      	ldr	r3, [r3, #32]
 8002f00:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	f003 030f 	and.w	r3, r3, #15
 8002f08:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	0c5b      	lsrs	r3, r3, #17
 8002f0e:	f003 030f 	and.w	r3, r3, #15
 8002f12:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	091b      	lsrs	r3, r3, #4
 8002f18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f1c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d003      	beq.n	8002f2c <HCD_RXQLVL_IRQHandler+0x44>
 8002f24:	2b05      	cmp	r3, #5
 8002f26:	f000 8082 	beq.w	800302e <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002f2a:	e083      	b.n	8003034 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d07f      	beq.n	8003032 <HCD_RXQLVL_IRQHandler+0x14a>
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4613      	mov	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4413      	add	r3, r2
 8002f3c:	00db      	lsls	r3, r3, #3
 8002f3e:	440b      	add	r3, r1
 8002f40:	3344      	adds	r3, #68	; 0x44
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d074      	beq.n	8003032 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6818      	ldr	r0, [r3, #0]
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	4613      	mov	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4413      	add	r3, r2
 8002f56:	00db      	lsls	r3, r3, #3
 8002f58:	440b      	add	r3, r1
 8002f5a:	3344      	adds	r3, #68	; 0x44
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	b292      	uxth	r2, r2
 8002f62:	4619      	mov	r1, r3
 8002f64:	f002 feb5 	bl	8005cd2 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002f68:	6879      	ldr	r1, [r7, #4]
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	00db      	lsls	r3, r3, #3
 8002f74:	440b      	add	r3, r1
 8002f76:	3344      	adds	r3, #68	; 0x44
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	18d1      	adds	r1, r2, r3
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4613      	mov	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	4403      	add	r3, r0
 8002f8c:	3344      	adds	r3, #68	; 0x44
 8002f8e:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	4613      	mov	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4413      	add	r3, r2
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	440b      	add	r3, r1
 8002f9e:	334c      	adds	r3, #76	; 0x4c
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	18d1      	adds	r1, r2, r3
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4613      	mov	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	4413      	add	r3, r2
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	4403      	add	r3, r0
 8002fb4:	334c      	adds	r3, #76	; 0x4c
 8002fb6:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	015a      	lsls	r2, r3, #5
 8002fbc:	6a3b      	ldr	r3, [r7, #32]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fc4:	691a      	ldr	r2, [r3, #16]
 8002fc6:	4b1d      	ldr	r3, [pc, #116]	; (800303c <HCD_RXQLVL_IRQHandler+0x154>)
 8002fc8:	4013      	ands	r3, r2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d031      	beq.n	8003032 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	015a      	lsls	r2, r3, #5
 8002fd2:	6a3b      	ldr	r3, [r7, #32]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002fe4:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002fec:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	015a      	lsls	r2, r3, #5
 8002ff2:	6a3b      	ldr	r3, [r7, #32]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8003000:	6879      	ldr	r1, [r7, #4]
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	440b      	add	r3, r1
 800300e:	3350      	adds	r3, #80	; 0x50
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	f083 0301 	eor.w	r3, r3, #1
 8003016:	b2d8      	uxtb	r0, r3
 8003018:	6879      	ldr	r1, [r7, #4]
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	4613      	mov	r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	4413      	add	r3, r2
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	440b      	add	r3, r1
 8003026:	3350      	adds	r3, #80	; 0x50
 8003028:	4602      	mov	r2, r0
 800302a:	701a      	strb	r2, [r3, #0]
      break;
 800302c:	e001      	b.n	8003032 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800302e:	bf00      	nop
 8003030:	e000      	b.n	8003034 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8003032:	bf00      	nop
  }
}
 8003034:	bf00      	nop
 8003036:	3728      	adds	r7, #40	; 0x28
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	1ff80000 	.word	0x1ff80000

08003040 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800306c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b02      	cmp	r3, #2
 8003076:	d10b      	bne.n	8003090 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b01      	cmp	r3, #1
 8003080:	d102      	bne.n	8003088 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f005 fc0e 	bl	80088a4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f043 0302 	orr.w	r3, r3, #2
 800308e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b08      	cmp	r3, #8
 8003098:	d132      	bne.n	8003100 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	f043 0308 	orr.w	r3, r3, #8
 80030a0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f003 0304 	and.w	r3, r3, #4
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d126      	bne.n	80030fa <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d113      	bne.n	80030dc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80030ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80030be:	d106      	bne.n	80030ce <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2102      	movs	r1, #2
 80030c6:	4618      	mov	r0, r3
 80030c8:	f002 ff3e 	bl	8005f48 <USB_InitFSLSPClkSel>
 80030cc:	e011      	b.n	80030f2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2101      	movs	r1, #1
 80030d4:	4618      	mov	r0, r3
 80030d6:	f002 ff37 	bl	8005f48 <USB_InitFSLSPClkSel>
 80030da:	e00a      	b.n	80030f2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d106      	bne.n	80030f2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030ea:	461a      	mov	r2, r3
 80030ec:	f64e 2360 	movw	r3, #60000	; 0xea60
 80030f0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f005 fc00 	bl	80088f8 <HAL_HCD_PortEnabled_Callback>
 80030f8:	e002      	b.n	8003100 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f005 fc0a 	bl	8008914 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f003 0320 	and.w	r3, r3, #32
 8003106:	2b20      	cmp	r3, #32
 8003108:	d103      	bne.n	8003112 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	f043 0320 	orr.w	r3, r3, #32
 8003110:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003118:	461a      	mov	r2, r3
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	6013      	str	r3, [r2, #0]
}
 800311e:	bf00      	nop
 8003120:	3718      	adds	r7, #24
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
	...

08003128 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e11f      	b.n	800337a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d106      	bne.n	8003154 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7fd fd34 	bl	8000bbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2224      	movs	r2, #36	; 0x24
 8003158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 0201 	bic.w	r2, r2, #1
 800316a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800317a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800318a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800318c:	f001 f9de 	bl	800454c <HAL_RCC_GetPCLK1Freq>
 8003190:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	4a7b      	ldr	r2, [pc, #492]	; (8003384 <HAL_I2C_Init+0x25c>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d807      	bhi.n	80031ac <HAL_I2C_Init+0x84>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	4a7a      	ldr	r2, [pc, #488]	; (8003388 <HAL_I2C_Init+0x260>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	bf94      	ite	ls
 80031a4:	2301      	movls	r3, #1
 80031a6:	2300      	movhi	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	e006      	b.n	80031ba <HAL_I2C_Init+0x92>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4a77      	ldr	r2, [pc, #476]	; (800338c <HAL_I2C_Init+0x264>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	bf94      	ite	ls
 80031b4:	2301      	movls	r3, #1
 80031b6:	2300      	movhi	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0db      	b.n	800337a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	4a72      	ldr	r2, [pc, #456]	; (8003390 <HAL_I2C_Init+0x268>)
 80031c6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ca:	0c9b      	lsrs	r3, r3, #18
 80031cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68ba      	ldr	r2, [r7, #8]
 80031de:	430a      	orrs	r2, r1
 80031e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	4a64      	ldr	r2, [pc, #400]	; (8003384 <HAL_I2C_Init+0x25c>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d802      	bhi.n	80031fc <HAL_I2C_Init+0xd4>
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	3301      	adds	r3, #1
 80031fa:	e009      	b.n	8003210 <HAL_I2C_Init+0xe8>
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003202:	fb02 f303 	mul.w	r3, r2, r3
 8003206:	4a63      	ldr	r2, [pc, #396]	; (8003394 <HAL_I2C_Init+0x26c>)
 8003208:	fba2 2303 	umull	r2, r3, r2, r3
 800320c:	099b      	lsrs	r3, r3, #6
 800320e:	3301      	adds	r3, #1
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	430b      	orrs	r3, r1
 8003216:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	69db      	ldr	r3, [r3, #28]
 800321e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003222:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	4956      	ldr	r1, [pc, #344]	; (8003384 <HAL_I2C_Init+0x25c>)
 800322c:	428b      	cmp	r3, r1
 800322e:	d80d      	bhi.n	800324c <HAL_I2C_Init+0x124>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	1e59      	subs	r1, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	fbb1 f3f3 	udiv	r3, r1, r3
 800323e:	3301      	adds	r3, #1
 8003240:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003244:	2b04      	cmp	r3, #4
 8003246:	bf38      	it	cc
 8003248:	2304      	movcc	r3, #4
 800324a:	e04f      	b.n	80032ec <HAL_I2C_Init+0x1c4>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d111      	bne.n	8003278 <HAL_I2C_Init+0x150>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	1e58      	subs	r0, r3, #1
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6859      	ldr	r1, [r3, #4]
 800325c:	460b      	mov	r3, r1
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	440b      	add	r3, r1
 8003262:	fbb0 f3f3 	udiv	r3, r0, r3
 8003266:	3301      	adds	r3, #1
 8003268:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800326c:	2b00      	cmp	r3, #0
 800326e:	bf0c      	ite	eq
 8003270:	2301      	moveq	r3, #1
 8003272:	2300      	movne	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	e012      	b.n	800329e <HAL_I2C_Init+0x176>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	1e58      	subs	r0, r3, #1
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6859      	ldr	r1, [r3, #4]
 8003280:	460b      	mov	r3, r1
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	440b      	add	r3, r1
 8003286:	0099      	lsls	r1, r3, #2
 8003288:	440b      	add	r3, r1
 800328a:	fbb0 f3f3 	udiv	r3, r0, r3
 800328e:	3301      	adds	r3, #1
 8003290:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003294:	2b00      	cmp	r3, #0
 8003296:	bf0c      	ite	eq
 8003298:	2301      	moveq	r3, #1
 800329a:	2300      	movne	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <HAL_I2C_Init+0x17e>
 80032a2:	2301      	movs	r3, #1
 80032a4:	e022      	b.n	80032ec <HAL_I2C_Init+0x1c4>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10e      	bne.n	80032cc <HAL_I2C_Init+0x1a4>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	1e58      	subs	r0, r3, #1
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6859      	ldr	r1, [r3, #4]
 80032b6:	460b      	mov	r3, r1
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	440b      	add	r3, r1
 80032bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80032c0:	3301      	adds	r3, #1
 80032c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032ca:	e00f      	b.n	80032ec <HAL_I2C_Init+0x1c4>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	1e58      	subs	r0, r3, #1
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6859      	ldr	r1, [r3, #4]
 80032d4:	460b      	mov	r3, r1
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	0099      	lsls	r1, r3, #2
 80032dc:	440b      	add	r3, r1
 80032de:	fbb0 f3f3 	udiv	r3, r0, r3
 80032e2:	3301      	adds	r3, #1
 80032e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	6809      	ldr	r1, [r1, #0]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	69da      	ldr	r2, [r3, #28]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a1b      	ldr	r3, [r3, #32]
 8003306:	431a      	orrs	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	430a      	orrs	r2, r1
 800330e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800331a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	6911      	ldr	r1, [r2, #16]
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	68d2      	ldr	r2, [r2, #12]
 8003326:	4311      	orrs	r1, r2
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	430b      	orrs	r3, r1
 800332e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	695a      	ldr	r2, [r3, #20]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	431a      	orrs	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	430a      	orrs	r2, r1
 800334a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2220      	movs	r2, #32
 8003366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	000186a0 	.word	0x000186a0
 8003388:	001e847f 	.word	0x001e847f
 800338c:	003d08ff 	.word	0x003d08ff
 8003390:	431bde83 	.word	0x431bde83
 8003394:	10624dd3 	.word	0x10624dd3

08003398 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b088      	sub	sp, #32
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e128      	b.n	80035fc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d109      	bne.n	80033ca <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a90      	ldr	r2, [pc, #576]	; (8003604 <HAL_I2S_Init+0x26c>)
 80033c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f7fd fc41 	bl	8000c4c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2202      	movs	r2, #2
 80033ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	69db      	ldr	r3, [r3, #28]
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6812      	ldr	r2, [r2, #0]
 80033dc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80033e0:	f023 030f 	bic.w	r3, r3, #15
 80033e4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2202      	movs	r2, #2
 80033ec:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d060      	beq.n	80034b8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d102      	bne.n	8003404 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80033fe:	2310      	movs	r3, #16
 8003400:	617b      	str	r3, [r7, #20]
 8003402:	e001      	b.n	8003408 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003404:	2320      	movs	r3, #32
 8003406:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	2b20      	cmp	r3, #32
 800340e:	d802      	bhi.n	8003416 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003416:	2001      	movs	r0, #1
 8003418:	f001 f9a2 	bl	8004760 <HAL_RCCEx_GetPeriphCLKFreq>
 800341c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003426:	d125      	bne.n	8003474 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d010      	beq.n	8003452 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	fbb2 f2f3 	udiv	r2, r2, r3
 800343a:	4613      	mov	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4413      	add	r3, r2
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	461a      	mov	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	695b      	ldr	r3, [r3, #20]
 8003448:	fbb2 f3f3 	udiv	r3, r2, r3
 800344c:	3305      	adds	r3, #5
 800344e:	613b      	str	r3, [r7, #16]
 8003450:	e01f      	b.n	8003492 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	00db      	lsls	r3, r3, #3
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	fbb2 f2f3 	udiv	r2, r2, r3
 800345c:	4613      	mov	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	4413      	add	r3, r2
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	461a      	mov	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	fbb2 f3f3 	udiv	r3, r2, r3
 800346e:	3305      	adds	r3, #5
 8003470:	613b      	str	r3, [r7, #16]
 8003472:	e00e      	b.n	8003492 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	fbb2 f2f3 	udiv	r2, r2, r3
 800347c:	4613      	mov	r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4413      	add	r3, r2
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	461a      	mov	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	fbb2 f3f3 	udiv	r3, r2, r3
 800348e:	3305      	adds	r3, #5
 8003490:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	4a5c      	ldr	r2, [pc, #368]	; (8003608 <HAL_I2S_Init+0x270>)
 8003496:	fba2 2303 	umull	r2, r3, r2, r3
 800349a:	08db      	lsrs	r3, r3, #3
 800349c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	f003 0301 	and.w	r3, r3, #1
 80034a4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	085b      	lsrs	r3, r3, #1
 80034ae:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	021b      	lsls	r3, r3, #8
 80034b4:	61bb      	str	r3, [r7, #24]
 80034b6:	e003      	b.n	80034c0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80034b8:	2302      	movs	r3, #2
 80034ba:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80034bc:	2300      	movs	r3, #0
 80034be:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d902      	bls.n	80034cc <HAL_I2S_Init+0x134>
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	2bff      	cmp	r3, #255	; 0xff
 80034ca:	d907      	bls.n	80034dc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d0:	f043 0210 	orr.w	r2, r3, #16
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e08f      	b.n	80035fc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	691a      	ldr	r2, [r3, #16]
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	ea42 0103 	orr.w	r1, r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	69fa      	ldr	r2, [r7, #28]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80034fa:	f023 030f 	bic.w	r3, r3, #15
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	6851      	ldr	r1, [r2, #4]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6892      	ldr	r2, [r2, #8]
 8003506:	4311      	orrs	r1, r2
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	68d2      	ldr	r2, [r2, #12]
 800350c:	4311      	orrs	r1, r2
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	6992      	ldr	r2, [r2, #24]
 8003512:	430a      	orrs	r2, r1
 8003514:	431a      	orrs	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800351e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d161      	bne.n	80035ec <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a38      	ldr	r2, [pc, #224]	; (800360c <HAL_I2S_Init+0x274>)
 800352c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a37      	ldr	r2, [pc, #220]	; (8003610 <HAL_I2S_Init+0x278>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d101      	bne.n	800353c <HAL_I2S_Init+0x1a4>
 8003538:	4b36      	ldr	r3, [pc, #216]	; (8003614 <HAL_I2S_Init+0x27c>)
 800353a:	e001      	b.n	8003540 <HAL_I2S_Init+0x1a8>
 800353c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003540:	69db      	ldr	r3, [r3, #28]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6812      	ldr	r2, [r2, #0]
 8003546:	4932      	ldr	r1, [pc, #200]	; (8003610 <HAL_I2S_Init+0x278>)
 8003548:	428a      	cmp	r2, r1
 800354a:	d101      	bne.n	8003550 <HAL_I2S_Init+0x1b8>
 800354c:	4a31      	ldr	r2, [pc, #196]	; (8003614 <HAL_I2S_Init+0x27c>)
 800354e:	e001      	b.n	8003554 <HAL_I2S_Init+0x1bc>
 8003550:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003554:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003558:	f023 030f 	bic.w	r3, r3, #15
 800355c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a2b      	ldr	r2, [pc, #172]	; (8003610 <HAL_I2S_Init+0x278>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d101      	bne.n	800356c <HAL_I2S_Init+0x1d4>
 8003568:	4b2a      	ldr	r3, [pc, #168]	; (8003614 <HAL_I2S_Init+0x27c>)
 800356a:	e001      	b.n	8003570 <HAL_I2S_Init+0x1d8>
 800356c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003570:	2202      	movs	r2, #2
 8003572:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a25      	ldr	r2, [pc, #148]	; (8003610 <HAL_I2S_Init+0x278>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d101      	bne.n	8003582 <HAL_I2S_Init+0x1ea>
 800357e:	4b25      	ldr	r3, [pc, #148]	; (8003614 <HAL_I2S_Init+0x27c>)
 8003580:	e001      	b.n	8003586 <HAL_I2S_Init+0x1ee>
 8003582:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003586:	69db      	ldr	r3, [r3, #28]
 8003588:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003592:	d003      	beq.n	800359c <HAL_I2S_Init+0x204>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d103      	bne.n	80035a4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800359c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	e001      	b.n	80035a8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80035a4:	2300      	movs	r3, #0
 80035a6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	b299      	uxth	r1, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80035be:	4303      	orrs	r3, r0
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	430b      	orrs	r3, r1
 80035c4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80035c6:	4313      	orrs	r3, r2
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	897b      	ldrh	r3, [r7, #10]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035d4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a0d      	ldr	r2, [pc, #52]	; (8003610 <HAL_I2S_Init+0x278>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d101      	bne.n	80035e4 <HAL_I2S_Init+0x24c>
 80035e0:	4b0c      	ldr	r3, [pc, #48]	; (8003614 <HAL_I2S_Init+0x27c>)
 80035e2:	e001      	b.n	80035e8 <HAL_I2S_Init+0x250>
 80035e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035e8:	897a      	ldrh	r2, [r7, #10]
 80035ea:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3720      	adds	r7, #32
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	0800370f 	.word	0x0800370f
 8003608:	cccccccd 	.word	0xcccccccd
 800360c:	08003825 	.word	0x08003825
 8003610:	40003800 	.word	0x40003800
 8003614:	40003400 	.word	0x40003400

08003618 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	881a      	ldrh	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	1c9a      	adds	r2, r3, #2
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003676:	b29b      	uxth	r3, r3
 8003678:	3b01      	subs	r3, #1
 800367a:	b29a      	uxth	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003684:	b29b      	uxth	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10e      	bne.n	80036a8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003698:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7ff ffb8 	bl	8003618 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80036a8:	bf00      	nop
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68da      	ldr	r2, [r3, #12]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c2:	b292      	uxth	r2, r2
 80036c4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	1c9a      	adds	r2, r3, #2
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	3b01      	subs	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10e      	bne.n	8003706 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	685a      	ldr	r2, [r3, #4]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036f6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f7ff ff93 	bl	800362c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003706:	bf00      	nop
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b086      	sub	sp, #24
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b04      	cmp	r3, #4
 8003728:	d13a      	bne.n	80037a0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b01      	cmp	r3, #1
 8003732:	d109      	bne.n	8003748 <I2S_IRQHandler+0x3a>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800373e:	2b40      	cmp	r3, #64	; 0x40
 8003740:	d102      	bne.n	8003748 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f7ff ffb4 	bl	80036b0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800374e:	2b40      	cmp	r3, #64	; 0x40
 8003750:	d126      	bne.n	80037a0 <I2S_IRQHandler+0x92>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f003 0320 	and.w	r3, r3, #32
 800375c:	2b20      	cmp	r3, #32
 800375e:	d11f      	bne.n	80037a0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800376e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003770:	2300      	movs	r3, #0
 8003772:	613b      	str	r3, [r7, #16]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	613b      	str	r3, [r7, #16]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	613b      	str	r3, [r7, #16]
 8003784:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2201      	movs	r2, #1
 800378a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003792:	f043 0202 	orr.w	r2, r3, #2
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f7ff ff50 	bl	8003640 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b03      	cmp	r3, #3
 80037aa:	d136      	bne.n	800381a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d109      	bne.n	80037ca <I2S_IRQHandler+0xbc>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037c0:	2b80      	cmp	r3, #128	; 0x80
 80037c2:	d102      	bne.n	80037ca <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f7ff ff45 	bl	8003654 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f003 0308 	and.w	r3, r3, #8
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d122      	bne.n	800381a <I2S_IRQHandler+0x10c>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f003 0320 	and.w	r3, r3, #32
 80037de:	2b20      	cmp	r3, #32
 80037e0:	d11b      	bne.n	800381a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80037f0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80037f2:	2300      	movs	r3, #0
 80037f4:	60fb      	str	r3, [r7, #12]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	60fb      	str	r3, [r7, #12]
 80037fe:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380c:	f043 0204 	orr.w	r2, r3, #4
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f7ff ff13 	bl	8003640 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800381a:	bf00      	nop
 800381c:	3718      	adds	r7, #24
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b088      	sub	sp, #32
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4aa2      	ldr	r2, [pc, #648]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d101      	bne.n	8003842 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800383e:	4ba2      	ldr	r3, [pc, #648]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003840:	e001      	b.n	8003846 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003842:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a9b      	ldr	r2, [pc, #620]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d101      	bne.n	8003860 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800385c:	4b9a      	ldr	r3, [pc, #616]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800385e:	e001      	b.n	8003864 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003860:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003870:	d004      	beq.n	800387c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	f040 8099 	bne.w	80039ae <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b02      	cmp	r3, #2
 8003884:	d107      	bne.n	8003896 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800388c:	2b00      	cmp	r3, #0
 800388e:	d002      	beq.n	8003896 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 f925 	bl	8003ae0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b01      	cmp	r3, #1
 800389e:	d107      	bne.n	80038b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d002      	beq.n	80038b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 f9c8 	bl	8003c40 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038b6:	2b40      	cmp	r3, #64	; 0x40
 80038b8:	d13a      	bne.n	8003930 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	f003 0320 	and.w	r3, r3, #32
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d035      	beq.n	8003930 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a7e      	ldr	r2, [pc, #504]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d101      	bne.n	80038d2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80038ce:	4b7e      	ldr	r3, [pc, #504]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80038d0:	e001      	b.n	80038d6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80038d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4979      	ldr	r1, [pc, #484]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80038de:	428b      	cmp	r3, r1
 80038e0:	d101      	bne.n	80038e6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80038e2:	4b79      	ldr	r3, [pc, #484]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80038e4:	e001      	b.n	80038ea <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80038e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80038ee:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038fe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003900:	2300      	movs	r3, #0
 8003902:	60fb      	str	r3, [r7, #12]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	60fb      	str	r3, [r7, #12]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003922:	f043 0202 	orr.w	r2, r3, #2
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7ff fe88 	bl	8003640 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	f003 0308 	and.w	r3, r3, #8
 8003936:	2b08      	cmp	r3, #8
 8003938:	f040 80be 	bne.w	8003ab8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	f003 0320 	and.w	r3, r3, #32
 8003942:	2b00      	cmp	r3, #0
 8003944:	f000 80b8 	beq.w	8003ab8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003956:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a59      	ldr	r2, [pc, #356]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d101      	bne.n	8003966 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003962:	4b59      	ldr	r3, [pc, #356]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003964:	e001      	b.n	800396a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003966:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4954      	ldr	r1, [pc, #336]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003972:	428b      	cmp	r3, r1
 8003974:	d101      	bne.n	800397a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003976:	4b54      	ldr	r3, [pc, #336]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003978:	e001      	b.n	800397e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800397a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800397e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003982:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003984:	2300      	movs	r3, #0
 8003986:	60bb      	str	r3, [r7, #8]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	60bb      	str	r3, [r7, #8]
 8003990:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2201      	movs	r2, #1
 8003996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800399e:	f043 0204 	orr.w	r2, r3, #4
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7ff fe4a 	bl	8003640 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80039ac:	e084      	b.n	8003ab8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d107      	bne.n	80039c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d002      	beq.n	80039c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f8be 	bl	8003b44 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d107      	bne.n	80039e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d002      	beq.n	80039e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 f8fd 	bl	8003bdc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039e8:	2b40      	cmp	r3, #64	; 0x40
 80039ea:	d12f      	bne.n	8003a4c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	f003 0320 	and.w	r3, r3, #32
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d02a      	beq.n	8003a4c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003a04:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a2e      	ldr	r2, [pc, #184]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d101      	bne.n	8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003a10:	4b2d      	ldr	r3, [pc, #180]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003a12:	e001      	b.n	8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003a14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4929      	ldr	r1, [pc, #164]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003a20:	428b      	cmp	r3, r1
 8003a22:	d101      	bne.n	8003a28 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003a24:	4b28      	ldr	r3, [pc, #160]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003a26:	e001      	b.n	8003a2c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003a28:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a2c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a30:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2201      	movs	r2, #1
 8003a36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3e:	f043 0202 	orr.w	r2, r3, #2
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7ff fdfa 	bl	8003640 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	f003 0308 	and.w	r3, r3, #8
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d131      	bne.n	8003aba <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	f003 0320 	and.w	r3, r3, #32
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d02c      	beq.n	8003aba <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a17      	ldr	r2, [pc, #92]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d101      	bne.n	8003a6e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003a6a:	4b17      	ldr	r3, [pc, #92]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003a6c:	e001      	b.n	8003a72 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003a6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4912      	ldr	r1, [pc, #72]	; (8003ac4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003a7a:	428b      	cmp	r3, r1
 8003a7c:	d101      	bne.n	8003a82 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8003a7e:	4b12      	ldr	r3, [pc, #72]	; (8003ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003a80:	e001      	b.n	8003a86 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8003a82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a86:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a8a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003a9a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa8:	f043 0204 	orr.w	r2, r3, #4
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7ff fdc5 	bl	8003640 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ab6:	e000      	b.n	8003aba <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003ab8:	bf00      	nop
}
 8003aba:	bf00      	nop
 8003abc:	3720      	adds	r7, #32
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	40003800 	.word	0x40003800
 8003ac8:	40003400 	.word	0x40003400

08003acc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aec:	1c99      	adds	r1, r3, #2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6251      	str	r1, [r2, #36]	; 0x24
 8003af2:	881a      	ldrh	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	3b01      	subs	r3, #1
 8003b02:	b29a      	uxth	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d113      	bne.n	8003b3a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003b20:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d106      	bne.n	8003b3a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f7ff ffc9 	bl	8003acc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b3a:	bf00      	nop
 8003b3c:	3708      	adds	r7, #8
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
	...

08003b44 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b50:	1c99      	adds	r1, r3, #2
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6251      	str	r1, [r2, #36]	; 0x24
 8003b56:	8819      	ldrh	r1, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a1d      	ldr	r2, [pc, #116]	; (8003bd4 <I2SEx_TxISR_I2SExt+0x90>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d101      	bne.n	8003b66 <I2SEx_TxISR_I2SExt+0x22>
 8003b62:	4b1d      	ldr	r3, [pc, #116]	; (8003bd8 <I2SEx_TxISR_I2SExt+0x94>)
 8003b64:	e001      	b.n	8003b6a <I2SEx_TxISR_I2SExt+0x26>
 8003b66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b6a:	460a      	mov	r2, r1
 8003b6c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	3b01      	subs	r3, #1
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d121      	bne.n	8003bca <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a12      	ldr	r2, [pc, #72]	; (8003bd4 <I2SEx_TxISR_I2SExt+0x90>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d101      	bne.n	8003b94 <I2SEx_TxISR_I2SExt+0x50>
 8003b90:	4b11      	ldr	r3, [pc, #68]	; (8003bd8 <I2SEx_TxISR_I2SExt+0x94>)
 8003b92:	e001      	b.n	8003b98 <I2SEx_TxISR_I2SExt+0x54>
 8003b94:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	490d      	ldr	r1, [pc, #52]	; (8003bd4 <I2SEx_TxISR_I2SExt+0x90>)
 8003ba0:	428b      	cmp	r3, r1
 8003ba2:	d101      	bne.n	8003ba8 <I2SEx_TxISR_I2SExt+0x64>
 8003ba4:	4b0c      	ldr	r3, [pc, #48]	; (8003bd8 <I2SEx_TxISR_I2SExt+0x94>)
 8003ba6:	e001      	b.n	8003bac <I2SEx_TxISR_I2SExt+0x68>
 8003ba8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003bac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003bb0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d106      	bne.n	8003bca <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7ff ff81 	bl	8003acc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003bca:	bf00      	nop
 8003bcc:	3708      	adds	r7, #8
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	40003800 	.word	0x40003800
 8003bd8:	40003400 	.word	0x40003400

08003bdc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68d8      	ldr	r0, [r3, #12]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bee:	1c99      	adds	r1, r3, #2
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003bf4:	b282      	uxth	r2, r0
 8003bf6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	b29a      	uxth	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d113      	bne.n	8003c38 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003c1e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d106      	bne.n	8003c38 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f7ff ff4a 	bl	8003acc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c38:	bf00      	nop
 8003c3a:	3708      	adds	r7, #8
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a20      	ldr	r2, [pc, #128]	; (8003cd0 <I2SEx_RxISR_I2SExt+0x90>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d101      	bne.n	8003c56 <I2SEx_RxISR_I2SExt+0x16>
 8003c52:	4b20      	ldr	r3, [pc, #128]	; (8003cd4 <I2SEx_RxISR_I2SExt+0x94>)
 8003c54:	e001      	b.n	8003c5a <I2SEx_RxISR_I2SExt+0x1a>
 8003c56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c5a:	68d8      	ldr	r0, [r3, #12]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c60:	1c99      	adds	r1, r3, #2
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003c66:	b282      	uxth	r2, r0
 8003c68:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d121      	bne.n	8003cc6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a12      	ldr	r2, [pc, #72]	; (8003cd0 <I2SEx_RxISR_I2SExt+0x90>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d101      	bne.n	8003c90 <I2SEx_RxISR_I2SExt+0x50>
 8003c8c:	4b11      	ldr	r3, [pc, #68]	; (8003cd4 <I2SEx_RxISR_I2SExt+0x94>)
 8003c8e:	e001      	b.n	8003c94 <I2SEx_RxISR_I2SExt+0x54>
 8003c90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	490d      	ldr	r1, [pc, #52]	; (8003cd0 <I2SEx_RxISR_I2SExt+0x90>)
 8003c9c:	428b      	cmp	r3, r1
 8003c9e:	d101      	bne.n	8003ca4 <I2SEx_RxISR_I2SExt+0x64>
 8003ca0:	4b0c      	ldr	r3, [pc, #48]	; (8003cd4 <I2SEx_RxISR_I2SExt+0x94>)
 8003ca2:	e001      	b.n	8003ca8 <I2SEx_RxISR_I2SExt+0x68>
 8003ca4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ca8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003cac:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d106      	bne.n	8003cc6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7ff ff03 	bl	8003acc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003cc6:	bf00      	nop
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40003800 	.word	0x40003800
 8003cd4:	40003400 	.word	0x40003400

08003cd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e25b      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d075      	beq.n	8003de2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cf6:	4ba3      	ldr	r3, [pc, #652]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f003 030c 	and.w	r3, r3, #12
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d00c      	beq.n	8003d1c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d02:	4ba0      	ldr	r3, [pc, #640]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	d112      	bne.n	8003d34 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d0e:	4b9d      	ldr	r3, [pc, #628]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d1a:	d10b      	bne.n	8003d34 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1c:	4b99      	ldr	r3, [pc, #612]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d05b      	beq.n	8003de0 <HAL_RCC_OscConfig+0x108>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d157      	bne.n	8003de0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e236      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d3c:	d106      	bne.n	8003d4c <HAL_RCC_OscConfig+0x74>
 8003d3e:	4b91      	ldr	r3, [pc, #580]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a90      	ldr	r2, [pc, #576]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	e01d      	b.n	8003d88 <HAL_RCC_OscConfig+0xb0>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d54:	d10c      	bne.n	8003d70 <HAL_RCC_OscConfig+0x98>
 8003d56:	4b8b      	ldr	r3, [pc, #556]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a8a      	ldr	r2, [pc, #552]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d60:	6013      	str	r3, [r2, #0]
 8003d62:	4b88      	ldr	r3, [pc, #544]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a87      	ldr	r2, [pc, #540]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d6c:	6013      	str	r3, [r2, #0]
 8003d6e:	e00b      	b.n	8003d88 <HAL_RCC_OscConfig+0xb0>
 8003d70:	4b84      	ldr	r3, [pc, #528]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a83      	ldr	r2, [pc, #524]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	4b81      	ldr	r3, [pc, #516]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a80      	ldr	r2, [pc, #512]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003d82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d013      	beq.n	8003db8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d90:	f7fd f9a8 	bl	80010e4 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d98:	f7fd f9a4 	bl	80010e4 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b64      	cmp	r3, #100	; 0x64
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e1fb      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003daa:	4b76      	ldr	r3, [pc, #472]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f0      	beq.n	8003d98 <HAL_RCC_OscConfig+0xc0>
 8003db6:	e014      	b.n	8003de2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db8:	f7fd f994 	bl	80010e4 <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dc0:	f7fd f990 	bl	80010e4 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b64      	cmp	r3, #100	; 0x64
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e1e7      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd2:	4b6c      	ldr	r3, [pc, #432]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1f0      	bne.n	8003dc0 <HAL_RCC_OscConfig+0xe8>
 8003dde:	e000      	b.n	8003de2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d063      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003dee:	4b65      	ldr	r3, [pc, #404]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 030c 	and.w	r3, r3, #12
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00b      	beq.n	8003e12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dfa:	4b62      	ldr	r3, [pc, #392]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e02:	2b08      	cmp	r3, #8
 8003e04:	d11c      	bne.n	8003e40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e06:	4b5f      	ldr	r3, [pc, #380]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d116      	bne.n	8003e40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e12:	4b5c      	ldr	r3, [pc, #368]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d005      	beq.n	8003e2a <HAL_RCC_OscConfig+0x152>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d001      	beq.n	8003e2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e1bb      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2a:	4b56      	ldr	r3, [pc, #344]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	4952      	ldr	r1, [pc, #328]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e3e:	e03a      	b.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d020      	beq.n	8003e8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e48:	4b4f      	ldr	r3, [pc, #316]	; (8003f88 <HAL_RCC_OscConfig+0x2b0>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4e:	f7fd f949 	bl	80010e4 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e54:	e008      	b.n	8003e68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e56:	f7fd f945 	bl	80010e4 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e19c      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e68:	4b46      	ldr	r3, [pc, #280]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0f0      	beq.n	8003e56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e74:	4b43      	ldr	r3, [pc, #268]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	4940      	ldr	r1, [pc, #256]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]
 8003e88:	e015      	b.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e8a:	4b3f      	ldr	r3, [pc, #252]	; (8003f88 <HAL_RCC_OscConfig+0x2b0>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e90:	f7fd f928 	bl	80010e4 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e98:	f7fd f924 	bl	80010e4 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e17b      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	4b36      	ldr	r3, [pc, #216]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f0      	bne.n	8003e98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d030      	beq.n	8003f24 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d016      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eca:	4b30      	ldr	r3, [pc, #192]	; (8003f8c <HAL_RCC_OscConfig+0x2b4>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed0:	f7fd f908 	bl	80010e4 <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ed8:	f7fd f904 	bl	80010e4 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e15b      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eea:	4b26      	ldr	r3, [pc, #152]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003eec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x200>
 8003ef6:	e015      	b.n	8003f24 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ef8:	4b24      	ldr	r3, [pc, #144]	; (8003f8c <HAL_RCC_OscConfig+0x2b4>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003efe:	f7fd f8f1 	bl	80010e4 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f04:	e008      	b.n	8003f18 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f06:	f7fd f8ed 	bl	80010e4 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e144      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f18:	4b1a      	ldr	r3, [pc, #104]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003f1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1f0      	bne.n	8003f06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0304 	and.w	r3, r3, #4
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 80a0 	beq.w	8004072 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f32:	2300      	movs	r3, #0
 8003f34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f36:	4b13      	ldr	r3, [pc, #76]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10f      	bne.n	8003f62 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f42:	2300      	movs	r3, #0
 8003f44:	60bb      	str	r3, [r7, #8]
 8003f46:	4b0f      	ldr	r3, [pc, #60]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4a:	4a0e      	ldr	r2, [pc, #56]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f50:	6413      	str	r3, [r2, #64]	; 0x40
 8003f52:	4b0c      	ldr	r3, [pc, #48]	; (8003f84 <HAL_RCC_OscConfig+0x2ac>)
 8003f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f5a:	60bb      	str	r3, [r7, #8]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f62:	4b0b      	ldr	r3, [pc, #44]	; (8003f90 <HAL_RCC_OscConfig+0x2b8>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d121      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f6e:	4b08      	ldr	r3, [pc, #32]	; (8003f90 <HAL_RCC_OscConfig+0x2b8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a07      	ldr	r2, [pc, #28]	; (8003f90 <HAL_RCC_OscConfig+0x2b8>)
 8003f74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f7a:	f7fd f8b3 	bl	80010e4 <HAL_GetTick>
 8003f7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f80:	e011      	b.n	8003fa6 <HAL_RCC_OscConfig+0x2ce>
 8003f82:	bf00      	nop
 8003f84:	40023800 	.word	0x40023800
 8003f88:	42470000 	.word	0x42470000
 8003f8c:	42470e80 	.word	0x42470e80
 8003f90:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f94:	f7fd f8a6 	bl	80010e4 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e0fd      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa6:	4b81      	ldr	r3, [pc, #516]	; (80041ac <HAL_RCC_OscConfig+0x4d4>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d0f0      	beq.n	8003f94 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d106      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x2f0>
 8003fba:	4b7d      	ldr	r3, [pc, #500]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fbe:	4a7c      	ldr	r2, [pc, #496]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003fc0:	f043 0301 	orr.w	r3, r3, #1
 8003fc4:	6713      	str	r3, [r2, #112]	; 0x70
 8003fc6:	e01c      	b.n	8004002 <HAL_RCC_OscConfig+0x32a>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	2b05      	cmp	r3, #5
 8003fce:	d10c      	bne.n	8003fea <HAL_RCC_OscConfig+0x312>
 8003fd0:	4b77      	ldr	r3, [pc, #476]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003fd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd4:	4a76      	ldr	r2, [pc, #472]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003fd6:	f043 0304 	orr.w	r3, r3, #4
 8003fda:	6713      	str	r3, [r2, #112]	; 0x70
 8003fdc:	4b74      	ldr	r3, [pc, #464]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe0:	4a73      	ldr	r2, [pc, #460]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003fe2:	f043 0301 	orr.w	r3, r3, #1
 8003fe6:	6713      	str	r3, [r2, #112]	; 0x70
 8003fe8:	e00b      	b.n	8004002 <HAL_RCC_OscConfig+0x32a>
 8003fea:	4b71      	ldr	r3, [pc, #452]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fee:	4a70      	ldr	r2, [pc, #448]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003ff0:	f023 0301 	bic.w	r3, r3, #1
 8003ff4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ff6:	4b6e      	ldr	r3, [pc, #440]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffa:	4a6d      	ldr	r2, [pc, #436]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8003ffc:	f023 0304 	bic.w	r3, r3, #4
 8004000:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d015      	beq.n	8004036 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800400a:	f7fd f86b 	bl	80010e4 <HAL_GetTick>
 800400e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004010:	e00a      	b.n	8004028 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004012:	f7fd f867 	bl	80010e4 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004020:	4293      	cmp	r3, r2
 8004022:	d901      	bls.n	8004028 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e0bc      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004028:	4b61      	ldr	r3, [pc, #388]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 800402a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0ee      	beq.n	8004012 <HAL_RCC_OscConfig+0x33a>
 8004034:	e014      	b.n	8004060 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004036:	f7fd f855 	bl	80010e4 <HAL_GetTick>
 800403a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800403c:	e00a      	b.n	8004054 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800403e:	f7fd f851 	bl	80010e4 <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	f241 3288 	movw	r2, #5000	; 0x1388
 800404c:	4293      	cmp	r3, r2
 800404e:	d901      	bls.n	8004054 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e0a6      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004054:	4b56      	ldr	r3, [pc, #344]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8004056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1ee      	bne.n	800403e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004060:	7dfb      	ldrb	r3, [r7, #23]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d105      	bne.n	8004072 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004066:	4b52      	ldr	r3, [pc, #328]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8004068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406a:	4a51      	ldr	r2, [pc, #324]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 800406c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004070:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 8092 	beq.w	80041a0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800407c:	4b4c      	ldr	r3, [pc, #304]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f003 030c 	and.w	r3, r3, #12
 8004084:	2b08      	cmp	r3, #8
 8004086:	d05c      	beq.n	8004142 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d141      	bne.n	8004114 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004090:	4b48      	ldr	r3, [pc, #288]	; (80041b4 <HAL_RCC_OscConfig+0x4dc>)
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004096:	f7fd f825 	bl	80010e4 <HAL_GetTick>
 800409a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800409e:	f7fd f821 	bl	80010e4 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e078      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b0:	4b3f      	ldr	r3, [pc, #252]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1f0      	bne.n	800409e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	69da      	ldr	r2, [r3, #28]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a1b      	ldr	r3, [r3, #32]
 80040c4:	431a      	orrs	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ca:	019b      	lsls	r3, r3, #6
 80040cc:	431a      	orrs	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d2:	085b      	lsrs	r3, r3, #1
 80040d4:	3b01      	subs	r3, #1
 80040d6:	041b      	lsls	r3, r3, #16
 80040d8:	431a      	orrs	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040de:	061b      	lsls	r3, r3, #24
 80040e0:	4933      	ldr	r1, [pc, #204]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040e6:	4b33      	ldr	r3, [pc, #204]	; (80041b4 <HAL_RCC_OscConfig+0x4dc>)
 80040e8:	2201      	movs	r2, #1
 80040ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ec:	f7fc fffa 	bl	80010e4 <HAL_GetTick>
 80040f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040f4:	f7fc fff6 	bl	80010e4 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e04d      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004106:	4b2a      	ldr	r3, [pc, #168]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d0f0      	beq.n	80040f4 <HAL_RCC_OscConfig+0x41c>
 8004112:	e045      	b.n	80041a0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004114:	4b27      	ldr	r3, [pc, #156]	; (80041b4 <HAL_RCC_OscConfig+0x4dc>)
 8004116:	2200      	movs	r2, #0
 8004118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411a:	f7fc ffe3 	bl	80010e4 <HAL_GetTick>
 800411e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004120:	e008      	b.n	8004134 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004122:	f7fc ffdf 	bl	80010e4 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e036      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004134:	4b1e      	ldr	r3, [pc, #120]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1f0      	bne.n	8004122 <HAL_RCC_OscConfig+0x44a>
 8004140:	e02e      	b.n	80041a0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d101      	bne.n	800414e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e029      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800414e:	4b18      	ldr	r3, [pc, #96]	; (80041b0 <HAL_RCC_OscConfig+0x4d8>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	69db      	ldr	r3, [r3, #28]
 800415e:	429a      	cmp	r2, r3
 8004160:	d11c      	bne.n	800419c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800416c:	429a      	cmp	r2, r3
 800416e:	d115      	bne.n	800419c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004176:	4013      	ands	r3, r2
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800417c:	4293      	cmp	r3, r2
 800417e:	d10d      	bne.n	800419c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800418a:	429a      	cmp	r2, r3
 800418c:	d106      	bne.n	800419c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004198:	429a      	cmp	r2, r3
 800419a:	d001      	beq.n	80041a0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e000      	b.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3718      	adds	r7, #24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40007000 	.word	0x40007000
 80041b0:	40023800 	.word	0x40023800
 80041b4:	42470060 	.word	0x42470060

080041b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e0cc      	b.n	8004366 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041cc:	4b68      	ldr	r3, [pc, #416]	; (8004370 <HAL_RCC_ClockConfig+0x1b8>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 030f 	and.w	r3, r3, #15
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d90c      	bls.n	80041f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041da:	4b65      	ldr	r3, [pc, #404]	; (8004370 <HAL_RCC_ClockConfig+0x1b8>)
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	b2d2      	uxtb	r2, r2
 80041e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e2:	4b63      	ldr	r3, [pc, #396]	; (8004370 <HAL_RCC_ClockConfig+0x1b8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 030f 	and.w	r3, r3, #15
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d001      	beq.n	80041f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e0b8      	b.n	8004366 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d020      	beq.n	8004242 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0304 	and.w	r3, r3, #4
 8004208:	2b00      	cmp	r3, #0
 800420a:	d005      	beq.n	8004218 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800420c:	4b59      	ldr	r3, [pc, #356]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	4a58      	ldr	r2, [pc, #352]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 8004212:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004216:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0308 	and.w	r3, r3, #8
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004224:	4b53      	ldr	r3, [pc, #332]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	4a52      	ldr	r2, [pc, #328]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 800422a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800422e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004230:	4b50      	ldr	r3, [pc, #320]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	494d      	ldr	r1, [pc, #308]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 800423e:	4313      	orrs	r3, r2
 8004240:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b00      	cmp	r3, #0
 800424c:	d044      	beq.n	80042d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	2b01      	cmp	r3, #1
 8004254:	d107      	bne.n	8004266 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004256:	4b47      	ldr	r3, [pc, #284]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d119      	bne.n	8004296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e07f      	b.n	8004366 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	2b02      	cmp	r3, #2
 800426c:	d003      	beq.n	8004276 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004272:	2b03      	cmp	r3, #3
 8004274:	d107      	bne.n	8004286 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004276:	4b3f      	ldr	r3, [pc, #252]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d109      	bne.n	8004296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e06f      	b.n	8004366 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004286:	4b3b      	ldr	r3, [pc, #236]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e067      	b.n	8004366 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004296:	4b37      	ldr	r3, [pc, #220]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f023 0203 	bic.w	r2, r3, #3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	4934      	ldr	r1, [pc, #208]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042a8:	f7fc ff1c 	bl	80010e4 <HAL_GetTick>
 80042ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ae:	e00a      	b.n	80042c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042b0:	f7fc ff18 	bl	80010e4 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80042be:	4293      	cmp	r3, r2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e04f      	b.n	8004366 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042c6:	4b2b      	ldr	r3, [pc, #172]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f003 020c 	and.w	r2, r3, #12
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d1eb      	bne.n	80042b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042d8:	4b25      	ldr	r3, [pc, #148]	; (8004370 <HAL_RCC_ClockConfig+0x1b8>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 030f 	and.w	r3, r3, #15
 80042e0:	683a      	ldr	r2, [r7, #0]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d20c      	bcs.n	8004300 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042e6:	4b22      	ldr	r3, [pc, #136]	; (8004370 <HAL_RCC_ClockConfig+0x1b8>)
 80042e8:	683a      	ldr	r2, [r7, #0]
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ee:	4b20      	ldr	r3, [pc, #128]	; (8004370 <HAL_RCC_ClockConfig+0x1b8>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d001      	beq.n	8004300 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e032      	b.n	8004366 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	2b00      	cmp	r3, #0
 800430a:	d008      	beq.n	800431e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800430c:	4b19      	ldr	r3, [pc, #100]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	4916      	ldr	r1, [pc, #88]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 800431a:	4313      	orrs	r3, r2
 800431c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0308 	and.w	r3, r3, #8
 8004326:	2b00      	cmp	r3, #0
 8004328:	d009      	beq.n	800433e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800432a:	4b12      	ldr	r3, [pc, #72]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	490e      	ldr	r1, [pc, #56]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 800433a:	4313      	orrs	r3, r2
 800433c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800433e:	f000 f821 	bl	8004384 <HAL_RCC_GetSysClockFreq>
 8004342:	4601      	mov	r1, r0
 8004344:	4b0b      	ldr	r3, [pc, #44]	; (8004374 <HAL_RCC_ClockConfig+0x1bc>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	091b      	lsrs	r3, r3, #4
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	4a0a      	ldr	r2, [pc, #40]	; (8004378 <HAL_RCC_ClockConfig+0x1c0>)
 8004350:	5cd3      	ldrb	r3, [r2, r3]
 8004352:	fa21 f303 	lsr.w	r3, r1, r3
 8004356:	4a09      	ldr	r2, [pc, #36]	; (800437c <HAL_RCC_ClockConfig+0x1c4>)
 8004358:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800435a:	4b09      	ldr	r3, [pc, #36]	; (8004380 <HAL_RCC_ClockConfig+0x1c8>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4618      	mov	r0, r3
 8004360:	f7fc fe7c 	bl	800105c <HAL_InitTick>

  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	40023c00 	.word	0x40023c00
 8004374:	40023800 	.word	0x40023800
 8004378:	080095ec 	.word	0x080095ec
 800437c:	20000000 	.word	0x20000000
 8004380:	20000004 	.word	0x20000004

08004384 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800438a:	2300      	movs	r3, #0
 800438c:	607b      	str	r3, [r7, #4]
 800438e:	2300      	movs	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]
 8004392:	2300      	movs	r3, #0
 8004394:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004396:	2300      	movs	r3, #0
 8004398:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800439a:	4b63      	ldr	r3, [pc, #396]	; (8004528 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f003 030c 	and.w	r3, r3, #12
 80043a2:	2b04      	cmp	r3, #4
 80043a4:	d007      	beq.n	80043b6 <HAL_RCC_GetSysClockFreq+0x32>
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d008      	beq.n	80043bc <HAL_RCC_GetSysClockFreq+0x38>
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f040 80b4 	bne.w	8004518 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043b0:	4b5e      	ldr	r3, [pc, #376]	; (800452c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80043b2:	60bb      	str	r3, [r7, #8]
       break;
 80043b4:	e0b3      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043b6:	4b5e      	ldr	r3, [pc, #376]	; (8004530 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80043b8:	60bb      	str	r3, [r7, #8]
      break;
 80043ba:	e0b0      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043bc:	4b5a      	ldr	r3, [pc, #360]	; (8004528 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043c4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043c6:	4b58      	ldr	r3, [pc, #352]	; (8004528 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d04a      	beq.n	8004468 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043d2:	4b55      	ldr	r3, [pc, #340]	; (8004528 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	099b      	lsrs	r3, r3, #6
 80043d8:	f04f 0400 	mov.w	r4, #0
 80043dc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80043e0:	f04f 0200 	mov.w	r2, #0
 80043e4:	ea03 0501 	and.w	r5, r3, r1
 80043e8:	ea04 0602 	and.w	r6, r4, r2
 80043ec:	4629      	mov	r1, r5
 80043ee:	4632      	mov	r2, r6
 80043f0:	f04f 0300 	mov.w	r3, #0
 80043f4:	f04f 0400 	mov.w	r4, #0
 80043f8:	0154      	lsls	r4, r2, #5
 80043fa:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80043fe:	014b      	lsls	r3, r1, #5
 8004400:	4619      	mov	r1, r3
 8004402:	4622      	mov	r2, r4
 8004404:	1b49      	subs	r1, r1, r5
 8004406:	eb62 0206 	sbc.w	r2, r2, r6
 800440a:	f04f 0300 	mov.w	r3, #0
 800440e:	f04f 0400 	mov.w	r4, #0
 8004412:	0194      	lsls	r4, r2, #6
 8004414:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004418:	018b      	lsls	r3, r1, #6
 800441a:	1a5b      	subs	r3, r3, r1
 800441c:	eb64 0402 	sbc.w	r4, r4, r2
 8004420:	f04f 0100 	mov.w	r1, #0
 8004424:	f04f 0200 	mov.w	r2, #0
 8004428:	00e2      	lsls	r2, r4, #3
 800442a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800442e:	00d9      	lsls	r1, r3, #3
 8004430:	460b      	mov	r3, r1
 8004432:	4614      	mov	r4, r2
 8004434:	195b      	adds	r3, r3, r5
 8004436:	eb44 0406 	adc.w	r4, r4, r6
 800443a:	f04f 0100 	mov.w	r1, #0
 800443e:	f04f 0200 	mov.w	r2, #0
 8004442:	0262      	lsls	r2, r4, #9
 8004444:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004448:	0259      	lsls	r1, r3, #9
 800444a:	460b      	mov	r3, r1
 800444c:	4614      	mov	r4, r2
 800444e:	4618      	mov	r0, r3
 8004450:	4621      	mov	r1, r4
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f04f 0400 	mov.w	r4, #0
 8004458:	461a      	mov	r2, r3
 800445a:	4623      	mov	r3, r4
 800445c:	f7fb ff08 	bl	8000270 <__aeabi_uldivmod>
 8004460:	4603      	mov	r3, r0
 8004462:	460c      	mov	r4, r1
 8004464:	60fb      	str	r3, [r7, #12]
 8004466:	e049      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004468:	4b2f      	ldr	r3, [pc, #188]	; (8004528 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	099b      	lsrs	r3, r3, #6
 800446e:	f04f 0400 	mov.w	r4, #0
 8004472:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004476:	f04f 0200 	mov.w	r2, #0
 800447a:	ea03 0501 	and.w	r5, r3, r1
 800447e:	ea04 0602 	and.w	r6, r4, r2
 8004482:	4629      	mov	r1, r5
 8004484:	4632      	mov	r2, r6
 8004486:	f04f 0300 	mov.w	r3, #0
 800448a:	f04f 0400 	mov.w	r4, #0
 800448e:	0154      	lsls	r4, r2, #5
 8004490:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004494:	014b      	lsls	r3, r1, #5
 8004496:	4619      	mov	r1, r3
 8004498:	4622      	mov	r2, r4
 800449a:	1b49      	subs	r1, r1, r5
 800449c:	eb62 0206 	sbc.w	r2, r2, r6
 80044a0:	f04f 0300 	mov.w	r3, #0
 80044a4:	f04f 0400 	mov.w	r4, #0
 80044a8:	0194      	lsls	r4, r2, #6
 80044aa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80044ae:	018b      	lsls	r3, r1, #6
 80044b0:	1a5b      	subs	r3, r3, r1
 80044b2:	eb64 0402 	sbc.w	r4, r4, r2
 80044b6:	f04f 0100 	mov.w	r1, #0
 80044ba:	f04f 0200 	mov.w	r2, #0
 80044be:	00e2      	lsls	r2, r4, #3
 80044c0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80044c4:	00d9      	lsls	r1, r3, #3
 80044c6:	460b      	mov	r3, r1
 80044c8:	4614      	mov	r4, r2
 80044ca:	195b      	adds	r3, r3, r5
 80044cc:	eb44 0406 	adc.w	r4, r4, r6
 80044d0:	f04f 0100 	mov.w	r1, #0
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	02a2      	lsls	r2, r4, #10
 80044da:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80044de:	0299      	lsls	r1, r3, #10
 80044e0:	460b      	mov	r3, r1
 80044e2:	4614      	mov	r4, r2
 80044e4:	4618      	mov	r0, r3
 80044e6:	4621      	mov	r1, r4
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f04f 0400 	mov.w	r4, #0
 80044ee:	461a      	mov	r2, r3
 80044f0:	4623      	mov	r3, r4
 80044f2:	f7fb febd 	bl	8000270 <__aeabi_uldivmod>
 80044f6:	4603      	mov	r3, r0
 80044f8:	460c      	mov	r4, r1
 80044fa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044fc:	4b0a      	ldr	r3, [pc, #40]	; (8004528 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	0c1b      	lsrs	r3, r3, #16
 8004502:	f003 0303 	and.w	r3, r3, #3
 8004506:	3301      	adds	r3, #1
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	fbb2 f3f3 	udiv	r3, r2, r3
 8004514:	60bb      	str	r3, [r7, #8]
      break;
 8004516:	e002      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004518:	4b04      	ldr	r3, [pc, #16]	; (800452c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800451a:	60bb      	str	r3, [r7, #8]
      break;
 800451c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800451e:	68bb      	ldr	r3, [r7, #8]
}
 8004520:	4618      	mov	r0, r3
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004528:	40023800 	.word	0x40023800
 800452c:	00f42400 	.word	0x00f42400
 8004530:	007a1200 	.word	0x007a1200

08004534 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004534:	b480      	push	{r7}
 8004536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004538:	4b03      	ldr	r3, [pc, #12]	; (8004548 <HAL_RCC_GetHCLKFreq+0x14>)
 800453a:	681b      	ldr	r3, [r3, #0]
}
 800453c:	4618      	mov	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	20000000 	.word	0x20000000

0800454c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004550:	f7ff fff0 	bl	8004534 <HAL_RCC_GetHCLKFreq>
 8004554:	4601      	mov	r1, r0
 8004556:	4b05      	ldr	r3, [pc, #20]	; (800456c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	0a9b      	lsrs	r3, r3, #10
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	4a03      	ldr	r2, [pc, #12]	; (8004570 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004562:	5cd3      	ldrb	r3, [r2, r3]
 8004564:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004568:	4618      	mov	r0, r3
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40023800 	.word	0x40023800
 8004570:	080095fc 	.word	0x080095fc

08004574 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004578:	f7ff ffdc 	bl	8004534 <HAL_RCC_GetHCLKFreq>
 800457c:	4601      	mov	r1, r0
 800457e:	4b05      	ldr	r3, [pc, #20]	; (8004594 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	0b5b      	lsrs	r3, r3, #13
 8004584:	f003 0307 	and.w	r3, r3, #7
 8004588:	4a03      	ldr	r2, [pc, #12]	; (8004598 <HAL_RCC_GetPCLK2Freq+0x24>)
 800458a:	5cd3      	ldrb	r3, [r2, r3]
 800458c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004590:	4618      	mov	r0, r3
 8004592:	bd80      	pop	{r7, pc}
 8004594:	40023800 	.word	0x40023800
 8004598:	080095fc 	.word	0x080095fc

0800459c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045a4:	2300      	movs	r3, #0
 80045a6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d105      	bne.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d035      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80045c4:	4b62      	ldr	r3, [pc, #392]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80045ca:	f7fc fd8b 	bl	80010e4 <HAL_GetTick>
 80045ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045d0:	e008      	b.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80045d2:	f7fc fd87 	bl	80010e4 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d901      	bls.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e0b0      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045e4:	4b5b      	ldr	r3, [pc, #364]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1f0      	bne.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	019a      	lsls	r2, r3, #6
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	071b      	lsls	r3, r3, #28
 80045fc:	4955      	ldr	r1, [pc, #340]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004604:	4b52      	ldr	r3, [pc, #328]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004606:	2201      	movs	r2, #1
 8004608:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800460a:	f7fc fd6b 	bl	80010e4 <HAL_GetTick>
 800460e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004610:	e008      	b.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004612:	f7fc fd67 	bl	80010e4 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d901      	bls.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e090      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004624:	4b4b      	ldr	r3, [pc, #300]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0f0      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 8083 	beq.w	8004744 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	60fb      	str	r3, [r7, #12]
 8004642:	4b44      	ldr	r3, [pc, #272]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	4a43      	ldr	r2, [pc, #268]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800464c:	6413      	str	r3, [r2, #64]	; 0x40
 800464e:	4b41      	ldr	r3, [pc, #260]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004656:	60fb      	str	r3, [r7, #12]
 8004658:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800465a:	4b3f      	ldr	r3, [pc, #252]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a3e      	ldr	r2, [pc, #248]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004660:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004664:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004666:	f7fc fd3d 	bl	80010e4 <HAL_GetTick>
 800466a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800466c:	e008      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800466e:	f7fc fd39 	bl	80010e4 <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	2b02      	cmp	r3, #2
 800467a:	d901      	bls.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e062      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004680:	4b35      	ldr	r3, [pc, #212]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0f0      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800468c:	4b31      	ldr	r3, [pc, #196]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800468e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004690:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004694:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d02f      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046a4:	693a      	ldr	r2, [r7, #16]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d028      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046aa:	4b2a      	ldr	r3, [pc, #168]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046b2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046b4:	4b29      	ldr	r3, [pc, #164]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80046b6:	2201      	movs	r2, #1
 80046b8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046ba:	4b28      	ldr	r3, [pc, #160]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80046c0:	4a24      	ldr	r2, [pc, #144]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80046c6:	4b23      	ldr	r3, [pc, #140]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d114      	bne.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80046d2:	f7fc fd07 	bl	80010e4 <HAL_GetTick>
 80046d6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046d8:	e00a      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046da:	f7fc fd03 	bl	80010e4 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d901      	bls.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e02a      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046f0:	4b18      	ldr	r3, [pc, #96]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d0ee      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004704:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004708:	d10d      	bne.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800470a:	4b12      	ldr	r3, [pc, #72]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800471a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800471e:	490d      	ldr	r1, [pc, #52]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004720:	4313      	orrs	r3, r2
 8004722:	608b      	str	r3, [r1, #8]
 8004724:	e005      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004726:	4b0b      	ldr	r3, [pc, #44]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	4a0a      	ldr	r2, [pc, #40]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800472c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004730:	6093      	str	r3, [r2, #8]
 8004732:	4b08      	ldr	r3, [pc, #32]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004734:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800473e:	4905      	ldr	r1, [pc, #20]	; (8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004740:	4313      	orrs	r3, r2
 8004742:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3718      	adds	r7, #24
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	42470068 	.word	0x42470068
 8004754:	40023800 	.word	0x40023800
 8004758:	40007000 	.word	0x40007000
 800475c:	42470e40 	.word	0x42470e40

08004760 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004768:	2300      	movs	r3, #0
 800476a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800476c:	2300      	movs	r3, #0
 800476e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004770:	2300      	movs	r3, #0
 8004772:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004774:	2300      	movs	r3, #0
 8004776:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d13d      	bne.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800477e:	4b22      	ldr	r3, [pc, #136]	; (8004808 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004786:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d004      	beq.n	8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800478e:	2b01      	cmp	r3, #1
 8004790:	d12f      	bne.n	80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004792:	4b1e      	ldr	r3, [pc, #120]	; (800480c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004794:	617b      	str	r3, [r7, #20]
          break;
 8004796:	e02f      	b.n	80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004798:	4b1b      	ldr	r3, [pc, #108]	; (8004808 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047a4:	d108      	bne.n	80047b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80047a6:	4b18      	ldr	r3, [pc, #96]	; (8004808 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047ae:	4a18      	ldr	r2, [pc, #96]	; (8004810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80047b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b4:	613b      	str	r3, [r7, #16]
 80047b6:	e007      	b.n	80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80047b8:	4b13      	ldr	r3, [pc, #76]	; (8004808 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047c0:	4a14      	ldr	r2, [pc, #80]	; (8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80047c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80047c8:	4b0f      	ldr	r3, [pc, #60]	; (8004808 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80047ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047ce:	099b      	lsrs	r3, r3, #6
 80047d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	fb02 f303 	mul.w	r3, r2, r3
 80047da:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80047dc:	4b0a      	ldr	r3, [pc, #40]	; (8004808 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80047de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047e2:	0f1b      	lsrs	r3, r3, #28
 80047e4:	f003 0307 	and.w	r3, r3, #7
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ee:	617b      	str	r3, [r7, #20]
          break;
 80047f0:	e002      	b.n	80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80047f2:	2300      	movs	r3, #0
 80047f4:	617b      	str	r3, [r7, #20]
          break;
 80047f6:	bf00      	nop
        }
      }
      break;
 80047f8:	bf00      	nop
    }
  }
  return frequency;
 80047fa:	697b      	ldr	r3, [r7, #20]
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	371c      	adds	r7, #28
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr
 8004808:	40023800 	.word	0x40023800
 800480c:	00bb8000 	.word	0x00bb8000
 8004810:	007a1200 	.word	0x007a1200
 8004814:	00f42400 	.word	0x00f42400

08004818 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d101      	bne.n	800482a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e056      	b.n	80048d8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004836:	b2db      	uxtb	r3, r3
 8004838:	2b00      	cmp	r3, #0
 800483a:	d106      	bne.n	800484a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7fc fa69 	bl	8000d1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2202      	movs	r2, #2
 800484e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004860:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	431a      	orrs	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	431a      	orrs	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	431a      	orrs	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004886:	431a      	orrs	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	69db      	ldr	r3, [r3, #28]
 800488c:	431a      	orrs	r2, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	ea42 0103 	orr.w	r1, r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	430a      	orrs	r2, r1
 80048a0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	0c1b      	lsrs	r3, r3, #16
 80048a8:	f003 0104 	and.w	r1, r3, #4
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	69da      	ldr	r2, [r3, #28]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e01d      	b.n	800492e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d106      	bne.n	800490c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7fc fa50 	bl	8000dac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2202      	movs	r2, #2
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3304      	adds	r3, #4
 800491c:	4619      	mov	r1, r3
 800491e:	4610      	mov	r0, r2
 8004920:	f000 f95e 	bl	8004be0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3708      	adds	r7, #8
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}

08004936 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004936:	b480      	push	{r7}
 8004938:	b085      	sub	sp, #20
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68da      	ldr	r2, [r3, #12]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f042 0201 	orr.w	r2, r2, #1
 800494c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 0307 	and.w	r3, r3, #7
 8004958:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2b06      	cmp	r3, #6
 800495e:	d007      	beq.n	8004970 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f042 0201 	orr.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3714      	adds	r7, #20
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800497e:	b580      	push	{r7, lr}
 8004980:	b082      	sub	sp, #8
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b02      	cmp	r3, #2
 8004992:	d122      	bne.n	80049da <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d11b      	bne.n	80049da <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f06f 0202 	mvn.w	r2, #2
 80049aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	f003 0303 	and.w	r3, r3, #3
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d003      	beq.n	80049c8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f8ee 	bl	8004ba2 <HAL_TIM_IC_CaptureCallback>
 80049c6:	e005      	b.n	80049d4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f8e0 	bl	8004b8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 f8f1 	bl	8004bb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b04      	cmp	r3, #4
 80049e6:	d122      	bne.n	8004a2e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d11b      	bne.n	8004a2e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f06f 0204 	mvn.w	r2, #4
 80049fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d003      	beq.n	8004a1c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f8c4 	bl	8004ba2 <HAL_TIM_IC_CaptureCallback>
 8004a1a:	e005      	b.n	8004a28 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 f8b6 	bl	8004b8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f8c7 	bl	8004bb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	f003 0308 	and.w	r3, r3, #8
 8004a38:	2b08      	cmp	r3, #8
 8004a3a:	d122      	bne.n	8004a82 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	f003 0308 	and.w	r3, r3, #8
 8004a46:	2b08      	cmp	r3, #8
 8004a48:	d11b      	bne.n	8004a82 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f06f 0208 	mvn.w	r2, #8
 8004a52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2204      	movs	r2, #4
 8004a58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	69db      	ldr	r3, [r3, #28]
 8004a60:	f003 0303 	and.w	r3, r3, #3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d003      	beq.n	8004a70 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f000 f89a 	bl	8004ba2 <HAL_TIM_IC_CaptureCallback>
 8004a6e:	e005      	b.n	8004a7c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f88c 	bl	8004b8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f89d 	bl	8004bb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	691b      	ldr	r3, [r3, #16]
 8004a88:	f003 0310 	and.w	r3, r3, #16
 8004a8c:	2b10      	cmp	r3, #16
 8004a8e:	d122      	bne.n	8004ad6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	f003 0310 	and.w	r3, r3, #16
 8004a9a:	2b10      	cmp	r3, #16
 8004a9c:	d11b      	bne.n	8004ad6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f06f 0210 	mvn.w	r2, #16
 8004aa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2208      	movs	r2, #8
 8004aac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	69db      	ldr	r3, [r3, #28]
 8004ab4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 f870 	bl	8004ba2 <HAL_TIM_IC_CaptureCallback>
 8004ac2:	e005      	b.n	8004ad0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 f862 	bl	8004b8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f873 	bl	8004bb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d10e      	bne.n	8004b02 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d107      	bne.n	8004b02 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f06f 0201 	mvn.w	r2, #1
 8004afa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f7fb fd37 	bl	8000570 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b0c:	2b80      	cmp	r3, #128	; 0x80
 8004b0e:	d10e      	bne.n	8004b2e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b1a:	2b80      	cmp	r3, #128	; 0x80
 8004b1c:	d107      	bne.n	8004b2e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 f903 	bl	8004d34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b38:	2b40      	cmp	r3, #64	; 0x40
 8004b3a:	d10e      	bne.n	8004b5a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b46:	2b40      	cmp	r3, #64	; 0x40
 8004b48:	d107      	bne.n	8004b5a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 f838 	bl	8004bca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	f003 0320 	and.w	r3, r3, #32
 8004b64:	2b20      	cmp	r3, #32
 8004b66:	d10e      	bne.n	8004b86 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	f003 0320 	and.w	r3, r3, #32
 8004b72:	2b20      	cmp	r3, #32
 8004b74:	d107      	bne.n	8004b86 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f06f 0220 	mvn.w	r2, #32
 8004b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f8cd 	bl	8004d20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b86:	bf00      	nop
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b083      	sub	sp, #12
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b96:	bf00      	nop
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr

08004ba2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ba2:	b480      	push	{r7}
 8004ba4:	b083      	sub	sp, #12
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004baa:	bf00      	nop
 8004bac:	370c      	adds	r7, #12
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr

08004bb6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b083      	sub	sp, #12
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bd2:	bf00      	nop
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
	...

08004be0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b085      	sub	sp, #20
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a40      	ldr	r2, [pc, #256]	; (8004cf4 <TIM_Base_SetConfig+0x114>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d013      	beq.n	8004c20 <TIM_Base_SetConfig+0x40>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bfe:	d00f      	beq.n	8004c20 <TIM_Base_SetConfig+0x40>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a3d      	ldr	r2, [pc, #244]	; (8004cf8 <TIM_Base_SetConfig+0x118>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d00b      	beq.n	8004c20 <TIM_Base_SetConfig+0x40>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a3c      	ldr	r2, [pc, #240]	; (8004cfc <TIM_Base_SetConfig+0x11c>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d007      	beq.n	8004c20 <TIM_Base_SetConfig+0x40>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a3b      	ldr	r2, [pc, #236]	; (8004d00 <TIM_Base_SetConfig+0x120>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d003      	beq.n	8004c20 <TIM_Base_SetConfig+0x40>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a3a      	ldr	r2, [pc, #232]	; (8004d04 <TIM_Base_SetConfig+0x124>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d108      	bne.n	8004c32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a2f      	ldr	r2, [pc, #188]	; (8004cf4 <TIM_Base_SetConfig+0x114>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d02b      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c40:	d027      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a2c      	ldr	r2, [pc, #176]	; (8004cf8 <TIM_Base_SetConfig+0x118>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d023      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a2b      	ldr	r2, [pc, #172]	; (8004cfc <TIM_Base_SetConfig+0x11c>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d01f      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a2a      	ldr	r2, [pc, #168]	; (8004d00 <TIM_Base_SetConfig+0x120>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d01b      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a29      	ldr	r2, [pc, #164]	; (8004d04 <TIM_Base_SetConfig+0x124>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d017      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a28      	ldr	r2, [pc, #160]	; (8004d08 <TIM_Base_SetConfig+0x128>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d013      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a27      	ldr	r2, [pc, #156]	; (8004d0c <TIM_Base_SetConfig+0x12c>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d00f      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a26      	ldr	r2, [pc, #152]	; (8004d10 <TIM_Base_SetConfig+0x130>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d00b      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a25      	ldr	r2, [pc, #148]	; (8004d14 <TIM_Base_SetConfig+0x134>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d007      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a24      	ldr	r2, [pc, #144]	; (8004d18 <TIM_Base_SetConfig+0x138>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d003      	beq.n	8004c92 <TIM_Base_SetConfig+0xb2>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a23      	ldr	r2, [pc, #140]	; (8004d1c <TIM_Base_SetConfig+0x13c>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d108      	bne.n	8004ca4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	695b      	ldr	r3, [r3, #20]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a0a      	ldr	r2, [pc, #40]	; (8004cf4 <TIM_Base_SetConfig+0x114>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d003      	beq.n	8004cd8 <TIM_Base_SetConfig+0xf8>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a0c      	ldr	r2, [pc, #48]	; (8004d04 <TIM_Base_SetConfig+0x124>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d103      	bne.n	8004ce0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	691a      	ldr	r2, [r3, #16]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	615a      	str	r2, [r3, #20]
}
 8004ce6:	bf00      	nop
 8004ce8:	3714      	adds	r7, #20
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	40010000 	.word	0x40010000
 8004cf8:	40000400 	.word	0x40000400
 8004cfc:	40000800 	.word	0x40000800
 8004d00:	40000c00 	.word	0x40000c00
 8004d04:	40010400 	.word	0x40010400
 8004d08:	40014000 	.word	0x40014000
 8004d0c:	40014400 	.word	0x40014400
 8004d10:	40014800 	.word	0x40014800
 8004d14:	40001800 	.word	0x40001800
 8004d18:	40001c00 	.word	0x40001c00
 8004d1c:	40002000 	.word	0x40002000

08004d20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d101      	bne.n	8004d5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e03f      	b.n	8004dda <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d106      	bne.n	8004d74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7fc f844 	bl	8000dfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2224      	movs	r2, #36	; 0x24
 8004d78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68da      	ldr	r2, [r3, #12]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 faf9 	bl	8005384 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	691a      	ldr	r2, [r3, #16]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004da0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	695a      	ldr	r2, [r3, #20]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004db0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68da      	ldr	r2, [r3, #12]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004dc0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2220      	movs	r2, #32
 8004dcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3708      	adds	r7, #8
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}

08004de2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004de2:	b480      	push	{r7}
 8004de4:	b085      	sub	sp, #20
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	60f8      	str	r0, [r7, #12]
 8004dea:	60b9      	str	r1, [r7, #8]
 8004dec:	4613      	mov	r3, r2
 8004dee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d130      	bne.n	8004e5e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d002      	beq.n	8004e08 <HAL_UART_Transmit_IT+0x26>
 8004e02:	88fb      	ldrh	r3, [r7, #6]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e029      	b.n	8004e60 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d101      	bne.n	8004e1a <HAL_UART_Transmit_IT+0x38>
 8004e16:	2302      	movs	r3, #2
 8004e18:	e022      	b.n	8004e60 <HAL_UART_Transmit_IT+0x7e>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	88fa      	ldrh	r2, [r7, #6]
 8004e2c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	88fa      	ldrh	r2, [r7, #6]
 8004e32:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2221      	movs	r2, #33	; 0x21
 8004e3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68da      	ldr	r2, [r3, #12]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004e58:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	e000      	b.n	8004e60 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004e5e:	2302      	movs	r3, #2
  }
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3714      	adds	r7, #20
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	4613      	mov	r3, r2
 8004e78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b20      	cmp	r3, #32
 8004e84:	d140      	bne.n	8004f08 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d002      	beq.n	8004e92 <HAL_UART_Receive_IT+0x26>
 8004e8c:	88fb      	ldrh	r3, [r7, #6]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e039      	b.n	8004f0a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_UART_Receive_IT+0x38>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	e032      	b.n	8004f0a <HAL_UART_Receive_IT+0x9e>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	88fa      	ldrh	r2, [r7, #6]
 8004eb6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	88fa      	ldrh	r2, [r7, #6]
 8004ebc:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2222      	movs	r2, #34	; 0x22
 8004ec8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68da      	ldr	r2, [r3, #12]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ee2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	695a      	ldr	r2, [r3, #20]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0201 	orr.w	r2, r2, #1
 8004ef2:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	68da      	ldr	r2, [r3, #12]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0220 	orr.w	r2, r2, #32
 8004f02:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004f04:	2300      	movs	r3, #0
 8004f06:	e000      	b.n	8004f0a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004f08:	2302      	movs	r3, #2
  }
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3714      	adds	r7, #20
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
	...

08004f18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b088      	sub	sp, #32
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	f003 030f 	and.w	r3, r3, #15
 8004f46:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10d      	bne.n	8004f6a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	f003 0320 	and.w	r3, r3, #32
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d008      	beq.n	8004f6a <HAL_UART_IRQHandler+0x52>
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	f003 0320 	and.w	r3, r3, #32
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f98c 	bl	8005280 <UART_Receive_IT>
      return;
 8004f68:	e0d1      	b.n	800510e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f000 80b0 	beq.w	80050d2 <HAL_UART_IRQHandler+0x1ba>
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d105      	bne.n	8004f88 <HAL_UART_IRQHandler+0x70>
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 80a5 	beq.w	80050d2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00a      	beq.n	8004fa8 <HAL_UART_IRQHandler+0x90>
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d005      	beq.n	8004fa8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fa0:	f043 0201 	orr.w	r2, r3, #1
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	f003 0304 	and.w	r3, r3, #4
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00a      	beq.n	8004fc8 <HAL_UART_IRQHandler+0xb0>
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f003 0301 	and.w	r3, r3, #1
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d005      	beq.n	8004fc8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc0:	f043 0202 	orr.w	r2, r3, #2
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00a      	beq.n	8004fe8 <HAL_UART_IRQHandler+0xd0>
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f003 0301 	and.w	r3, r3, #1
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d005      	beq.n	8004fe8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe0:	f043 0204 	orr.w	r2, r3, #4
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	f003 0308 	and.w	r3, r3, #8
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00f      	beq.n	8005012 <HAL_UART_IRQHandler+0xfa>
 8004ff2:	69bb      	ldr	r3, [r7, #24]
 8004ff4:	f003 0320 	and.w	r3, r3, #32
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d104      	bne.n	8005006 <HAL_UART_IRQHandler+0xee>
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	2b00      	cmp	r3, #0
 8005004:	d005      	beq.n	8005012 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800500a:	f043 0208 	orr.w	r2, r3, #8
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005016:	2b00      	cmp	r3, #0
 8005018:	d078      	beq.n	800510c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	f003 0320 	and.w	r3, r3, #32
 8005020:	2b00      	cmp	r3, #0
 8005022:	d007      	beq.n	8005034 <HAL_UART_IRQHandler+0x11c>
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	f003 0320 	and.w	r3, r3, #32
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f926 	bl	8005280 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800503e:	2b40      	cmp	r3, #64	; 0x40
 8005040:	bf0c      	ite	eq
 8005042:	2301      	moveq	r3, #1
 8005044:	2300      	movne	r3, #0
 8005046:	b2db      	uxtb	r3, r3
 8005048:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800504e:	f003 0308 	and.w	r3, r3, #8
 8005052:	2b00      	cmp	r3, #0
 8005054:	d102      	bne.n	800505c <HAL_UART_IRQHandler+0x144>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d031      	beq.n	80050c0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f86f 	bl	8005140 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800506c:	2b40      	cmp	r3, #64	; 0x40
 800506e:	d123      	bne.n	80050b8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	695a      	ldr	r2, [r3, #20]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800507e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005084:	2b00      	cmp	r3, #0
 8005086:	d013      	beq.n	80050b0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800508c:	4a21      	ldr	r2, [pc, #132]	; (8005114 <HAL_UART_IRQHandler+0x1fc>)
 800508e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005094:	4618      	mov	r0, r3
 8005096:	f7fc f964 	bl	8001362 <HAL_DMA_Abort_IT>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d016      	beq.n	80050ce <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80050aa:	4610      	mov	r0, r2
 80050ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050ae:	e00e      	b.n	80050ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 f83b 	bl	800512c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050b6:	e00a      	b.n	80050ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 f837 	bl	800512c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050be:	e006      	b.n	80050ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 f833 	bl	800512c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80050cc:	e01e      	b.n	800510c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050ce:	bf00      	nop
    return;
 80050d0:	e01c      	b.n	800510c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d008      	beq.n	80050ee <HAL_UART_IRQHandler+0x1d6>
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d003      	beq.n	80050ee <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f85c 	bl	80051a4 <UART_Transmit_IT>
    return;
 80050ec:	e00f      	b.n	800510e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00a      	beq.n	800510e <HAL_UART_IRQHandler+0x1f6>
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d005      	beq.n	800510e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 f8a4 	bl	8005250 <UART_EndTransmit_IT>
    return;
 8005108:	bf00      	nop
 800510a:	e000      	b.n	800510e <HAL_UART_IRQHandler+0x1f6>
    return;
 800510c:	bf00      	nop
  }
}
 800510e:	3720      	adds	r7, #32
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	0800517d 	.word	0x0800517d

08005118 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005120:	bf00      	nop
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68da      	ldr	r2, [r3, #12]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005156:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	695a      	ldr	r2, [r3, #20]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f022 0201 	bic.w	r2, r2, #1
 8005166:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2220      	movs	r2, #32
 800516c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005170:	bf00      	nop
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005188:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2200      	movs	r2, #0
 800518e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f7ff ffc8 	bl	800512c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800519c:	bf00      	nop
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	2b21      	cmp	r3, #33	; 0x21
 80051b6:	d144      	bne.n	8005242 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c0:	d11a      	bne.n	80051f8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	881b      	ldrh	r3, [r3, #0]
 80051cc:	461a      	mov	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051d6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d105      	bne.n	80051ec <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a1b      	ldr	r3, [r3, #32]
 80051e4:	1c9a      	adds	r2, r3, #2
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	621a      	str	r2, [r3, #32]
 80051ea:	e00e      	b.n	800520a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	1c5a      	adds	r2, r3, #1
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	621a      	str	r2, [r3, #32]
 80051f6:	e008      	b.n	800520a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a1b      	ldr	r3, [r3, #32]
 80051fc:	1c59      	adds	r1, r3, #1
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	6211      	str	r1, [r2, #32]
 8005202:	781a      	ldrb	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800520e:	b29b      	uxth	r3, r3
 8005210:	3b01      	subs	r3, #1
 8005212:	b29b      	uxth	r3, r3
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	4619      	mov	r1, r3
 8005218:	84d1      	strh	r1, [r2, #38]	; 0x26
 800521a:	2b00      	cmp	r3, #0
 800521c:	d10f      	bne.n	800523e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68da      	ldr	r2, [r3, #12]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800522c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68da      	ldr	r2, [r3, #12]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800523c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800523e:	2300      	movs	r3, #0
 8005240:	e000      	b.n	8005244 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005242:	2302      	movs	r3, #2
  }
}
 8005244:	4618      	mov	r0, r3
 8005246:	3714      	adds	r7, #20
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005266:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f7ff ff51 	bl	8005118 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3708      	adds	r7, #8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800528e:	b2db      	uxtb	r3, r3
 8005290:	2b22      	cmp	r3, #34	; 0x22
 8005292:	d171      	bne.n	8005378 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800529c:	d123      	bne.n	80052e6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d10e      	bne.n	80052ca <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c2:	1c9a      	adds	r2, r3, #2
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	629a      	str	r2, [r3, #40]	; 0x28
 80052c8:	e029      	b.n	800531e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052de:	1c5a      	adds	r2, r3, #1
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	629a      	str	r2, [r3, #40]	; 0x28
 80052e4:	e01b      	b.n	800531e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10a      	bne.n	8005304 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	6858      	ldr	r0, [r3, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f8:	1c59      	adds	r1, r3, #1
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	6291      	str	r1, [r2, #40]	; 0x28
 80052fe:	b2c2      	uxtb	r2, r0
 8005300:	701a      	strb	r2, [r3, #0]
 8005302:	e00c      	b.n	800531e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	b2da      	uxtb	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005310:	1c58      	adds	r0, r3, #1
 8005312:	6879      	ldr	r1, [r7, #4]
 8005314:	6288      	str	r0, [r1, #40]	; 0x28
 8005316:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005322:	b29b      	uxth	r3, r3
 8005324:	3b01      	subs	r3, #1
 8005326:	b29b      	uxth	r3, r3
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	4619      	mov	r1, r3
 800532c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800532e:	2b00      	cmp	r3, #0
 8005330:	d120      	bne.n	8005374 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68da      	ldr	r2, [r3, #12]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0220 	bic.w	r2, r2, #32
 8005340:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68da      	ldr	r2, [r3, #12]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005350:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	695a      	ldr	r2, [r3, #20]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 0201 	bic.w	r2, r2, #1
 8005360:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2220      	movs	r2, #32
 8005366:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f7fb f916 	bl	800059c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005370:	2300      	movs	r3, #0
 8005372:	e002      	b.n	800537a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005374:	2300      	movs	r3, #0
 8005376:	e000      	b.n	800537a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005378:	2302      	movs	r3, #2
  }
}
 800537a:	4618      	mov	r0, r3
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
	...

08005384 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005388:	b085      	sub	sp, #20
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	691b      	ldr	r3, [r3, #16]
 8005394:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68da      	ldr	r2, [r3, #12]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	430a      	orrs	r2, r1
 80053a2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	689a      	ldr	r2, [r3, #8]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	691b      	ldr	r3, [r3, #16]
 80053ac:	431a      	orrs	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	431a      	orrs	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80053c6:	f023 030c 	bic.w	r3, r3, #12
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	6812      	ldr	r2, [r2, #0]
 80053ce:	68f9      	ldr	r1, [r7, #12]
 80053d0:	430b      	orrs	r3, r1
 80053d2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	699a      	ldr	r2, [r3, #24]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053f2:	f040 818b 	bne.w	800570c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4ac1      	ldr	r2, [pc, #772]	; (8005700 <UART_SetConfig+0x37c>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d005      	beq.n	800540c <UART_SetConfig+0x88>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4abf      	ldr	r2, [pc, #764]	; (8005704 <UART_SetConfig+0x380>)
 8005406:	4293      	cmp	r3, r2
 8005408:	f040 80bd 	bne.w	8005586 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800540c:	f7ff f8b2 	bl	8004574 <HAL_RCC_GetPCLK2Freq>
 8005410:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	461d      	mov	r5, r3
 8005416:	f04f 0600 	mov.w	r6, #0
 800541a:	46a8      	mov	r8, r5
 800541c:	46b1      	mov	r9, r6
 800541e:	eb18 0308 	adds.w	r3, r8, r8
 8005422:	eb49 0409 	adc.w	r4, r9, r9
 8005426:	4698      	mov	r8, r3
 8005428:	46a1      	mov	r9, r4
 800542a:	eb18 0805 	adds.w	r8, r8, r5
 800542e:	eb49 0906 	adc.w	r9, r9, r6
 8005432:	f04f 0100 	mov.w	r1, #0
 8005436:	f04f 0200 	mov.w	r2, #0
 800543a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800543e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005442:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005446:	4688      	mov	r8, r1
 8005448:	4691      	mov	r9, r2
 800544a:	eb18 0005 	adds.w	r0, r8, r5
 800544e:	eb49 0106 	adc.w	r1, r9, r6
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	461d      	mov	r5, r3
 8005458:	f04f 0600 	mov.w	r6, #0
 800545c:	196b      	adds	r3, r5, r5
 800545e:	eb46 0406 	adc.w	r4, r6, r6
 8005462:	461a      	mov	r2, r3
 8005464:	4623      	mov	r3, r4
 8005466:	f7fa ff03 	bl	8000270 <__aeabi_uldivmod>
 800546a:	4603      	mov	r3, r0
 800546c:	460c      	mov	r4, r1
 800546e:	461a      	mov	r2, r3
 8005470:	4ba5      	ldr	r3, [pc, #660]	; (8005708 <UART_SetConfig+0x384>)
 8005472:	fba3 2302 	umull	r2, r3, r3, r2
 8005476:	095b      	lsrs	r3, r3, #5
 8005478:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	461d      	mov	r5, r3
 8005480:	f04f 0600 	mov.w	r6, #0
 8005484:	46a9      	mov	r9, r5
 8005486:	46b2      	mov	sl, r6
 8005488:	eb19 0309 	adds.w	r3, r9, r9
 800548c:	eb4a 040a 	adc.w	r4, sl, sl
 8005490:	4699      	mov	r9, r3
 8005492:	46a2      	mov	sl, r4
 8005494:	eb19 0905 	adds.w	r9, r9, r5
 8005498:	eb4a 0a06 	adc.w	sl, sl, r6
 800549c:	f04f 0100 	mov.w	r1, #0
 80054a0:	f04f 0200 	mov.w	r2, #0
 80054a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80054ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80054b0:	4689      	mov	r9, r1
 80054b2:	4692      	mov	sl, r2
 80054b4:	eb19 0005 	adds.w	r0, r9, r5
 80054b8:	eb4a 0106 	adc.w	r1, sl, r6
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	461d      	mov	r5, r3
 80054c2:	f04f 0600 	mov.w	r6, #0
 80054c6:	196b      	adds	r3, r5, r5
 80054c8:	eb46 0406 	adc.w	r4, r6, r6
 80054cc:	461a      	mov	r2, r3
 80054ce:	4623      	mov	r3, r4
 80054d0:	f7fa fece 	bl	8000270 <__aeabi_uldivmod>
 80054d4:	4603      	mov	r3, r0
 80054d6:	460c      	mov	r4, r1
 80054d8:	461a      	mov	r2, r3
 80054da:	4b8b      	ldr	r3, [pc, #556]	; (8005708 <UART_SetConfig+0x384>)
 80054dc:	fba3 1302 	umull	r1, r3, r3, r2
 80054e0:	095b      	lsrs	r3, r3, #5
 80054e2:	2164      	movs	r1, #100	; 0x64
 80054e4:	fb01 f303 	mul.w	r3, r1, r3
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	00db      	lsls	r3, r3, #3
 80054ec:	3332      	adds	r3, #50	; 0x32
 80054ee:	4a86      	ldr	r2, [pc, #536]	; (8005708 <UART_SetConfig+0x384>)
 80054f0:	fba2 2303 	umull	r2, r3, r2, r3
 80054f4:	095b      	lsrs	r3, r3, #5
 80054f6:	005b      	lsls	r3, r3, #1
 80054f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80054fc:	4498      	add	r8, r3
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	461d      	mov	r5, r3
 8005502:	f04f 0600 	mov.w	r6, #0
 8005506:	46a9      	mov	r9, r5
 8005508:	46b2      	mov	sl, r6
 800550a:	eb19 0309 	adds.w	r3, r9, r9
 800550e:	eb4a 040a 	adc.w	r4, sl, sl
 8005512:	4699      	mov	r9, r3
 8005514:	46a2      	mov	sl, r4
 8005516:	eb19 0905 	adds.w	r9, r9, r5
 800551a:	eb4a 0a06 	adc.w	sl, sl, r6
 800551e:	f04f 0100 	mov.w	r1, #0
 8005522:	f04f 0200 	mov.w	r2, #0
 8005526:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800552a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800552e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005532:	4689      	mov	r9, r1
 8005534:	4692      	mov	sl, r2
 8005536:	eb19 0005 	adds.w	r0, r9, r5
 800553a:	eb4a 0106 	adc.w	r1, sl, r6
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	461d      	mov	r5, r3
 8005544:	f04f 0600 	mov.w	r6, #0
 8005548:	196b      	adds	r3, r5, r5
 800554a:	eb46 0406 	adc.w	r4, r6, r6
 800554e:	461a      	mov	r2, r3
 8005550:	4623      	mov	r3, r4
 8005552:	f7fa fe8d 	bl	8000270 <__aeabi_uldivmod>
 8005556:	4603      	mov	r3, r0
 8005558:	460c      	mov	r4, r1
 800555a:	461a      	mov	r2, r3
 800555c:	4b6a      	ldr	r3, [pc, #424]	; (8005708 <UART_SetConfig+0x384>)
 800555e:	fba3 1302 	umull	r1, r3, r3, r2
 8005562:	095b      	lsrs	r3, r3, #5
 8005564:	2164      	movs	r1, #100	; 0x64
 8005566:	fb01 f303 	mul.w	r3, r1, r3
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	3332      	adds	r3, #50	; 0x32
 8005570:	4a65      	ldr	r2, [pc, #404]	; (8005708 <UART_SetConfig+0x384>)
 8005572:	fba2 2303 	umull	r2, r3, r2, r3
 8005576:	095b      	lsrs	r3, r3, #5
 8005578:	f003 0207 	and.w	r2, r3, #7
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4442      	add	r2, r8
 8005582:	609a      	str	r2, [r3, #8]
 8005584:	e26f      	b.n	8005a66 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005586:	f7fe ffe1 	bl	800454c <HAL_RCC_GetPCLK1Freq>
 800558a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	461d      	mov	r5, r3
 8005590:	f04f 0600 	mov.w	r6, #0
 8005594:	46a8      	mov	r8, r5
 8005596:	46b1      	mov	r9, r6
 8005598:	eb18 0308 	adds.w	r3, r8, r8
 800559c:	eb49 0409 	adc.w	r4, r9, r9
 80055a0:	4698      	mov	r8, r3
 80055a2:	46a1      	mov	r9, r4
 80055a4:	eb18 0805 	adds.w	r8, r8, r5
 80055a8:	eb49 0906 	adc.w	r9, r9, r6
 80055ac:	f04f 0100 	mov.w	r1, #0
 80055b0:	f04f 0200 	mov.w	r2, #0
 80055b4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80055b8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80055bc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80055c0:	4688      	mov	r8, r1
 80055c2:	4691      	mov	r9, r2
 80055c4:	eb18 0005 	adds.w	r0, r8, r5
 80055c8:	eb49 0106 	adc.w	r1, r9, r6
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	461d      	mov	r5, r3
 80055d2:	f04f 0600 	mov.w	r6, #0
 80055d6:	196b      	adds	r3, r5, r5
 80055d8:	eb46 0406 	adc.w	r4, r6, r6
 80055dc:	461a      	mov	r2, r3
 80055de:	4623      	mov	r3, r4
 80055e0:	f7fa fe46 	bl	8000270 <__aeabi_uldivmod>
 80055e4:	4603      	mov	r3, r0
 80055e6:	460c      	mov	r4, r1
 80055e8:	461a      	mov	r2, r3
 80055ea:	4b47      	ldr	r3, [pc, #284]	; (8005708 <UART_SetConfig+0x384>)
 80055ec:	fba3 2302 	umull	r2, r3, r3, r2
 80055f0:	095b      	lsrs	r3, r3, #5
 80055f2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	461d      	mov	r5, r3
 80055fa:	f04f 0600 	mov.w	r6, #0
 80055fe:	46a9      	mov	r9, r5
 8005600:	46b2      	mov	sl, r6
 8005602:	eb19 0309 	adds.w	r3, r9, r9
 8005606:	eb4a 040a 	adc.w	r4, sl, sl
 800560a:	4699      	mov	r9, r3
 800560c:	46a2      	mov	sl, r4
 800560e:	eb19 0905 	adds.w	r9, r9, r5
 8005612:	eb4a 0a06 	adc.w	sl, sl, r6
 8005616:	f04f 0100 	mov.w	r1, #0
 800561a:	f04f 0200 	mov.w	r2, #0
 800561e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005622:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005626:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800562a:	4689      	mov	r9, r1
 800562c:	4692      	mov	sl, r2
 800562e:	eb19 0005 	adds.w	r0, r9, r5
 8005632:	eb4a 0106 	adc.w	r1, sl, r6
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	461d      	mov	r5, r3
 800563c:	f04f 0600 	mov.w	r6, #0
 8005640:	196b      	adds	r3, r5, r5
 8005642:	eb46 0406 	adc.w	r4, r6, r6
 8005646:	461a      	mov	r2, r3
 8005648:	4623      	mov	r3, r4
 800564a:	f7fa fe11 	bl	8000270 <__aeabi_uldivmod>
 800564e:	4603      	mov	r3, r0
 8005650:	460c      	mov	r4, r1
 8005652:	461a      	mov	r2, r3
 8005654:	4b2c      	ldr	r3, [pc, #176]	; (8005708 <UART_SetConfig+0x384>)
 8005656:	fba3 1302 	umull	r1, r3, r3, r2
 800565a:	095b      	lsrs	r3, r3, #5
 800565c:	2164      	movs	r1, #100	; 0x64
 800565e:	fb01 f303 	mul.w	r3, r1, r3
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	00db      	lsls	r3, r3, #3
 8005666:	3332      	adds	r3, #50	; 0x32
 8005668:	4a27      	ldr	r2, [pc, #156]	; (8005708 <UART_SetConfig+0x384>)
 800566a:	fba2 2303 	umull	r2, r3, r2, r3
 800566e:	095b      	lsrs	r3, r3, #5
 8005670:	005b      	lsls	r3, r3, #1
 8005672:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005676:	4498      	add	r8, r3
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	461d      	mov	r5, r3
 800567c:	f04f 0600 	mov.w	r6, #0
 8005680:	46a9      	mov	r9, r5
 8005682:	46b2      	mov	sl, r6
 8005684:	eb19 0309 	adds.w	r3, r9, r9
 8005688:	eb4a 040a 	adc.w	r4, sl, sl
 800568c:	4699      	mov	r9, r3
 800568e:	46a2      	mov	sl, r4
 8005690:	eb19 0905 	adds.w	r9, r9, r5
 8005694:	eb4a 0a06 	adc.w	sl, sl, r6
 8005698:	f04f 0100 	mov.w	r1, #0
 800569c:	f04f 0200 	mov.w	r2, #0
 80056a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80056a4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80056a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80056ac:	4689      	mov	r9, r1
 80056ae:	4692      	mov	sl, r2
 80056b0:	eb19 0005 	adds.w	r0, r9, r5
 80056b4:	eb4a 0106 	adc.w	r1, sl, r6
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	461d      	mov	r5, r3
 80056be:	f04f 0600 	mov.w	r6, #0
 80056c2:	196b      	adds	r3, r5, r5
 80056c4:	eb46 0406 	adc.w	r4, r6, r6
 80056c8:	461a      	mov	r2, r3
 80056ca:	4623      	mov	r3, r4
 80056cc:	f7fa fdd0 	bl	8000270 <__aeabi_uldivmod>
 80056d0:	4603      	mov	r3, r0
 80056d2:	460c      	mov	r4, r1
 80056d4:	461a      	mov	r2, r3
 80056d6:	4b0c      	ldr	r3, [pc, #48]	; (8005708 <UART_SetConfig+0x384>)
 80056d8:	fba3 1302 	umull	r1, r3, r3, r2
 80056dc:	095b      	lsrs	r3, r3, #5
 80056de:	2164      	movs	r1, #100	; 0x64
 80056e0:	fb01 f303 	mul.w	r3, r1, r3
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	3332      	adds	r3, #50	; 0x32
 80056ea:	4a07      	ldr	r2, [pc, #28]	; (8005708 <UART_SetConfig+0x384>)
 80056ec:	fba2 2303 	umull	r2, r3, r2, r3
 80056f0:	095b      	lsrs	r3, r3, #5
 80056f2:	f003 0207 	and.w	r2, r3, #7
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4442      	add	r2, r8
 80056fc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80056fe:	e1b2      	b.n	8005a66 <UART_SetConfig+0x6e2>
 8005700:	40011000 	.word	0x40011000
 8005704:	40011400 	.word	0x40011400
 8005708:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4ad7      	ldr	r2, [pc, #860]	; (8005a70 <UART_SetConfig+0x6ec>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d005      	beq.n	8005722 <UART_SetConfig+0x39e>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4ad6      	ldr	r2, [pc, #856]	; (8005a74 <UART_SetConfig+0x6f0>)
 800571c:	4293      	cmp	r3, r2
 800571e:	f040 80d1 	bne.w	80058c4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005722:	f7fe ff27 	bl	8004574 <HAL_RCC_GetPCLK2Freq>
 8005726:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	469a      	mov	sl, r3
 800572c:	f04f 0b00 	mov.w	fp, #0
 8005730:	46d0      	mov	r8, sl
 8005732:	46d9      	mov	r9, fp
 8005734:	eb18 0308 	adds.w	r3, r8, r8
 8005738:	eb49 0409 	adc.w	r4, r9, r9
 800573c:	4698      	mov	r8, r3
 800573e:	46a1      	mov	r9, r4
 8005740:	eb18 080a 	adds.w	r8, r8, sl
 8005744:	eb49 090b 	adc.w	r9, r9, fp
 8005748:	f04f 0100 	mov.w	r1, #0
 800574c:	f04f 0200 	mov.w	r2, #0
 8005750:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005754:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005758:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800575c:	4688      	mov	r8, r1
 800575e:	4691      	mov	r9, r2
 8005760:	eb1a 0508 	adds.w	r5, sl, r8
 8005764:	eb4b 0609 	adc.w	r6, fp, r9
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	4619      	mov	r1, r3
 800576e:	f04f 0200 	mov.w	r2, #0
 8005772:	f04f 0300 	mov.w	r3, #0
 8005776:	f04f 0400 	mov.w	r4, #0
 800577a:	0094      	lsls	r4, r2, #2
 800577c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005780:	008b      	lsls	r3, r1, #2
 8005782:	461a      	mov	r2, r3
 8005784:	4623      	mov	r3, r4
 8005786:	4628      	mov	r0, r5
 8005788:	4631      	mov	r1, r6
 800578a:	f7fa fd71 	bl	8000270 <__aeabi_uldivmod>
 800578e:	4603      	mov	r3, r0
 8005790:	460c      	mov	r4, r1
 8005792:	461a      	mov	r2, r3
 8005794:	4bb8      	ldr	r3, [pc, #736]	; (8005a78 <UART_SetConfig+0x6f4>)
 8005796:	fba3 2302 	umull	r2, r3, r3, r2
 800579a:	095b      	lsrs	r3, r3, #5
 800579c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	469b      	mov	fp, r3
 80057a4:	f04f 0c00 	mov.w	ip, #0
 80057a8:	46d9      	mov	r9, fp
 80057aa:	46e2      	mov	sl, ip
 80057ac:	eb19 0309 	adds.w	r3, r9, r9
 80057b0:	eb4a 040a 	adc.w	r4, sl, sl
 80057b4:	4699      	mov	r9, r3
 80057b6:	46a2      	mov	sl, r4
 80057b8:	eb19 090b 	adds.w	r9, r9, fp
 80057bc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80057c0:	f04f 0100 	mov.w	r1, #0
 80057c4:	f04f 0200 	mov.w	r2, #0
 80057c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80057d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80057d4:	4689      	mov	r9, r1
 80057d6:	4692      	mov	sl, r2
 80057d8:	eb1b 0509 	adds.w	r5, fp, r9
 80057dc:	eb4c 060a 	adc.w	r6, ip, sl
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	4619      	mov	r1, r3
 80057e6:	f04f 0200 	mov.w	r2, #0
 80057ea:	f04f 0300 	mov.w	r3, #0
 80057ee:	f04f 0400 	mov.w	r4, #0
 80057f2:	0094      	lsls	r4, r2, #2
 80057f4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80057f8:	008b      	lsls	r3, r1, #2
 80057fa:	461a      	mov	r2, r3
 80057fc:	4623      	mov	r3, r4
 80057fe:	4628      	mov	r0, r5
 8005800:	4631      	mov	r1, r6
 8005802:	f7fa fd35 	bl	8000270 <__aeabi_uldivmod>
 8005806:	4603      	mov	r3, r0
 8005808:	460c      	mov	r4, r1
 800580a:	461a      	mov	r2, r3
 800580c:	4b9a      	ldr	r3, [pc, #616]	; (8005a78 <UART_SetConfig+0x6f4>)
 800580e:	fba3 1302 	umull	r1, r3, r3, r2
 8005812:	095b      	lsrs	r3, r3, #5
 8005814:	2164      	movs	r1, #100	; 0x64
 8005816:	fb01 f303 	mul.w	r3, r1, r3
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	011b      	lsls	r3, r3, #4
 800581e:	3332      	adds	r3, #50	; 0x32
 8005820:	4a95      	ldr	r2, [pc, #596]	; (8005a78 <UART_SetConfig+0x6f4>)
 8005822:	fba2 2303 	umull	r2, r3, r2, r3
 8005826:	095b      	lsrs	r3, r3, #5
 8005828:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800582c:	4498      	add	r8, r3
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	469b      	mov	fp, r3
 8005832:	f04f 0c00 	mov.w	ip, #0
 8005836:	46d9      	mov	r9, fp
 8005838:	46e2      	mov	sl, ip
 800583a:	eb19 0309 	adds.w	r3, r9, r9
 800583e:	eb4a 040a 	adc.w	r4, sl, sl
 8005842:	4699      	mov	r9, r3
 8005844:	46a2      	mov	sl, r4
 8005846:	eb19 090b 	adds.w	r9, r9, fp
 800584a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800584e:	f04f 0100 	mov.w	r1, #0
 8005852:	f04f 0200 	mov.w	r2, #0
 8005856:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800585a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800585e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005862:	4689      	mov	r9, r1
 8005864:	4692      	mov	sl, r2
 8005866:	eb1b 0509 	adds.w	r5, fp, r9
 800586a:	eb4c 060a 	adc.w	r6, ip, sl
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	4619      	mov	r1, r3
 8005874:	f04f 0200 	mov.w	r2, #0
 8005878:	f04f 0300 	mov.w	r3, #0
 800587c:	f04f 0400 	mov.w	r4, #0
 8005880:	0094      	lsls	r4, r2, #2
 8005882:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005886:	008b      	lsls	r3, r1, #2
 8005888:	461a      	mov	r2, r3
 800588a:	4623      	mov	r3, r4
 800588c:	4628      	mov	r0, r5
 800588e:	4631      	mov	r1, r6
 8005890:	f7fa fcee 	bl	8000270 <__aeabi_uldivmod>
 8005894:	4603      	mov	r3, r0
 8005896:	460c      	mov	r4, r1
 8005898:	461a      	mov	r2, r3
 800589a:	4b77      	ldr	r3, [pc, #476]	; (8005a78 <UART_SetConfig+0x6f4>)
 800589c:	fba3 1302 	umull	r1, r3, r3, r2
 80058a0:	095b      	lsrs	r3, r3, #5
 80058a2:	2164      	movs	r1, #100	; 0x64
 80058a4:	fb01 f303 	mul.w	r3, r1, r3
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	011b      	lsls	r3, r3, #4
 80058ac:	3332      	adds	r3, #50	; 0x32
 80058ae:	4a72      	ldr	r2, [pc, #456]	; (8005a78 <UART_SetConfig+0x6f4>)
 80058b0:	fba2 2303 	umull	r2, r3, r2, r3
 80058b4:	095b      	lsrs	r3, r3, #5
 80058b6:	f003 020f 	and.w	r2, r3, #15
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4442      	add	r2, r8
 80058c0:	609a      	str	r2, [r3, #8]
 80058c2:	e0d0      	b.n	8005a66 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80058c4:	f7fe fe42 	bl	800454c <HAL_RCC_GetPCLK1Freq>
 80058c8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	469a      	mov	sl, r3
 80058ce:	f04f 0b00 	mov.w	fp, #0
 80058d2:	46d0      	mov	r8, sl
 80058d4:	46d9      	mov	r9, fp
 80058d6:	eb18 0308 	adds.w	r3, r8, r8
 80058da:	eb49 0409 	adc.w	r4, r9, r9
 80058de:	4698      	mov	r8, r3
 80058e0:	46a1      	mov	r9, r4
 80058e2:	eb18 080a 	adds.w	r8, r8, sl
 80058e6:	eb49 090b 	adc.w	r9, r9, fp
 80058ea:	f04f 0100 	mov.w	r1, #0
 80058ee:	f04f 0200 	mov.w	r2, #0
 80058f2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80058f6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80058fa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80058fe:	4688      	mov	r8, r1
 8005900:	4691      	mov	r9, r2
 8005902:	eb1a 0508 	adds.w	r5, sl, r8
 8005906:	eb4b 0609 	adc.w	r6, fp, r9
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	4619      	mov	r1, r3
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	f04f 0300 	mov.w	r3, #0
 8005918:	f04f 0400 	mov.w	r4, #0
 800591c:	0094      	lsls	r4, r2, #2
 800591e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005922:	008b      	lsls	r3, r1, #2
 8005924:	461a      	mov	r2, r3
 8005926:	4623      	mov	r3, r4
 8005928:	4628      	mov	r0, r5
 800592a:	4631      	mov	r1, r6
 800592c:	f7fa fca0 	bl	8000270 <__aeabi_uldivmod>
 8005930:	4603      	mov	r3, r0
 8005932:	460c      	mov	r4, r1
 8005934:	461a      	mov	r2, r3
 8005936:	4b50      	ldr	r3, [pc, #320]	; (8005a78 <UART_SetConfig+0x6f4>)
 8005938:	fba3 2302 	umull	r2, r3, r3, r2
 800593c:	095b      	lsrs	r3, r3, #5
 800593e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	469b      	mov	fp, r3
 8005946:	f04f 0c00 	mov.w	ip, #0
 800594a:	46d9      	mov	r9, fp
 800594c:	46e2      	mov	sl, ip
 800594e:	eb19 0309 	adds.w	r3, r9, r9
 8005952:	eb4a 040a 	adc.w	r4, sl, sl
 8005956:	4699      	mov	r9, r3
 8005958:	46a2      	mov	sl, r4
 800595a:	eb19 090b 	adds.w	r9, r9, fp
 800595e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005962:	f04f 0100 	mov.w	r1, #0
 8005966:	f04f 0200 	mov.w	r2, #0
 800596a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800596e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005972:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005976:	4689      	mov	r9, r1
 8005978:	4692      	mov	sl, r2
 800597a:	eb1b 0509 	adds.w	r5, fp, r9
 800597e:	eb4c 060a 	adc.w	r6, ip, sl
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	4619      	mov	r1, r3
 8005988:	f04f 0200 	mov.w	r2, #0
 800598c:	f04f 0300 	mov.w	r3, #0
 8005990:	f04f 0400 	mov.w	r4, #0
 8005994:	0094      	lsls	r4, r2, #2
 8005996:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800599a:	008b      	lsls	r3, r1, #2
 800599c:	461a      	mov	r2, r3
 800599e:	4623      	mov	r3, r4
 80059a0:	4628      	mov	r0, r5
 80059a2:	4631      	mov	r1, r6
 80059a4:	f7fa fc64 	bl	8000270 <__aeabi_uldivmod>
 80059a8:	4603      	mov	r3, r0
 80059aa:	460c      	mov	r4, r1
 80059ac:	461a      	mov	r2, r3
 80059ae:	4b32      	ldr	r3, [pc, #200]	; (8005a78 <UART_SetConfig+0x6f4>)
 80059b0:	fba3 1302 	umull	r1, r3, r3, r2
 80059b4:	095b      	lsrs	r3, r3, #5
 80059b6:	2164      	movs	r1, #100	; 0x64
 80059b8:	fb01 f303 	mul.w	r3, r1, r3
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	011b      	lsls	r3, r3, #4
 80059c0:	3332      	adds	r3, #50	; 0x32
 80059c2:	4a2d      	ldr	r2, [pc, #180]	; (8005a78 <UART_SetConfig+0x6f4>)
 80059c4:	fba2 2303 	umull	r2, r3, r2, r3
 80059c8:	095b      	lsrs	r3, r3, #5
 80059ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059ce:	4498      	add	r8, r3
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	469b      	mov	fp, r3
 80059d4:	f04f 0c00 	mov.w	ip, #0
 80059d8:	46d9      	mov	r9, fp
 80059da:	46e2      	mov	sl, ip
 80059dc:	eb19 0309 	adds.w	r3, r9, r9
 80059e0:	eb4a 040a 	adc.w	r4, sl, sl
 80059e4:	4699      	mov	r9, r3
 80059e6:	46a2      	mov	sl, r4
 80059e8:	eb19 090b 	adds.w	r9, r9, fp
 80059ec:	eb4a 0a0c 	adc.w	sl, sl, ip
 80059f0:	f04f 0100 	mov.w	r1, #0
 80059f4:	f04f 0200 	mov.w	r2, #0
 80059f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005a00:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005a04:	4689      	mov	r9, r1
 8005a06:	4692      	mov	sl, r2
 8005a08:	eb1b 0509 	adds.w	r5, fp, r9
 8005a0c:	eb4c 060a 	adc.w	r6, ip, sl
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	4619      	mov	r1, r3
 8005a16:	f04f 0200 	mov.w	r2, #0
 8005a1a:	f04f 0300 	mov.w	r3, #0
 8005a1e:	f04f 0400 	mov.w	r4, #0
 8005a22:	0094      	lsls	r4, r2, #2
 8005a24:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005a28:	008b      	lsls	r3, r1, #2
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	4623      	mov	r3, r4
 8005a2e:	4628      	mov	r0, r5
 8005a30:	4631      	mov	r1, r6
 8005a32:	f7fa fc1d 	bl	8000270 <__aeabi_uldivmod>
 8005a36:	4603      	mov	r3, r0
 8005a38:	460c      	mov	r4, r1
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	4b0e      	ldr	r3, [pc, #56]	; (8005a78 <UART_SetConfig+0x6f4>)
 8005a3e:	fba3 1302 	umull	r1, r3, r3, r2
 8005a42:	095b      	lsrs	r3, r3, #5
 8005a44:	2164      	movs	r1, #100	; 0x64
 8005a46:	fb01 f303 	mul.w	r3, r1, r3
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	011b      	lsls	r3, r3, #4
 8005a4e:	3332      	adds	r3, #50	; 0x32
 8005a50:	4a09      	ldr	r2, [pc, #36]	; (8005a78 <UART_SetConfig+0x6f4>)
 8005a52:	fba2 2303 	umull	r2, r3, r2, r3
 8005a56:	095b      	lsrs	r3, r3, #5
 8005a58:	f003 020f 	and.w	r2, r3, #15
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4442      	add	r2, r8
 8005a62:	609a      	str	r2, [r3, #8]
}
 8005a64:	e7ff      	b.n	8005a66 <UART_SetConfig+0x6e2>
 8005a66:	bf00      	nop
 8005a68:	3714      	adds	r7, #20
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a70:	40011000 	.word	0x40011000
 8005a74:	40011400 	.word	0x40011400
 8005a78:	51eb851f 	.word	0x51eb851f

08005a7c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a7c:	b084      	sub	sp, #16
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b084      	sub	sp, #16
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
 8005a86:	f107 001c 	add.w	r0, r7, #28
 8005a8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d122      	bne.n	8005ada <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a98:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005aa8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005abc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d105      	bne.n	8005ace <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 f94a 	bl	8005d68 <USB_CoreReset>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	73fb      	strb	r3, [r7, #15]
 8005ad8:	e01a      	b.n	8005b10 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 f93e 	bl	8005d68 <USB_CoreReset>
 8005aec:	4603      	mov	r3, r0
 8005aee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005af0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d106      	bne.n	8005b04 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	639a      	str	r2, [r3, #56]	; 0x38
 8005b02:	e005      	b.n	8005b10 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b08:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d10b      	bne.n	8005b2e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f043 0206 	orr.w	r2, r3, #6
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f043 0220 	orr.w	r2, r3, #32
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3710      	adds	r7, #16
 8005b34:	46bd      	mov	sp, r7
 8005b36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b3a:	b004      	add	sp, #16
 8005b3c:	4770      	bx	lr

08005b3e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b3e:	b480      	push	{r7}
 8005b40:	b083      	sub	sp, #12
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f043 0201 	orr.w	r2, r3, #1
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f023 0201 	bic.w	r2, r3, #1
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	370c      	adds	r7, #12
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr

08005b82 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005b82:	b580      	push	{r7, lr}
 8005b84:	b082      	sub	sp, #8
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005b9a:	78fb      	ldrb	r3, [r7, #3]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d106      	bne.n	8005bae <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	60da      	str	r2, [r3, #12]
 8005bac:	e00b      	b.n	8005bc6 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005bae:	78fb      	ldrb	r3, [r7, #3]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d106      	bne.n	8005bc2 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	60da      	str	r2, [r3, #12]
 8005bc0:	e001      	b.n	8005bc6 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e003      	b.n	8005bce <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005bc6:	2032      	movs	r0, #50	; 0x32
 8005bc8:	f7fb fa98 	bl	80010fc <HAL_Delay>

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3708      	adds	r7, #8
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
	...

08005bd8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005be2:	2300      	movs	r3, #0
 8005be4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	019b      	lsls	r3, r3, #6
 8005bea:	f043 0220 	orr.w	r2, r3, #32
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	60fb      	str	r3, [r7, #12]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	4a09      	ldr	r2, [pc, #36]	; (8005c20 <USB_FlushTxFifo+0x48>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d901      	bls.n	8005c04 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e006      	b.n	8005c12 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	691b      	ldr	r3, [r3, #16]
 8005c08:	f003 0320 	and.w	r3, r3, #32
 8005c0c:	2b20      	cmp	r3, #32
 8005c0e:	d0f0      	beq.n	8005bf2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	00030d40 	.word	0x00030d40

08005c24 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2210      	movs	r2, #16
 8005c34:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	3301      	adds	r3, #1
 8005c3a:	60fb      	str	r3, [r7, #12]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	4a09      	ldr	r2, [pc, #36]	; (8005c64 <USB_FlushRxFifo+0x40>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d901      	bls.n	8005c48 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e006      	b.n	8005c56 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	f003 0310 	and.w	r3, r3, #16
 8005c50:	2b10      	cmp	r3, #16
 8005c52:	d0f0      	beq.n	8005c36 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3714      	adds	r7, #20
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	00030d40 	.word	0x00030d40

08005c68 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b089      	sub	sp, #36	; 0x24
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	4611      	mov	r1, r2
 8005c74:	461a      	mov	r2, r3
 8005c76:	460b      	mov	r3, r1
 8005c78:	71fb      	strb	r3, [r7, #7]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8005c86:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d11a      	bne.n	8005cc4 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005c8e:	88bb      	ldrh	r3, [r7, #4]
 8005c90:	3303      	adds	r3, #3
 8005c92:	089b      	lsrs	r3, r3, #2
 8005c94:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005c96:	2300      	movs	r3, #0
 8005c98:	61bb      	str	r3, [r7, #24]
 8005c9a:	e00f      	b.n	8005cbc <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005c9c:	79fb      	ldrb	r3, [r7, #7]
 8005c9e:	031a      	lsls	r2, r3, #12
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ca8:	461a      	mov	r2, r3
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	3301      	adds	r3, #1
 8005cba:	61bb      	str	r3, [r7, #24]
 8005cbc:	69ba      	ldr	r2, [r7, #24]
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d3eb      	bcc.n	8005c9c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3724      	adds	r7, #36	; 0x24
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr

08005cd2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b089      	sub	sp, #36	; 0x24
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	60b9      	str	r1, [r7, #8]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8005ce8:	88fb      	ldrh	r3, [r7, #6]
 8005cea:	3303      	adds	r3, #3
 8005cec:	089b      	lsrs	r3, r3, #2
 8005cee:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	61bb      	str	r3, [r7, #24]
 8005cf4:	e00b      	b.n	8005d0e <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	601a      	str	r2, [r3, #0]
    pDest++;
 8005d02:	69fb      	ldr	r3, [r7, #28]
 8005d04:	3304      	adds	r3, #4
 8005d06:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	61bb      	str	r3, [r7, #24]
 8005d0e:	69ba      	ldr	r2, [r7, #24]
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d3ef      	bcc.n	8005cf6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8005d16:	69fb      	ldr	r3, [r7, #28]
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3724      	adds	r7, #36	; 0x24
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b085      	sub	sp, #20
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	695b      	ldr	r3, [r3, #20]
 8005d30:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	4013      	ands	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3714      	adds	r7, #20
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr

08005d4a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	f003 0301 	and.w	r3, r3, #1
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
	...

08005d68 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	3301      	adds	r3, #1
 8005d78:	60fb      	str	r3, [r7, #12]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	4a13      	ldr	r2, [pc, #76]	; (8005dcc <USB_CoreReset+0x64>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d901      	bls.n	8005d86 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e01b      	b.n	8005dbe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	691b      	ldr	r3, [r3, #16]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	daf2      	bge.n	8005d74 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	f043 0201 	orr.w	r2, r3, #1
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	3301      	adds	r3, #1
 8005da2:	60fb      	str	r3, [r7, #12]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	4a09      	ldr	r2, [pc, #36]	; (8005dcc <USB_CoreReset+0x64>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d901      	bls.n	8005db0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005dac:	2303      	movs	r3, #3
 8005dae:	e006      	b.n	8005dbe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	691b      	ldr	r3, [r3, #16]
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d0f0      	beq.n	8005d9e <USB_CoreReset+0x36>

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	00030d40 	.word	0x00030d40

08005dd0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005dd0:	b084      	sub	sp, #16
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b084      	sub	sp, #16
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
 8005dda:	f107 001c 	add.w	r0, r7, #28
 8005dde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005dec:	461a      	mov	r2, r3
 8005dee:	2300      	movs	r3, #0
 8005df0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e02:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d018      	beq.n	8005e54 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d10a      	bne.n	8005e3e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005e36:	f043 0304 	orr.w	r3, r3, #4
 8005e3a:	6013      	str	r3, [r2, #0]
 8005e3c:	e014      	b.n	8005e68 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005e4c:	f023 0304 	bic.w	r3, r3, #4
 8005e50:	6013      	str	r3, [r2, #0]
 8005e52:	e009      	b.n	8005e68 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005e62:	f023 0304 	bic.w	r3, r3, #4
 8005e66:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005e68:	2110      	movs	r1, #16
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f7ff feb4 	bl	8005bd8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f7ff fed7 	bl	8005c24 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005e76:	2300      	movs	r3, #0
 8005e78:	60fb      	str	r3, [r7, #12]
 8005e7a:	e015      	b.n	8005ea8 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	015a      	lsls	r2, r3, #5
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	4413      	add	r3, r2
 8005e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e88:	461a      	mov	r2, r3
 8005e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8005e8e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	015a      	lsls	r2, r3, #5
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	4413      	add	r3, r2
 8005e98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	60fb      	str	r3, [r7, #12]
 8005ea8:	6a3b      	ldr	r3, [r7, #32]
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d3e5      	bcc.n	8005e7c <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8005eb0:	2101      	movs	r1, #1
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 f8ac 	bl	8006010 <USB_DriveVbus>

  HAL_Delay(200U);
 8005eb8:	20c8      	movs	r0, #200	; 0xc8
 8005eba:	f7fb f91f 	bl	80010fc <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eca:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00b      	beq.n	8005ef0 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ede:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a14      	ldr	r2, [pc, #80]	; (8005f34 <USB_HostInit+0x164>)
 8005ee4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a13      	ldr	r2, [pc, #76]	; (8005f38 <USB_HostInit+0x168>)
 8005eea:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005eee:	e009      	b.n	8005f04 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2280      	movs	r2, #128	; 0x80
 8005ef4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a10      	ldr	r2, [pc, #64]	; (8005f3c <USB_HostInit+0x16c>)
 8005efa:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	4a10      	ldr	r2, [pc, #64]	; (8005f40 <USB_HostInit+0x170>)
 8005f00:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d105      	bne.n	8005f16 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	f043 0210 	orr.w	r2, r3, #16
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	699a      	ldr	r2, [r3, #24]
 8005f1a:	4b0a      	ldr	r3, [pc, #40]	; (8005f44 <USB_HostInit+0x174>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8005f22:	2300      	movs	r3, #0
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3710      	adds	r7, #16
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f2e:	b004      	add	sp, #16
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	01000200 	.word	0x01000200
 8005f38:	00e00300 	.word	0x00e00300
 8005f3c:	00600080 	.word	0x00600080
 8005f40:	004000e0 	.word	0x004000e0
 8005f44:	a3200008 	.word	0xa3200008

08005f48 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	460b      	mov	r3, r1
 8005f52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005f66:	f023 0303 	bic.w	r3, r3, #3
 8005f6a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	f003 0303 	and.w	r3, r3, #3
 8005f7a:	68f9      	ldr	r1, [r7, #12]
 8005f7c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005f80:	4313      	orrs	r3, r2
 8005f82:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005f84:	78fb      	ldrb	r3, [r7, #3]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d107      	bne.n	8005f9a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f90:	461a      	mov	r2, r3
 8005f92:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005f96:	6053      	str	r3, [r2, #4]
 8005f98:	e009      	b.n	8005fae <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005f9a:	78fb      	ldrb	r3, [r7, #3]
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d106      	bne.n	8005fae <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	f241 7370 	movw	r3, #6000	; 0x1770
 8005fac:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3714      	adds	r7, #20
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005fdc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fea:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005fec:	2064      	movs	r0, #100	; 0x64
 8005fee:	f7fb f885 	bl	80010fc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005ffa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ffe:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006000:	200a      	movs	r0, #10
 8006002:	f7fb f87b 	bl	80010fc <HAL_Delay>

  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3710      	adds	r7, #16
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006010:	b480      	push	{r7}
 8006012:	b085      	sub	sp, #20
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	460b      	mov	r3, r1
 800601a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006020:	2300      	movs	r3, #0
 8006022:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006034:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800603c:	2b00      	cmp	r3, #0
 800603e:	d109      	bne.n	8006054 <USB_DriveVbus+0x44>
 8006040:	78fb      	ldrb	r3, [r7, #3]
 8006042:	2b01      	cmp	r3, #1
 8006044:	d106      	bne.n	8006054 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800604e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006052:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800605a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800605e:	d109      	bne.n	8006074 <USB_DriveVbus+0x64>
 8006060:	78fb      	ldrb	r3, [r7, #3]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d106      	bne.n	8006074 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800606e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006072:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006082:	b480      	push	{r7}
 8006084:	b085      	sub	sp, #20
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800608e:	2300      	movs	r3, #0
 8006090:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	0c5b      	lsrs	r3, r3, #17
 80060a0:	f003 0303 	and.w	r3, r3, #3
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3714      	adds	r7, #20
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	b29b      	uxth	r3, r3
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3714      	adds	r7, #20
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
	...

080060d4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b087      	sub	sp, #28
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	4608      	mov	r0, r1
 80060de:	4611      	mov	r1, r2
 80060e0:	461a      	mov	r2, r3
 80060e2:	4603      	mov	r3, r0
 80060e4:	70fb      	strb	r3, [r7, #3]
 80060e6:	460b      	mov	r3, r1
 80060e8:	70bb      	strb	r3, [r7, #2]
 80060ea:	4613      	mov	r3, r2
 80060ec:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80060ee:	2300      	movs	r3, #0
 80060f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80060f6:	78fb      	ldrb	r3, [r7, #3]
 80060f8:	015a      	lsls	r2, r3, #5
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	4413      	add	r3, r2
 80060fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006102:	461a      	mov	r2, r3
 8006104:	f04f 33ff 	mov.w	r3, #4294967295
 8006108:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800610a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800610e:	2b03      	cmp	r3, #3
 8006110:	d87e      	bhi.n	8006210 <USB_HC_Init+0x13c>
 8006112:	a201      	add	r2, pc, #4	; (adr r2, 8006118 <USB_HC_Init+0x44>)
 8006114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006118:	08006129 	.word	0x08006129
 800611c:	080061d3 	.word	0x080061d3
 8006120:	08006129 	.word	0x08006129
 8006124:	08006195 	.word	0x08006195
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006128:	78fb      	ldrb	r3, [r7, #3]
 800612a:	015a      	lsls	r2, r3, #5
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	4413      	add	r3, r2
 8006130:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006134:	461a      	mov	r2, r3
 8006136:	f240 439d 	movw	r3, #1181	; 0x49d
 800613a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800613c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006140:	2b00      	cmp	r3, #0
 8006142:	da10      	bge.n	8006166 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006144:	78fb      	ldrb	r3, [r7, #3]
 8006146:	015a      	lsls	r2, r3, #5
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	4413      	add	r3, r2
 800614c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	78fa      	ldrb	r2, [r7, #3]
 8006154:	0151      	lsls	r1, r2, #5
 8006156:	68ba      	ldr	r2, [r7, #8]
 8006158:	440a      	add	r2, r1
 800615a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800615e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006162:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8006164:	e057      	b.n	8006216 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800616e:	2b00      	cmp	r3, #0
 8006170:	d051      	beq.n	8006216 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8006172:	78fb      	ldrb	r3, [r7, #3]
 8006174:	015a      	lsls	r2, r3, #5
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	4413      	add	r3, r2
 800617a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	78fa      	ldrb	r2, [r7, #3]
 8006182:	0151      	lsls	r1, r2, #5
 8006184:	68ba      	ldr	r2, [r7, #8]
 8006186:	440a      	add	r2, r1
 8006188:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800618c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006190:	60d3      	str	r3, [r2, #12]
      break;
 8006192:	e040      	b.n	8006216 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006194:	78fb      	ldrb	r3, [r7, #3]
 8006196:	015a      	lsls	r2, r3, #5
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	4413      	add	r3, r2
 800619c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061a0:	461a      	mov	r2, r3
 80061a2:	f240 639d 	movw	r3, #1693	; 0x69d
 80061a6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80061a8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	da34      	bge.n	800621a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80061b0:	78fb      	ldrb	r3, [r7, #3]
 80061b2:	015a      	lsls	r2, r3, #5
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	4413      	add	r3, r2
 80061b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	78fa      	ldrb	r2, [r7, #3]
 80061c0:	0151      	lsls	r1, r2, #5
 80061c2:	68ba      	ldr	r2, [r7, #8]
 80061c4:	440a      	add	r2, r1
 80061c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061ce:	60d3      	str	r3, [r2, #12]
      }

      break;
 80061d0:	e023      	b.n	800621a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80061d2:	78fb      	ldrb	r3, [r7, #3]
 80061d4:	015a      	lsls	r2, r3, #5
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	4413      	add	r3, r2
 80061da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061de:	461a      	mov	r2, r3
 80061e0:	f240 2325 	movw	r3, #549	; 0x225
 80061e4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80061e6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	da17      	bge.n	800621e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80061ee:	78fb      	ldrb	r3, [r7, #3]
 80061f0:	015a      	lsls	r2, r3, #5
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	4413      	add	r3, r2
 80061f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	78fa      	ldrb	r2, [r7, #3]
 80061fe:	0151      	lsls	r1, r2, #5
 8006200:	68ba      	ldr	r2, [r7, #8]
 8006202:	440a      	add	r2, r1
 8006204:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006208:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800620c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800620e:	e006      	b.n	800621e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	75fb      	strb	r3, [r7, #23]
      break;
 8006214:	e004      	b.n	8006220 <USB_HC_Init+0x14c>
      break;
 8006216:	bf00      	nop
 8006218:	e002      	b.n	8006220 <USB_HC_Init+0x14c>
      break;
 800621a:	bf00      	nop
 800621c:	e000      	b.n	8006220 <USB_HC_Init+0x14c>
      break;
 800621e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006226:	699a      	ldr	r2, [r3, #24]
 8006228:	78fb      	ldrb	r3, [r7, #3]
 800622a:	f003 030f 	and.w	r3, r3, #15
 800622e:	2101      	movs	r1, #1
 8006230:	fa01 f303 	lsl.w	r3, r1, r3
 8006234:	68b9      	ldr	r1, [r7, #8]
 8006236:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800623a:	4313      	orrs	r3, r2
 800623c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800624a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800624e:	2b00      	cmp	r3, #0
 8006250:	da03      	bge.n	800625a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006256:	613b      	str	r3, [r7, #16]
 8006258:	e001      	b.n	800625e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800625a:	2300      	movs	r3, #0
 800625c:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800625e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006262:	2b02      	cmp	r3, #2
 8006264:	d103      	bne.n	800626e <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006266:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800626a:	60fb      	str	r3, [r7, #12]
 800626c:	e001      	b.n	8006272 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006272:	787b      	ldrb	r3, [r7, #1]
 8006274:	059b      	lsls	r3, r3, #22
 8006276:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800627a:	78bb      	ldrb	r3, [r7, #2]
 800627c:	02db      	lsls	r3, r3, #11
 800627e:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006282:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006284:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006288:	049b      	lsls	r3, r3, #18
 800628a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800628e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006290:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006292:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006296:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800629c:	78fb      	ldrb	r3, [r7, #3]
 800629e:	0159      	lsls	r1, r3, #5
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	440b      	add	r3, r1
 80062a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062a8:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80062ae:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80062b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80062b4:	2b03      	cmp	r3, #3
 80062b6:	d10f      	bne.n	80062d8 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80062b8:	78fb      	ldrb	r3, [r7, #3]
 80062ba:	015a      	lsls	r2, r3, #5
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	4413      	add	r3, r2
 80062c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	78fa      	ldrb	r2, [r7, #3]
 80062c8:	0151      	lsls	r1, r2, #5
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	440a      	add	r2, r1
 80062ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80062d6:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80062d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80062da:	4618      	mov	r0, r3
 80062dc:	371c      	adds	r7, #28
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop

080062e8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b08c      	sub	sp, #48	; 0x30
 80062ec:	af02      	add	r7, sp, #8
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	4613      	mov	r3, r2
 80062f4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	785b      	ldrb	r3, [r3, #1]
 80062fe:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8006300:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006304:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800630a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800630e:	2b00      	cmp	r3, #0
 8006310:	d028      	beq.n	8006364 <USB_HC_StartXfer+0x7c>
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	791b      	ldrb	r3, [r3, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d124      	bne.n	8006364 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 800631a:	79fb      	ldrb	r3, [r7, #7]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d10b      	bne.n	8006338 <USB_HC_StartXfer+0x50>
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	795b      	ldrb	r3, [r3, #5]
 8006324:	2b01      	cmp	r3, #1
 8006326:	d107      	bne.n	8006338 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	785b      	ldrb	r3, [r3, #1]
 800632c:	4619      	mov	r1, r3
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f000 fa30 	bl	8006794 <USB_DoPing>
      return HAL_OK;
 8006334:	2300      	movs	r3, #0
 8006336:	e114      	b.n	8006562 <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 8006338:	79fb      	ldrb	r3, [r7, #7]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d112      	bne.n	8006364 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	015a      	lsls	r2, r3, #5
 8006342:	6a3b      	ldr	r3, [r7, #32]
 8006344:	4413      	add	r3, r2
 8006346:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	69fa      	ldr	r2, [r7, #28]
 800634e:	0151      	lsls	r1, r2, #5
 8006350:	6a3a      	ldr	r2, [r7, #32]
 8006352:	440a      	add	r2, r1
 8006354:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006358:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800635c:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	2200      	movs	r2, #0
 8006362:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	691b      	ldr	r3, [r3, #16]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d018      	beq.n	800639e <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	68ba      	ldr	r2, [r7, #8]
 8006372:	8912      	ldrh	r2, [r2, #8]
 8006374:	4413      	add	r3, r2
 8006376:	3b01      	subs	r3, #1
 8006378:	68ba      	ldr	r2, [r7, #8]
 800637a:	8912      	ldrh	r2, [r2, #8]
 800637c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006380:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8006382:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006384:	8b7b      	ldrh	r3, [r7, #26]
 8006386:	429a      	cmp	r2, r3
 8006388:	d90b      	bls.n	80063a2 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800638a:	8b7b      	ldrh	r3, [r7, #26]
 800638c:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800638e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006390:	68ba      	ldr	r2, [r7, #8]
 8006392:	8912      	ldrh	r2, [r2, #8]
 8006394:	fb02 f203 	mul.w	r2, r2, r3
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	611a      	str	r2, [r3, #16]
 800639c:	e001      	b.n	80063a2 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 800639e:	2301      	movs	r3, #1
 80063a0:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	78db      	ldrb	r3, [r3, #3]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d006      	beq.n	80063b8 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 80063aa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80063ac:	68ba      	ldr	r2, [r7, #8]
 80063ae:	8912      	ldrh	r2, [r2, #8]
 80063b0:	fb02 f203 	mul.w	r2, r2, r3
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80063c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80063c2:	04d9      	lsls	r1, r3, #19
 80063c4:	4b69      	ldr	r3, [pc, #420]	; (800656c <USB_HC_StartXfer+0x284>)
 80063c6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80063c8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	7a9b      	ldrb	r3, [r3, #10]
 80063ce:	075b      	lsls	r3, r3, #29
 80063d0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80063d4:	69f9      	ldr	r1, [r7, #28]
 80063d6:	0148      	lsls	r0, r1, #5
 80063d8:	6a39      	ldr	r1, [r7, #32]
 80063da:	4401      	add	r1, r0
 80063dc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80063e0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80063e2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80063e4:	79fb      	ldrb	r3, [r7, #7]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d009      	beq.n	80063fe <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	68d9      	ldr	r1, [r3, #12]
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	015a      	lsls	r2, r3, #5
 80063f2:	6a3b      	ldr	r3, [r7, #32]
 80063f4:	4413      	add	r3, r2
 80063f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063fa:	460a      	mov	r2, r1
 80063fc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80063fe:	6a3b      	ldr	r3, [r7, #32]
 8006400:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	2b00      	cmp	r3, #0
 800640c:	bf0c      	ite	eq
 800640e:	2301      	moveq	r3, #1
 8006410:	2300      	movne	r3, #0
 8006412:	b2db      	uxtb	r3, r3
 8006414:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	015a      	lsls	r2, r3, #5
 800641a:	6a3b      	ldr	r3, [r7, #32]
 800641c:	4413      	add	r3, r2
 800641e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	69fa      	ldr	r2, [r7, #28]
 8006426:	0151      	lsls	r1, r2, #5
 8006428:	6a3a      	ldr	r2, [r7, #32]
 800642a:	440a      	add	r2, r1
 800642c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006430:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006434:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	015a      	lsls	r2, r3, #5
 800643a:	6a3b      	ldr	r3, [r7, #32]
 800643c:	4413      	add	r3, r2
 800643e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	7e7b      	ldrb	r3, [r7, #25]
 8006446:	075b      	lsls	r3, r3, #29
 8006448:	69f9      	ldr	r1, [r7, #28]
 800644a:	0148      	lsls	r0, r1, #5
 800644c:	6a39      	ldr	r1, [r7, #32]
 800644e:	4401      	add	r1, r0
 8006450:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8006454:	4313      	orrs	r3, r2
 8006456:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	015a      	lsls	r2, r3, #5
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	4413      	add	r3, r2
 8006460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a42      	ldr	r2, [pc, #264]	; (8006570 <USB_HC_StartXfer+0x288>)
 8006468:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800646a:	4b41      	ldr	r3, [pc, #260]	; (8006570 <USB_HC_StartXfer+0x288>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006472:	4a3f      	ldr	r2, [pc, #252]	; (8006570 <USB_HC_StartXfer+0x288>)
 8006474:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	78db      	ldrb	r3, [r3, #3]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d006      	beq.n	800648c <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800647e:	4b3c      	ldr	r3, [pc, #240]	; (8006570 <USB_HC_StartXfer+0x288>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006486:	4a3a      	ldr	r2, [pc, #232]	; (8006570 <USB_HC_StartXfer+0x288>)
 8006488:	6013      	str	r3, [r2, #0]
 800648a:	e005      	b.n	8006498 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800648c:	4b38      	ldr	r3, [pc, #224]	; (8006570 <USB_HC_StartXfer+0x288>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006494:	4a36      	ldr	r2, [pc, #216]	; (8006570 <USB_HC_StartXfer+0x288>)
 8006496:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006498:	4b35      	ldr	r3, [pc, #212]	; (8006570 <USB_HC_StartXfer+0x288>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80064a0:	4a33      	ldr	r2, [pc, #204]	; (8006570 <USB_HC_StartXfer+0x288>)
 80064a2:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80064a4:	69fb      	ldr	r3, [r7, #28]
 80064a6:	015a      	lsls	r2, r3, #5
 80064a8:	6a3b      	ldr	r3, [r7, #32]
 80064aa:	4413      	add	r3, r2
 80064ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064b0:	461a      	mov	r2, r3
 80064b2:	4b2f      	ldr	r3, [pc, #188]	; (8006570 <USB_HC_StartXfer+0x288>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80064b8:	79fb      	ldrb	r3, [r7, #7]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80064be:	2300      	movs	r3, #0
 80064c0:	e04f      	b.n	8006562 <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	78db      	ldrb	r3, [r3, #3]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d14a      	bne.n	8006560 <USB_HC_StartXfer+0x278>
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d046      	beq.n	8006560 <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	79db      	ldrb	r3, [r3, #7]
 80064d6:	2b03      	cmp	r3, #3
 80064d8:	d830      	bhi.n	800653c <USB_HC_StartXfer+0x254>
 80064da:	a201      	add	r2, pc, #4	; (adr r2, 80064e0 <USB_HC_StartXfer+0x1f8>)
 80064dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e0:	080064f1 	.word	0x080064f1
 80064e4:	08006515 	.word	0x08006515
 80064e8:	080064f1 	.word	0x080064f1
 80064ec:	08006515 	.word	0x08006515
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	691b      	ldr	r3, [r3, #16]
 80064f4:	3303      	adds	r3, #3
 80064f6:	089b      	lsrs	r3, r3, #2
 80064f8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80064fa:	8afa      	ldrh	r2, [r7, #22]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006500:	b29b      	uxth	r3, r3
 8006502:	429a      	cmp	r2, r3
 8006504:	d91c      	bls.n	8006540 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	f043 0220 	orr.w	r2, r3, #32
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	619a      	str	r2, [r3, #24]
        }
        break;
 8006512:	e015      	b.n	8006540 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	3303      	adds	r3, #3
 800651a:	089b      	lsrs	r3, r3, #2
 800651c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800651e:	8afa      	ldrh	r2, [r7, #22]
 8006520:	6a3b      	ldr	r3, [r7, #32]
 8006522:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006526:	691b      	ldr	r3, [r3, #16]
 8006528:	b29b      	uxth	r3, r3
 800652a:	429a      	cmp	r2, r3
 800652c:	d90a      	bls.n	8006544 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	619a      	str	r2, [r3, #24]
        }
        break;
 800653a:	e003      	b.n	8006544 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800653c:	bf00      	nop
 800653e:	e002      	b.n	8006546 <USB_HC_StartXfer+0x25e>
        break;
 8006540:	bf00      	nop
 8006542:	e000      	b.n	8006546 <USB_HC_StartXfer+0x25e>
        break;
 8006544:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	68d9      	ldr	r1, [r3, #12]
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	785a      	ldrb	r2, [r3, #1]
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	b298      	uxth	r0, r3
 8006554:	2300      	movs	r3, #0
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	4603      	mov	r3, r0
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f7ff fb84 	bl	8005c68 <USB_WritePacket>
  }

  return HAL_OK;
 8006560:	2300      	movs	r3, #0
}
 8006562:	4618      	mov	r0, r3
 8006564:	3728      	adds	r7, #40	; 0x28
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	1ff80000 	.word	0x1ff80000
 8006570:	200000b8 	.word	0x200000b8

08006574 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	b29b      	uxth	r3, r3
}
 800658a:	4618      	mov	r0, r3
 800658c:	3714      	adds	r7, #20
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr

08006596 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006596:	b480      	push	{r7}
 8006598:	b087      	sub	sp, #28
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
 800659e:	460b      	mov	r3, r1
 80065a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 80065a6:	78fb      	ldrb	r3, [r7, #3]
 80065a8:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80065aa:	2300      	movs	r3, #0
 80065ac:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	015a      	lsls	r2, r3, #5
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	4413      	add	r3, r2
 80065b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	0c9b      	lsrs	r3, r3, #18
 80065be:	f003 0303 	and.w	r3, r3, #3
 80065c2:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d002      	beq.n	80065d0 <USB_HC_Halt+0x3a>
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d16c      	bne.n	80066aa <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	015a      	lsls	r2, r3, #5
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	4413      	add	r3, r2
 80065d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	0151      	lsls	r1, r2, #5
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	440a      	add	r2, r1
 80065e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065ee:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d143      	bne.n	8006684 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	015a      	lsls	r2, r3, #5
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	4413      	add	r3, r2
 8006604:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	0151      	lsls	r1, r2, #5
 800660e:	693a      	ldr	r2, [r7, #16]
 8006610:	440a      	add	r2, r1
 8006612:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006616:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800661a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	015a      	lsls	r2, r3, #5
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	4413      	add	r3, r2
 8006624:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	0151      	lsls	r1, r2, #5
 800662e:	693a      	ldr	r2, [r7, #16]
 8006630:	440a      	add	r2, r1
 8006632:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006636:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800663a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	015a      	lsls	r2, r3, #5
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	4413      	add	r3, r2
 8006644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	0151      	lsls	r1, r2, #5
 800664e:	693a      	ldr	r2, [r7, #16]
 8006650:	440a      	add	r2, r1
 8006652:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006656:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800665a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	3301      	adds	r3, #1
 8006660:	617b      	str	r3, [r7, #20]
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006668:	d81d      	bhi.n	80066a6 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	015a      	lsls	r2, r3, #5
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	4413      	add	r3, r2
 8006672:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800667c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006680:	d0ec      	beq.n	800665c <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006682:	e080      	b.n	8006786 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	015a      	lsls	r2, r3, #5
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	4413      	add	r3, r2
 800668c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	0151      	lsls	r1, r2, #5
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	440a      	add	r2, r1
 800669a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800669e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80066a2:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80066a4:	e06f      	b.n	8006786 <USB_HC_Halt+0x1f0>
          break;
 80066a6:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80066a8:	e06d      	b.n	8006786 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	015a      	lsls	r2, r3, #5
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	4413      	add	r3, r2
 80066b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	0151      	lsls	r1, r2, #5
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	440a      	add	r2, r1
 80066c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80066c8:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d143      	bne.n	8006762 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	015a      	lsls	r2, r3, #5
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	4413      	add	r3, r2
 80066e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	68fa      	ldr	r2, [r7, #12]
 80066ea:	0151      	lsls	r1, r2, #5
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	440a      	add	r2, r1
 80066f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80066f8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	4413      	add	r3, r2
 8006702:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	0151      	lsls	r1, r2, #5
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	440a      	add	r2, r1
 8006710:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006714:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006718:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	015a      	lsls	r2, r3, #5
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	4413      	add	r3, r2
 8006722:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	0151      	lsls	r1, r2, #5
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	440a      	add	r2, r1
 8006730:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006734:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006738:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	3301      	adds	r3, #1
 800673e:	617b      	str	r3, [r7, #20]
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006746:	d81d      	bhi.n	8006784 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	015a      	lsls	r2, r3, #5
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	4413      	add	r3, r2
 8006750:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800675a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800675e:	d0ec      	beq.n	800673a <USB_HC_Halt+0x1a4>
 8006760:	e011      	b.n	8006786 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	015a      	lsls	r2, r3, #5
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	4413      	add	r3, r2
 800676a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	0151      	lsls	r1, r2, #5
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	440a      	add	r2, r1
 8006778:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800677c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006780:	6013      	str	r3, [r2, #0]
 8006782:	e000      	b.n	8006786 <USB_HC_Halt+0x1f0>
          break;
 8006784:	bf00      	nop
    }
  }

  return HAL_OK;
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	371c      	adds	r7, #28
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr

08006794 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006794:	b480      	push	{r7}
 8006796:	b087      	sub	sp, #28
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	460b      	mov	r3, r1
 800679e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80067a4:	78fb      	ldrb	r3, [r7, #3]
 80067a6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80067a8:	2301      	movs	r3, #1
 80067aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	04da      	lsls	r2, r3, #19
 80067b0:	4b15      	ldr	r3, [pc, #84]	; (8006808 <USB_DoPing+0x74>)
 80067b2:	4013      	ands	r3, r2
 80067b4:	693a      	ldr	r2, [r7, #16]
 80067b6:	0151      	lsls	r1, r2, #5
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	440a      	add	r2, r1
 80067bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80067c4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	015a      	lsls	r2, r3, #5
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	4413      	add	r3, r2
 80067ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80067dc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80067e4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067f2:	461a      	mov	r2, r3
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80067f8:	2300      	movs	r3, #0
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	371c      	adds	r7, #28
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr
 8006806:	bf00      	nop
 8006808:	1ff80000 	.word	0x1ff80000

0800680c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006818:	2300      	movs	r3, #0
 800681a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f7ff f99f 	bl	8005b60 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8006822:	2110      	movs	r1, #16
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f7ff f9d7 	bl	8005bd8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7ff f9fa 	bl	8005c24 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006830:	2300      	movs	r3, #0
 8006832:	613b      	str	r3, [r7, #16]
 8006834:	e01f      	b.n	8006876 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	015a      	lsls	r2, r3, #5
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	4413      	add	r3, r2
 800683e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800684c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006854:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800685c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	015a      	lsls	r2, r3, #5
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	4413      	add	r3, r2
 8006866:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800686a:	461a      	mov	r2, r3
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	3301      	adds	r3, #1
 8006874:	613b      	str	r3, [r7, #16]
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	2b0f      	cmp	r3, #15
 800687a:	d9dc      	bls.n	8006836 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800687c:	2300      	movs	r3, #0
 800687e:	613b      	str	r3, [r7, #16]
 8006880:	e034      	b.n	80068ec <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	015a      	lsls	r2, r3, #5
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	4413      	add	r3, r2
 800688a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006898:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80068a0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80068a8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	015a      	lsls	r2, r3, #5
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	4413      	add	r3, r2
 80068b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068b6:	461a      	mov	r2, r3
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	3301      	adds	r3, #1
 80068c0:	617b      	str	r3, [r7, #20]
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80068c8:	d80c      	bhi.n	80068e4 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	015a      	lsls	r2, r3, #5
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80068e0:	d0ec      	beq.n	80068bc <USB_StopHost+0xb0>
 80068e2:	e000      	b.n	80068e6 <USB_StopHost+0xda>
        break;
 80068e4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	3301      	adds	r3, #1
 80068ea:	613b      	str	r3, [r7, #16]
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	2b0f      	cmp	r3, #15
 80068f0:	d9c7      	bls.n	8006882 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068f8:	461a      	mov	r2, r3
 80068fa:	f04f 33ff 	mov.w	r3, #4294967295
 80068fe:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f04f 32ff 	mov.w	r2, #4294967295
 8006906:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f7ff f918 	bl	8005b3e <USB_EnableGlobalInt>

  return HAL_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3718      	adds	r7, #24
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006918:	b590      	push	{r4, r7, lr}
 800691a:	b089      	sub	sp, #36	; 0x24
 800691c:	af04      	add	r7, sp, #16
 800691e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006920:	2301      	movs	r3, #1
 8006922:	2202      	movs	r2, #2
 8006924:	2102      	movs	r1, #2
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 fc68 	bl	80071fc <USBH_FindInterface>
 800692c:	4603      	mov	r3, r0
 800692e:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006930:	7bfb      	ldrb	r3, [r7, #15]
 8006932:	2bff      	cmp	r3, #255	; 0xff
 8006934:	d002      	beq.n	800693c <USBH_CDC_InterfaceInit+0x24>
 8006936:	7bfb      	ldrb	r3, [r7, #15]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d901      	bls.n	8006940 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800693c:	2302      	movs	r3, #2
 800693e:	e13d      	b.n	8006bbc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006940:	7bfb      	ldrb	r3, [r7, #15]
 8006942:	4619      	mov	r1, r3
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 fc3d 	bl	80071c4 <USBH_SelectInterface>
 800694a:	4603      	mov	r3, r0
 800694c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800694e:	7bbb      	ldrb	r3, [r7, #14]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d001      	beq.n	8006958 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006954:	2302      	movs	r3, #2
 8006956:	e131      	b.n	8006bbc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800695e:	2050      	movs	r0, #80	; 0x50
 8006960:	f002 fa04 	bl	8008d6c <malloc>
 8006964:	4603      	mov	r3, r0
 8006966:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800696e:	69db      	ldr	r3, [r3, #28]
 8006970:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d101      	bne.n	800697c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006978:	2302      	movs	r3, #2
 800697a:	e11f      	b.n	8006bbc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800697c:	2250      	movs	r2, #80	; 0x50
 800697e:	2100      	movs	r1, #0
 8006980:	68b8      	ldr	r0, [r7, #8]
 8006982:	f002 fa03 	bl	8008d8c <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006986:	7bfb      	ldrb	r3, [r7, #15]
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	211a      	movs	r1, #26
 800698c:	fb01 f303 	mul.w	r3, r1, r3
 8006990:	4413      	add	r3, r2
 8006992:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	b25b      	sxtb	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	da15      	bge.n	80069ca <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800699e:	7bfb      	ldrb	r3, [r7, #15]
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	211a      	movs	r1, #26
 80069a4:	fb01 f303 	mul.w	r3, r1, r3
 80069a8:	4413      	add	r3, r2
 80069aa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80069ae:	781a      	ldrb	r2, [r3, #0]
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80069b4:	7bfb      	ldrb	r3, [r7, #15]
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	211a      	movs	r1, #26
 80069ba:	fb01 f303 	mul.w	r3, r1, r3
 80069be:	4413      	add	r3, r2
 80069c0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80069c4:	881a      	ldrh	r2, [r3, #0]
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	785b      	ldrb	r3, [r3, #1]
 80069ce:	4619      	mov	r1, r3
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f001 fe36 	bl	8008642 <USBH_AllocPipe>
 80069d6:	4603      	mov	r3, r0
 80069d8:	461a      	mov	r2, r3
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	7819      	ldrb	r1, [r3, #0]
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	7858      	ldrb	r0, [r3, #1]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80069f2:	68ba      	ldr	r2, [r7, #8]
 80069f4:	8952      	ldrh	r2, [r2, #10]
 80069f6:	9202      	str	r2, [sp, #8]
 80069f8:	2203      	movs	r2, #3
 80069fa:	9201      	str	r2, [sp, #4]
 80069fc:	9300      	str	r3, [sp, #0]
 80069fe:	4623      	mov	r3, r4
 8006a00:	4602      	mov	r2, r0
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f001 fdee 	bl	80085e4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	781b      	ldrb	r3, [r3, #0]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	4619      	mov	r1, r3
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f002 f8fb 	bl	8008c0c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006a16:	2300      	movs	r3, #0
 8006a18:	2200      	movs	r2, #0
 8006a1a:	210a      	movs	r1, #10
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 fbed 	bl	80071fc <USBH_FindInterface>
 8006a22:	4603      	mov	r3, r0
 8006a24:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006a26:	7bfb      	ldrb	r3, [r7, #15]
 8006a28:	2bff      	cmp	r3, #255	; 0xff
 8006a2a:	d002      	beq.n	8006a32 <USBH_CDC_InterfaceInit+0x11a>
 8006a2c:	7bfb      	ldrb	r3, [r7, #15]
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d901      	bls.n	8006a36 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006a32:	2302      	movs	r3, #2
 8006a34:	e0c2      	b.n	8006bbc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006a36:	7bfb      	ldrb	r3, [r7, #15]
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	211a      	movs	r1, #26
 8006a3c:	fb01 f303 	mul.w	r3, r1, r3
 8006a40:	4413      	add	r3, r2
 8006a42:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	b25b      	sxtb	r3, r3
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	da16      	bge.n	8006a7c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006a4e:	7bfb      	ldrb	r3, [r7, #15]
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	211a      	movs	r1, #26
 8006a54:	fb01 f303 	mul.w	r3, r1, r3
 8006a58:	4413      	add	r3, r2
 8006a5a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006a5e:	781a      	ldrb	r2, [r3, #0]
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006a64:	7bfb      	ldrb	r3, [r7, #15]
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	211a      	movs	r1, #26
 8006a6a:	fb01 f303 	mul.w	r3, r1, r3
 8006a6e:	4413      	add	r3, r2
 8006a70:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006a74:	881a      	ldrh	r2, [r3, #0]
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	835a      	strh	r2, [r3, #26]
 8006a7a:	e015      	b.n	8006aa8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006a7c:	7bfb      	ldrb	r3, [r7, #15]
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	211a      	movs	r1, #26
 8006a82:	fb01 f303 	mul.w	r3, r1, r3
 8006a86:	4413      	add	r3, r2
 8006a88:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006a8c:	781a      	ldrb	r2, [r3, #0]
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006a92:	7bfb      	ldrb	r3, [r7, #15]
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	211a      	movs	r1, #26
 8006a98:	fb01 f303 	mul.w	r3, r1, r3
 8006a9c:	4413      	add	r3, r2
 8006a9e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006aa2:	881a      	ldrh	r2, [r3, #0]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8006aa8:	7bfb      	ldrb	r3, [r7, #15]
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	211a      	movs	r1, #26
 8006aae:	fb01 f303 	mul.w	r3, r1, r3
 8006ab2:	4413      	add	r3, r2
 8006ab4:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006ab8:	781b      	ldrb	r3, [r3, #0]
 8006aba:	b25b      	sxtb	r3, r3
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	da16      	bge.n	8006aee <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006ac0:	7bfb      	ldrb	r3, [r7, #15]
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	211a      	movs	r1, #26
 8006ac6:	fb01 f303 	mul.w	r3, r1, r3
 8006aca:	4413      	add	r3, r2
 8006acc:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006ad0:	781a      	ldrb	r2, [r3, #0]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006ad6:	7bfb      	ldrb	r3, [r7, #15]
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	211a      	movs	r1, #26
 8006adc:	fb01 f303 	mul.w	r3, r1, r3
 8006ae0:	4413      	add	r3, r2
 8006ae2:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006ae6:	881a      	ldrh	r2, [r3, #0]
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	835a      	strh	r2, [r3, #26]
 8006aec:	e015      	b.n	8006b1a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006aee:	7bfb      	ldrb	r3, [r7, #15]
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	211a      	movs	r1, #26
 8006af4:	fb01 f303 	mul.w	r3, r1, r3
 8006af8:	4413      	add	r3, r2
 8006afa:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006afe:	781a      	ldrb	r2, [r3, #0]
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006b04:	7bfb      	ldrb	r3, [r7, #15]
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	211a      	movs	r1, #26
 8006b0a:	fb01 f303 	mul.w	r3, r1, r3
 8006b0e:	4413      	add	r3, r2
 8006b10:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006b14:	881a      	ldrh	r2, [r3, #0]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	7b9b      	ldrb	r3, [r3, #14]
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f001 fd8e 	bl	8008642 <USBH_AllocPipe>
 8006b26:	4603      	mov	r3, r0
 8006b28:	461a      	mov	r2, r3
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	7bdb      	ldrb	r3, [r3, #15]
 8006b32:	4619      	mov	r1, r3
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f001 fd84 	bl	8008642 <USBH_AllocPipe>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	7b59      	ldrb	r1, [r3, #13]
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	7b98      	ldrb	r0, [r3, #14]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	8b12      	ldrh	r2, [r2, #24]
 8006b5a:	9202      	str	r2, [sp, #8]
 8006b5c:	2202      	movs	r2, #2
 8006b5e:	9201      	str	r2, [sp, #4]
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	4623      	mov	r3, r4
 8006b64:	4602      	mov	r2, r0
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f001 fd3c 	bl	80085e4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	7b19      	ldrb	r1, [r3, #12]
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	7bd8      	ldrb	r0, [r3, #15]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006b80:	68ba      	ldr	r2, [r7, #8]
 8006b82:	8b52      	ldrh	r2, [r2, #26]
 8006b84:	9202      	str	r2, [sp, #8]
 8006b86:	2202      	movs	r2, #2
 8006b88:	9201      	str	r2, [sp, #4]
 8006b8a:	9300      	str	r3, [sp, #0]
 8006b8c:	4623      	mov	r3, r4
 8006b8e:	4602      	mov	r2, r0
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f001 fd27 	bl	80085e4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	7b5b      	ldrb	r3, [r3, #13]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f002 f830 	bl	8008c0c <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	7b1b      	ldrb	r3, [r3, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f002 f829 	bl	8008c0c <USBH_LL_SetToggle>

  return USBH_OK;
 8006bba:	2300      	movs	r3, #0
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3714      	adds	r7, #20
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd90      	pop	{r4, r7, pc}

08006bc4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006bd2:	69db      	ldr	r3, [r3, #28]
 8006bd4:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00e      	beq.n	8006bfc <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	4619      	mov	r1, r3
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f001 fd1c 	bl	8008622 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	4619      	mov	r1, r3
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f001 fd47 	bl	8008684 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	7b1b      	ldrb	r3, [r3, #12]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d00e      	beq.n	8006c22 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	7b1b      	ldrb	r3, [r3, #12]
 8006c08:	4619      	mov	r1, r3
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f001 fd09 	bl	8008622 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	7b1b      	ldrb	r3, [r3, #12]
 8006c14:	4619      	mov	r1, r3
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f001 fd34 	bl	8008684 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	7b5b      	ldrb	r3, [r3, #13]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d00e      	beq.n	8006c48 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	7b5b      	ldrb	r3, [r3, #13]
 8006c2e:	4619      	mov	r1, r3
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f001 fcf6 	bl	8008622 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	7b5b      	ldrb	r3, [r3, #13]
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f001 fd21 	bl	8008684 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c4e:	69db      	ldr	r3, [r3, #28]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d00b      	beq.n	8006c6c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c5a:	69db      	ldr	r3, [r3, #28]
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f002 f88d 	bl	8008d7c <free>
    phost->pActiveClass->pData = 0U;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c68:	2200      	movs	r2, #0
 8006c6a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006c6c:	2300      	movs	r3, #0
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}

08006c76 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006c76:	b580      	push	{r7, lr}
 8006c78:	b084      	sub	sp, #16
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c84:	69db      	ldr	r3, [r3, #28]
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	3340      	adds	r3, #64	; 0x40
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 f8b1 	bl	8006df6 <GetLineCoding>
 8006c94:	4603      	mov	r3, r0
 8006c96:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006c98:	7afb      	ldrb	r3, [r7, #11]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d105      	bne.n	8006caa <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006ca4:	2102      	movs	r1, #2
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006caa:	7afb      	ldrb	r3, [r7, #11]
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006cca:	69db      	ldr	r3, [r3, #28]
 8006ccc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006cd4:	2b04      	cmp	r3, #4
 8006cd6:	d877      	bhi.n	8006dc8 <USBH_CDC_Process+0x114>
 8006cd8:	a201      	add	r2, pc, #4	; (adr r2, 8006ce0 <USBH_CDC_Process+0x2c>)
 8006cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cde:	bf00      	nop
 8006ce0:	08006cf5 	.word	0x08006cf5
 8006ce4:	08006cfb 	.word	0x08006cfb
 8006ce8:	08006d2b 	.word	0x08006d2b
 8006cec:	08006d9f 	.word	0x08006d9f
 8006cf0:	08006dad 	.word	0x08006dad
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8006cf8:	e06d      	b.n	8006dd6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cfe:	4619      	mov	r1, r3
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 f897 	bl	8006e34 <SetLineCoding>
 8006d06:	4603      	mov	r3, r0
 8006d08:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006d0a:	7bbb      	ldrb	r3, [r7, #14]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d104      	bne.n	8006d1a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	2202      	movs	r2, #2
 8006d14:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006d18:	e058      	b.n	8006dcc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006d1a:	7bbb      	ldrb	r3, [r7, #14]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d055      	beq.n	8006dcc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	2204      	movs	r2, #4
 8006d24:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006d28:	e050      	b.n	8006dcc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	3340      	adds	r3, #64	; 0x40
 8006d2e:	4619      	mov	r1, r3
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 f860 	bl	8006df6 <GetLineCoding>
 8006d36:	4603      	mov	r3, r0
 8006d38:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006d3a:	7bbb      	ldrb	r3, [r7, #14]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d126      	bne.n	8006d8e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d52:	791b      	ldrb	r3, [r3, #4]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d13b      	bne.n	8006dd0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d62:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d133      	bne.n	8006dd0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d72:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d12b      	bne.n	8006dd0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d80:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d124      	bne.n	8006dd0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 f95a 	bl	8007040 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006d8c:	e020      	b.n	8006dd0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006d8e:	7bbb      	ldrb	r3, [r7, #14]
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d01d      	beq.n	8006dd0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	2204      	movs	r2, #4
 8006d98:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006d9c:	e018      	b.n	8006dd0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 f867 	bl	8006e72 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 f8dc 	bl	8006f62 <CDC_ProcessReception>
      break;
 8006daa:	e014      	b.n	8006dd6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006dac:	2100      	movs	r1, #0
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 ffe5 	bl	8007d7e <USBH_ClrFeature>
 8006db4:	4603      	mov	r3, r0
 8006db6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006db8:	7bbb      	ldrb	r3, [r7, #14]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10a      	bne.n	8006dd4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006dc6:	e005      	b.n	8006dd4 <USBH_CDC_Process+0x120>

    default:
      break;
 8006dc8:	bf00      	nop
 8006dca:	e004      	b.n	8006dd6 <USBH_CDC_Process+0x122>
      break;
 8006dcc:	bf00      	nop
 8006dce:	e002      	b.n	8006dd6 <USBH_CDC_Process+0x122>
      break;
 8006dd0:	bf00      	nop
 8006dd2:	e000      	b.n	8006dd6 <USBH_CDC_Process+0x122>
      break;
 8006dd4:	bf00      	nop

  }

  return status;
 8006dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3710      	adds	r7, #16
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	370c      	adds	r7, #12
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006df6:	b580      	push	{r7, lr}
 8006df8:	b082      	sub	sp, #8
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
 8006dfe:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	22a1      	movs	r2, #161	; 0xa1
 8006e04:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2221      	movs	r2, #33	; 0x21
 8006e0a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2207      	movs	r2, #7
 8006e1c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	2207      	movs	r2, #7
 8006e22:	4619      	mov	r1, r3
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f001 f98a 	bl	800813e <USBH_CtlReq>
 8006e2a:	4603      	mov	r3, r0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3708      	adds	r7, #8
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2221      	movs	r2, #33	; 0x21
 8006e42:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2220      	movs	r2, #32
 8006e48:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2207      	movs	r2, #7
 8006e5a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	2207      	movs	r2, #7
 8006e60:	4619      	mov	r1, r3
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f001 f96b 	bl	800813e <USBH_CtlReq>
 8006e68:	4603      	mov	r3, r0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3708      	adds	r7, #8
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	b086      	sub	sp, #24
 8006e76:	af02      	add	r7, sp, #8
 8006e78:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e80:	69db      	ldr	r3, [r3, #28]
 8006e82:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006e84:	2300      	movs	r3, #0
 8006e86:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d002      	beq.n	8006e98 <CDC_ProcessTransmission+0x26>
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d025      	beq.n	8006ee2 <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 8006e96:	e060      	b.n	8006f5a <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	8b12      	ldrh	r2, [r2, #24]
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d90c      	bls.n	8006ebe <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	69d9      	ldr	r1, [r3, #28]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	8b1a      	ldrh	r2, [r3, #24]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	7b58      	ldrb	r0, [r3, #13]
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	9300      	str	r3, [sp, #0]
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f001 fb51 	bl	800855e <USBH_BulkSendData>
 8006ebc:	e00c      	b.n	8006ed8 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8006ec6:	b29a      	uxth	r2, r3
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	7b58      	ldrb	r0, [r3, #13]
 8006ecc:	2301      	movs	r3, #1
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f001 fb43 	bl	800855e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006ee0:	e03b      	b.n	8006f5a <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	7b5b      	ldrb	r3, [r3, #13]
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f001 fe65 	bl	8008bb8 <USBH_LL_GetURBState>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006ef2:	7afb      	ldrb	r3, [r7, #11]
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d128      	bne.n	8006f4a <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	8b12      	ldrh	r2, [r2, #24]
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d90e      	bls.n	8006f22 <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	8b12      	ldrh	r2, [r2, #24]
 8006f0c:	1a9a      	subs	r2, r3, r2
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	69db      	ldr	r3, [r3, #28]
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	8b12      	ldrh	r2, [r2, #24]
 8006f1a:	441a      	add	r2, r3
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	61da      	str	r2, [r3, #28]
 8006f20:	e002      	b.n	8006f28 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2200      	movs	r2, #0
 8006f26:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d004      	beq.n	8006f3a <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006f38:	e00e      	b.n	8006f58 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f868 	bl	8007018 <USBH_CDC_TransmitCallback>
      break;
 8006f48:	e006      	b.n	8006f58 <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 8006f4a:	7afb      	ldrb	r3, [r7, #11]
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d103      	bne.n	8006f58 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006f58:	bf00      	nop
  }
}
 8006f5a:	bf00      	nop
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b086      	sub	sp, #24
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f70:	69db      	ldr	r3, [r3, #28]
 8006f72:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006f74:	2300      	movs	r3, #0
 8006f76:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006f7e:	2b03      	cmp	r3, #3
 8006f80:	d002      	beq.n	8006f88 <CDC_ProcessReception+0x26>
 8006f82:	2b04      	cmp	r3, #4
 8006f84:	d00e      	beq.n	8006fa4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006f86:	e043      	b.n	8007010 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	6a19      	ldr	r1, [r3, #32]
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	8b5a      	ldrh	r2, [r3, #26]
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	7b1b      	ldrb	r3, [r3, #12]
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f001 fb07 	bl	80085a8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	2204      	movs	r2, #4
 8006f9e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006fa2:	e035      	b.n	8007010 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	7b1b      	ldrb	r3, [r3, #12]
 8006fa8:	4619      	mov	r1, r3
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f001 fe04 	bl	8008bb8 <USBH_LL_GetURBState>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006fb4:	7cfb      	ldrb	r3, [r7, #19]
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d129      	bne.n	800700e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	7b1b      	ldrb	r3, [r3, #12]
 8006fbe:	4619      	mov	r1, r3
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f001 fd67 	bl	8008a94 <USBH_LL_GetLastXferSize>
 8006fc6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d016      	beq.n	8007000 <CDC_ProcessReception+0x9e>
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	8b5b      	ldrh	r3, [r3, #26]
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d910      	bls.n	8007000 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	1ad2      	subs	r2, r2, r3
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	6a1a      	ldr	r2, [r3, #32]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	441a      	add	r2, r3
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	2203      	movs	r2, #3
 8006ffa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006ffe:	e006      	b.n	800700e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f80f 	bl	800702c <USBH_CDC_ReceiveCallback>
      break;
 800700e:	bf00      	nop
  }
}
 8007010:	bf00      	nop
 8007012:	3718      	adds	r7, #24
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007018:	b480      	push	{r7}
 800701a:	b083      	sub	sp, #12
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007020:	bf00      	nop
 8007022:	370c      	adds	r7, #12
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr

0800702c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007034:	bf00      	nop
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007040:	b480      	push	{r7}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007048:	bf00      	nop
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	4613      	mov	r3, r2
 8007060:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d101      	bne.n	800706c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007068:	2302      	movs	r3, #2
 800706a:	e029      	b.n	80070c0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	79fa      	ldrb	r2, [r7, #7]
 8007070:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2200      	movs	r2, #0
 8007080:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8007084:	68f8      	ldr	r0, [r7, #12]
 8007086:	f000 f81f 	bl	80070c8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2200      	movs	r2, #0
 800708e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d003      	beq.n	80070b8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	68ba      	ldr	r2, [r7, #8]
 80070b4:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	f001 fc39 	bl	8008930 <USBH_LL_Init>

  return USBH_OK;
 80070be:	2300      	movs	r3, #0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3710      	adds	r7, #16
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b085      	sub	sp, #20
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80070d0:	2300      	movs	r3, #0
 80070d2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80070d4:	2300      	movs	r3, #0
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	e009      	b.n	80070ee <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80070da:	687a      	ldr	r2, [r7, #4]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	33e0      	adds	r3, #224	; 0xe0
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4413      	add	r3, r2
 80070e4:	2200      	movs	r2, #0
 80070e6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	3301      	adds	r3, #1
 80070ec:	60fb      	str	r3, [r7, #12]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2b0e      	cmp	r3, #14
 80070f2:	d9f2      	bls.n	80070da <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80070f4:	2300      	movs	r3, #0
 80070f6:	60fb      	str	r3, [r7, #12]
 80070f8:	e009      	b.n	800710e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	4413      	add	r3, r2
 8007100:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007104:	2200      	movs	r2, #0
 8007106:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	3301      	adds	r3, #1
 800710c:	60fb      	str	r3, [r7, #12]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007114:	d3f1      	bcc.n	80070fa <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2201      	movs	r2, #1
 8007126:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2240      	movs	r2, #64	; 0x40
 800713a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2201      	movs	r2, #1
 800714e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8007162:	2300      	movs	r3, #0
}
 8007164:	4618      	mov	r0, r3
 8007166:	3714      	adds	r7, #20
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800717a:	2300      	movs	r3, #0
 800717c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d016      	beq.n	80071b2 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800718a:	2b00      	cmp	r3, #0
 800718c:	d10e      	bne.n	80071ac <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007194:	1c59      	adds	r1, r3, #1
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	33de      	adds	r3, #222	; 0xde
 80071a0:	6839      	ldr	r1, [r7, #0]
 80071a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80071a6:	2300      	movs	r3, #0
 80071a8:	73fb      	strb	r3, [r7, #15]
 80071aa:	e004      	b.n	80071b6 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80071ac:	2302      	movs	r3, #2
 80071ae:	73fb      	strb	r3, [r7, #15]
 80071b0:	e001      	b.n	80071b6 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80071b2:	2302      	movs	r3, #2
 80071b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80071b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b085      	sub	sp, #20
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	460b      	mov	r3, r1
 80071ce:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80071d0:	2300      	movs	r3, #0
 80071d2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80071da:	78fa      	ldrb	r2, [r7, #3]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d204      	bcs.n	80071ea <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	78fa      	ldrb	r2, [r7, #3]
 80071e4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80071e8:	e001      	b.n	80071ee <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80071ea:	2302      	movs	r3, #2
 80071ec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80071ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3714      	adds	r7, #20
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b087      	sub	sp, #28
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
 8007204:	4608      	mov	r0, r1
 8007206:	4611      	mov	r1, r2
 8007208:	461a      	mov	r2, r3
 800720a:	4603      	mov	r3, r0
 800720c:	70fb      	strb	r3, [r7, #3]
 800720e:	460b      	mov	r3, r1
 8007210:	70bb      	strb	r3, [r7, #2]
 8007212:	4613      	mov	r3, r2
 8007214:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007216:	2300      	movs	r3, #0
 8007218:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800721a:	2300      	movs	r3, #0
 800721c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007224:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007226:	e025      	b.n	8007274 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007228:	7dfb      	ldrb	r3, [r7, #23]
 800722a:	221a      	movs	r2, #26
 800722c:	fb02 f303 	mul.w	r3, r2, r3
 8007230:	3308      	adds	r3, #8
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	4413      	add	r3, r2
 8007236:	3302      	adds	r3, #2
 8007238:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	795b      	ldrb	r3, [r3, #5]
 800723e:	78fa      	ldrb	r2, [r7, #3]
 8007240:	429a      	cmp	r2, r3
 8007242:	d002      	beq.n	800724a <USBH_FindInterface+0x4e>
 8007244:	78fb      	ldrb	r3, [r7, #3]
 8007246:	2bff      	cmp	r3, #255	; 0xff
 8007248:	d111      	bne.n	800726e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800724e:	78ba      	ldrb	r2, [r7, #2]
 8007250:	429a      	cmp	r2, r3
 8007252:	d002      	beq.n	800725a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007254:	78bb      	ldrb	r3, [r7, #2]
 8007256:	2bff      	cmp	r3, #255	; 0xff
 8007258:	d109      	bne.n	800726e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800725e:	787a      	ldrb	r2, [r7, #1]
 8007260:	429a      	cmp	r2, r3
 8007262:	d002      	beq.n	800726a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007264:	787b      	ldrb	r3, [r7, #1]
 8007266:	2bff      	cmp	r3, #255	; 0xff
 8007268:	d101      	bne.n	800726e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800726a:	7dfb      	ldrb	r3, [r7, #23]
 800726c:	e006      	b.n	800727c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800726e:	7dfb      	ldrb	r3, [r7, #23]
 8007270:	3301      	adds	r3, #1
 8007272:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007274:	7dfb      	ldrb	r3, [r7, #23]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d9d6      	bls.n	8007228 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800727a:	23ff      	movs	r3, #255	; 0xff
}
 800727c:	4618      	mov	r0, r3
 800727e:	371c      	adds	r7, #28
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f001 fb89 	bl	80089a8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8007296:	2101      	movs	r1, #1
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f001 fca0 	bl	8008bde <USBH_LL_DriverVBUS>

  return USBH_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3708      	adds	r7, #8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	af04      	add	r7, sp, #16
 80072ae:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80072b0:	2302      	movs	r3, #2
 80072b2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d102      	bne.n	80072ca <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2203      	movs	r2, #3
 80072c8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	2b0b      	cmp	r3, #11
 80072d2:	f200 81b3 	bhi.w	800763c <USBH_Process+0x394>
 80072d6:	a201      	add	r2, pc, #4	; (adr r2, 80072dc <USBH_Process+0x34>)
 80072d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072dc:	0800730d 	.word	0x0800730d
 80072e0:	0800733f 	.word	0x0800733f
 80072e4:	080073a7 	.word	0x080073a7
 80072e8:	080075d7 	.word	0x080075d7
 80072ec:	0800763d 	.word	0x0800763d
 80072f0:	0800744b 	.word	0x0800744b
 80072f4:	0800757d 	.word	0x0800757d
 80072f8:	08007481 	.word	0x08007481
 80072fc:	080074a1 	.word	0x080074a1
 8007300:	080074c1 	.word	0x080074c1
 8007304:	080074ef 	.word	0x080074ef
 8007308:	080075bf 	.word	0x080075bf
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b00      	cmp	r3, #0
 8007316:	f000 8193 	beq.w	8007640 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2201      	movs	r2, #1
 800731e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007320:	20c8      	movs	r0, #200	; 0xc8
 8007322:	f001 fca6 	bl	8008c72 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f001 fb99 	bl	8008a5e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800733c:	e180      	b.n	8007640 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8007344:	2b01      	cmp	r3, #1
 8007346:	d107      	bne.n	8007358 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2202      	movs	r2, #2
 8007354:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007356:	e182      	b.n	800765e <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800735e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007362:	d914      	bls.n	800738e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800736a:	3301      	adds	r3, #1
 800736c:	b2da      	uxtb	r2, r3
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800737a:	2b03      	cmp	r3, #3
 800737c:	d903      	bls.n	8007386 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	220d      	movs	r2, #13
 8007382:	701a      	strb	r2, [r3, #0]
      break;
 8007384:	e16b      	b.n	800765e <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	701a      	strb	r2, [r3, #0]
      break;
 800738c:	e167      	b.n	800765e <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007394:	f103 020a 	add.w	r2, r3, #10
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800739e:	200a      	movs	r0, #10
 80073a0:	f001 fc67 	bl	8008c72 <USBH_Delay>
      break;
 80073a4:	e15b      	b.n	800765e <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d005      	beq.n	80073bc <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80073b6:	2104      	movs	r1, #4
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80073bc:	2064      	movs	r0, #100	; 0x64
 80073be:	f001 fc58 	bl	8008c72 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f001 fb26 	bl	8008a14 <USBH_LL_GetSpeed>
 80073c8:	4603      	mov	r3, r0
 80073ca:	461a      	mov	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2205      	movs	r2, #5
 80073d6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80073d8:	2100      	movs	r1, #0
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f001 f931 	bl	8008642 <USBH_AllocPipe>
 80073e0:	4603      	mov	r3, r0
 80073e2:	461a      	mov	r2, r3
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80073e8:	2180      	movs	r1, #128	; 0x80
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f001 f929 	bl	8008642 <USBH_AllocPipe>
 80073f0:	4603      	mov	r3, r0
 80073f2:	461a      	mov	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	7919      	ldrb	r1, [r3, #4]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800740c:	b292      	uxth	r2, r2
 800740e:	9202      	str	r2, [sp, #8]
 8007410:	2200      	movs	r2, #0
 8007412:	9201      	str	r2, [sp, #4]
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	4603      	mov	r3, r0
 8007418:	2280      	movs	r2, #128	; 0x80
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f001 f8e2 	bl	80085e4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	7959      	ldrb	r1, [r3, #5]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007434:	b292      	uxth	r2, r2
 8007436:	9202      	str	r2, [sp, #8]
 8007438:	2200      	movs	r2, #0
 800743a:	9201      	str	r2, [sp, #4]
 800743c:	9300      	str	r3, [sp, #0]
 800743e:	4603      	mov	r3, r0
 8007440:	2200      	movs	r2, #0
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f001 f8ce 	bl	80085e4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007448:	e109      	b.n	800765e <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 f90c 	bl	8007668 <USBH_HandleEnum>
 8007450:	4603      	mov	r3, r0
 8007452:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007454:	7bbb      	ldrb	r3, [r7, #14]
 8007456:	b2db      	uxtb	r3, r3
 8007458:	2b00      	cmp	r3, #0
 800745a:	f040 80f3 	bne.w	8007644 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800746c:	2b01      	cmp	r3, #1
 800746e:	d103      	bne.n	8007478 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2208      	movs	r2, #8
 8007474:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007476:	e0e5      	b.n	8007644 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2207      	movs	r2, #7
 800747c:	701a      	strb	r2, [r3, #0]
      break;
 800747e:	e0e1      	b.n	8007644 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007486:	2b00      	cmp	r3, #0
 8007488:	f000 80de 	beq.w	8007648 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007492:	2101      	movs	r1, #1
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2208      	movs	r2, #8
 800749c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800749e:	e0d3      	b.n	8007648 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	4619      	mov	r1, r3
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 fc20 	bl	8007cf0 <USBH_SetCfg>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f040 80ca 	bne.w	800764c <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2209      	movs	r2, #9
 80074bc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80074be:	e0c5      	b.n	800764c <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80074c6:	f003 0320 	and.w	r3, r3, #32
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00b      	beq.n	80074e6 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80074ce:	2101      	movs	r1, #1
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f000 fc30 	bl	8007d36 <USBH_SetFeature>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f040 80b9 	bne.w	8007650 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	220a      	movs	r2, #10
 80074e2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80074e4:	e0b4      	b.n	8007650 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	220a      	movs	r2, #10
 80074ea:	701a      	strb	r2, [r3, #0]
      break;
 80074ec:	e0b0      	b.n	8007650 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	f000 80ad 	beq.w	8007654 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007502:	2300      	movs	r3, #0
 8007504:	73fb      	strb	r3, [r7, #15]
 8007506:	e016      	b.n	8007536 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007508:	7bfa      	ldrb	r2, [r7, #15]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	32de      	adds	r2, #222	; 0xde
 800750e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007512:	791a      	ldrb	r2, [r3, #4]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800751a:	429a      	cmp	r2, r3
 800751c:	d108      	bne.n	8007530 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800751e:	7bfa      	ldrb	r2, [r7, #15]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	32de      	adds	r2, #222	; 0xde
 8007524:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800752e:	e005      	b.n	800753c <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007530:	7bfb      	ldrb	r3, [r7, #15]
 8007532:	3301      	adds	r3, #1
 8007534:	73fb      	strb	r3, [r7, #15]
 8007536:	7bfb      	ldrb	r3, [r7, #15]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d0e5      	beq.n	8007508 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007542:	2b00      	cmp	r3, #0
 8007544:	d016      	beq.n	8007574 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	4798      	blx	r3
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d109      	bne.n	800756c <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2206      	movs	r2, #6
 800755c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007564:	2103      	movs	r1, #3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800756a:	e073      	b.n	8007654 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	220d      	movs	r2, #13
 8007570:	701a      	strb	r2, [r3, #0]
      break;
 8007572:	e06f      	b.n	8007654 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	220d      	movs	r2, #13
 8007578:	701a      	strb	r2, [r3, #0]
      break;
 800757a:	e06b      	b.n	8007654 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007582:	2b00      	cmp	r3, #0
 8007584:	d017      	beq.n	80075b6 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	4798      	blx	r3
 8007592:	4603      	mov	r3, r0
 8007594:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007596:	7bbb      	ldrb	r3, [r7, #14]
 8007598:	b2db      	uxtb	r3, r3
 800759a:	2b00      	cmp	r3, #0
 800759c:	d103      	bne.n	80075a6 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	220b      	movs	r2, #11
 80075a2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80075a4:	e058      	b.n	8007658 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80075a6:	7bbb      	ldrb	r3, [r7, #14]
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	2b02      	cmp	r3, #2
 80075ac:	d154      	bne.n	8007658 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	220d      	movs	r2, #13
 80075b2:	701a      	strb	r2, [r3, #0]
      break;
 80075b4:	e050      	b.n	8007658 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	220d      	movs	r2, #13
 80075ba:	701a      	strb	r2, [r3, #0]
      break;
 80075bc:	e04c      	b.n	8007658 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d049      	beq.n	800765c <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80075ce:	695b      	ldr	r3, [r3, #20]
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	4798      	blx	r3
      }
      break;
 80075d4:	e042      	b.n	800765c <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f7ff fd72 	bl	80070c8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d009      	beq.n	8007602 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007608:	2b00      	cmp	r3, #0
 800760a:	d005      	beq.n	8007618 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007612:	2105      	movs	r1, #5
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800761e:	b2db      	uxtb	r3, r3
 8007620:	2b01      	cmp	r3, #1
 8007622:	d107      	bne.n	8007634 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f7ff fe2b 	bl	8007288 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007632:	e014      	b.n	800765e <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f001 f9b7 	bl	80089a8 <USBH_LL_Start>
      break;
 800763a:	e010      	b.n	800765e <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 800763c:	bf00      	nop
 800763e:	e00e      	b.n	800765e <USBH_Process+0x3b6>
      break;
 8007640:	bf00      	nop
 8007642:	e00c      	b.n	800765e <USBH_Process+0x3b6>
      break;
 8007644:	bf00      	nop
 8007646:	e00a      	b.n	800765e <USBH_Process+0x3b6>
    break;
 8007648:	bf00      	nop
 800764a:	e008      	b.n	800765e <USBH_Process+0x3b6>
      break;
 800764c:	bf00      	nop
 800764e:	e006      	b.n	800765e <USBH_Process+0x3b6>
      break;
 8007650:	bf00      	nop
 8007652:	e004      	b.n	800765e <USBH_Process+0x3b6>
      break;
 8007654:	bf00      	nop
 8007656:	e002      	b.n	800765e <USBH_Process+0x3b6>
      break;
 8007658:	bf00      	nop
 800765a:	e000      	b.n	800765e <USBH_Process+0x3b6>
      break;
 800765c:	bf00      	nop
  }
  return USBH_OK;
 800765e:	2300      	movs	r3, #0
}
 8007660:	4618      	mov	r0, r3
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b088      	sub	sp, #32
 800766c:	af04      	add	r7, sp, #16
 800766e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007670:	2301      	movs	r3, #1
 8007672:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007674:	2301      	movs	r3, #1
 8007676:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	785b      	ldrb	r3, [r3, #1]
 800767c:	2b07      	cmp	r3, #7
 800767e:	f200 81c1 	bhi.w	8007a04 <USBH_HandleEnum+0x39c>
 8007682:	a201      	add	r2, pc, #4	; (adr r2, 8007688 <USBH_HandleEnum+0x20>)
 8007684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007688:	080076a9 	.word	0x080076a9
 800768c:	08007767 	.word	0x08007767
 8007690:	080077d1 	.word	0x080077d1
 8007694:	0800785f 	.word	0x0800785f
 8007698:	080078c9 	.word	0x080078c9
 800769c:	08007939 	.word	0x08007939
 80076a0:	0800797f 	.word	0x0800797f
 80076a4:	080079c5 	.word	0x080079c5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80076a8:	2108      	movs	r1, #8
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 fa50 	bl	8007b50 <USBH_Get_DevDesc>
 80076b0:	4603      	mov	r3, r0
 80076b2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80076b4:	7bbb      	ldrb	r3, [r7, #14]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d130      	bne.n	800771c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	7919      	ldrb	r1, [r3, #4]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80076de:	b292      	uxth	r2, r2
 80076e0:	9202      	str	r2, [sp, #8]
 80076e2:	2200      	movs	r2, #0
 80076e4:	9201      	str	r2, [sp, #4]
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	4603      	mov	r3, r0
 80076ea:	2280      	movs	r2, #128	; 0x80
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f000 ff79 	bl	80085e4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	7959      	ldrb	r1, [r3, #5]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007706:	b292      	uxth	r2, r2
 8007708:	9202      	str	r2, [sp, #8]
 800770a:	2200      	movs	r2, #0
 800770c:	9201      	str	r2, [sp, #4]
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	4603      	mov	r3, r0
 8007712:	2200      	movs	r2, #0
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f000 ff65 	bl	80085e4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800771a:	e175      	b.n	8007a08 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800771c:	7bbb      	ldrb	r3, [r7, #14]
 800771e:	2b03      	cmp	r3, #3
 8007720:	f040 8172 	bne.w	8007a08 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800772a:	3301      	adds	r3, #1
 800772c:	b2da      	uxtb	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800773a:	2b03      	cmp	r3, #3
 800773c:	d903      	bls.n	8007746 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	220d      	movs	r2, #13
 8007742:	701a      	strb	r2, [r3, #0]
      break;
 8007744:	e160      	b.n	8007a08 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	795b      	ldrb	r3, [r3, #5]
 800774a:	4619      	mov	r1, r3
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 ff99 	bl	8008684 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	791b      	ldrb	r3, [r3, #4]
 8007756:	4619      	mov	r1, r3
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 ff93 	bl	8008684 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	701a      	strb	r2, [r3, #0]
      break;
 8007764:	e150      	b.n	8007a08 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007766:	2112      	movs	r1, #18
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 f9f1 	bl	8007b50 <USBH_Get_DevDesc>
 800776e:	4603      	mov	r3, r0
 8007770:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007772:	7bbb      	ldrb	r3, [r7, #14]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d103      	bne.n	8007780 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2202      	movs	r2, #2
 800777c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800777e:	e145      	b.n	8007a0c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007780:	7bbb      	ldrb	r3, [r7, #14]
 8007782:	2b03      	cmp	r3, #3
 8007784:	f040 8142 	bne.w	8007a0c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800778e:	3301      	adds	r3, #1
 8007790:	b2da      	uxtb	r2, r3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800779e:	2b03      	cmp	r3, #3
 80077a0:	d903      	bls.n	80077aa <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	220d      	movs	r2, #13
 80077a6:	701a      	strb	r2, [r3, #0]
      break;
 80077a8:	e130      	b.n	8007a0c <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	795b      	ldrb	r3, [r3, #5]
 80077ae:	4619      	mov	r1, r3
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 ff67 	bl	8008684 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	791b      	ldrb	r3, [r3, #4]
 80077ba:	4619      	mov	r1, r3
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f000 ff61 	bl	8008684 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	701a      	strb	r2, [r3, #0]
      break;
 80077ce:	e11d      	b.n	8007a0c <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80077d0:	2101      	movs	r1, #1
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f000 fa68 	bl	8007ca8 <USBH_SetAddress>
 80077d8:	4603      	mov	r3, r0
 80077da:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80077dc:	7bbb      	ldrb	r3, [r7, #14]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d132      	bne.n	8007848 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80077e2:	2002      	movs	r0, #2
 80077e4:	f001 fa45 	bl	8008c72 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2203      	movs	r2, #3
 80077f4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	7919      	ldrb	r1, [r3, #4]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800780a:	b292      	uxth	r2, r2
 800780c:	9202      	str	r2, [sp, #8]
 800780e:	2200      	movs	r2, #0
 8007810:	9201      	str	r2, [sp, #4]
 8007812:	9300      	str	r3, [sp, #0]
 8007814:	4603      	mov	r3, r0
 8007816:	2280      	movs	r2, #128	; 0x80
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f000 fee3 	bl	80085e4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	7959      	ldrb	r1, [r3, #5]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007832:	b292      	uxth	r2, r2
 8007834:	9202      	str	r2, [sp, #8]
 8007836:	2200      	movs	r2, #0
 8007838:	9201      	str	r2, [sp, #4]
 800783a:	9300      	str	r3, [sp, #0]
 800783c:	4603      	mov	r3, r0
 800783e:	2200      	movs	r2, #0
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 fecf 	bl	80085e4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007846:	e0e3      	b.n	8007a10 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007848:	7bbb      	ldrb	r3, [r7, #14]
 800784a:	2b03      	cmp	r3, #3
 800784c:	f040 80e0 	bne.w	8007a10 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	220d      	movs	r2, #13
 8007854:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	705a      	strb	r2, [r3, #1]
      break;
 800785c:	e0d8      	b.n	8007a10 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800785e:	2109      	movs	r1, #9
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 f99d 	bl	8007ba0 <USBH_Get_CfgDesc>
 8007866:	4603      	mov	r3, r0
 8007868:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800786a:	7bbb      	ldrb	r3, [r7, #14]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d103      	bne.n	8007878 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2204      	movs	r2, #4
 8007874:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007876:	e0cd      	b.n	8007a14 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007878:	7bbb      	ldrb	r3, [r7, #14]
 800787a:	2b03      	cmp	r3, #3
 800787c:	f040 80ca 	bne.w	8007a14 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007886:	3301      	adds	r3, #1
 8007888:	b2da      	uxtb	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007896:	2b03      	cmp	r3, #3
 8007898:	d903      	bls.n	80078a2 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	220d      	movs	r2, #13
 800789e:	701a      	strb	r2, [r3, #0]
      break;
 80078a0:	e0b8      	b.n	8007a14 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	795b      	ldrb	r3, [r3, #5]
 80078a6:	4619      	mov	r1, r3
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 feeb 	bl	8008684 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	791b      	ldrb	r3, [r3, #4]
 80078b2:	4619      	mov	r1, r3
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fee5 	bl	8008684 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	701a      	strb	r2, [r3, #0]
      break;
 80078c6:	e0a5      	b.n	8007a14 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80078ce:	4619      	mov	r1, r3
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f000 f965 	bl	8007ba0 <USBH_Get_CfgDesc>
 80078d6:	4603      	mov	r3, r0
 80078d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80078da:	7bbb      	ldrb	r3, [r7, #14]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d103      	bne.n	80078e8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2205      	movs	r2, #5
 80078e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80078e6:	e097      	b.n	8007a18 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80078e8:	7bbb      	ldrb	r3, [r7, #14]
 80078ea:	2b03      	cmp	r3, #3
 80078ec:	f040 8094 	bne.w	8007a18 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80078f6:	3301      	adds	r3, #1
 80078f8:	b2da      	uxtb	r2, r3
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007906:	2b03      	cmp	r3, #3
 8007908:	d903      	bls.n	8007912 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	220d      	movs	r2, #13
 800790e:	701a      	strb	r2, [r3, #0]
      break;
 8007910:	e082      	b.n	8007a18 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	795b      	ldrb	r3, [r3, #5]
 8007916:	4619      	mov	r1, r3
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f000 feb3 	bl	8008684 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	791b      	ldrb	r3, [r3, #4]
 8007922:	4619      	mov	r1, r3
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 fead 	bl	8008684 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	701a      	strb	r2, [r3, #0]
      break;
 8007936:	e06f      	b.n	8007a18 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800793e:	2b00      	cmp	r3, #0
 8007940:	d019      	beq.n	8007976 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800794e:	23ff      	movs	r3, #255	; 0xff
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f949 	bl	8007be8 <USBH_Get_StringDesc>
 8007956:	4603      	mov	r3, r0
 8007958:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800795a:	7bbb      	ldrb	r3, [r7, #14]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d103      	bne.n	8007968 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2206      	movs	r2, #6
 8007964:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007966:	e059      	b.n	8007a1c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007968:	7bbb      	ldrb	r3, [r7, #14]
 800796a:	2b03      	cmp	r3, #3
 800796c:	d156      	bne.n	8007a1c <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2206      	movs	r2, #6
 8007972:	705a      	strb	r2, [r3, #1]
      break;
 8007974:	e052      	b.n	8007a1c <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2206      	movs	r2, #6
 800797a:	705a      	strb	r2, [r3, #1]
      break;
 800797c:	e04e      	b.n	8007a1c <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007984:	2b00      	cmp	r3, #0
 8007986:	d019      	beq.n	80079bc <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007994:	23ff      	movs	r3, #255	; 0xff
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 f926 	bl	8007be8 <USBH_Get_StringDesc>
 800799c:	4603      	mov	r3, r0
 800799e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80079a0:	7bbb      	ldrb	r3, [r7, #14]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d103      	bne.n	80079ae <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2207      	movs	r2, #7
 80079aa:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80079ac:	e038      	b.n	8007a20 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079ae:	7bbb      	ldrb	r3, [r7, #14]
 80079b0:	2b03      	cmp	r3, #3
 80079b2:	d135      	bne.n	8007a20 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2207      	movs	r2, #7
 80079b8:	705a      	strb	r2, [r3, #1]
      break;
 80079ba:	e031      	b.n	8007a20 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2207      	movs	r2, #7
 80079c0:	705a      	strb	r2, [r3, #1]
      break;
 80079c2:	e02d      	b.n	8007a20 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d017      	beq.n	80079fe <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80079da:	23ff      	movs	r3, #255	; 0xff
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 f903 	bl	8007be8 <USBH_Get_StringDesc>
 80079e2:	4603      	mov	r3, r0
 80079e4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80079e6:	7bbb      	ldrb	r3, [r7, #14]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d102      	bne.n	80079f2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80079ec:	2300      	movs	r3, #0
 80079ee:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80079f0:	e018      	b.n	8007a24 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079f2:	7bbb      	ldrb	r3, [r7, #14]
 80079f4:	2b03      	cmp	r3, #3
 80079f6:	d115      	bne.n	8007a24 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80079f8:	2300      	movs	r3, #0
 80079fa:	73fb      	strb	r3, [r7, #15]
      break;
 80079fc:	e012      	b.n	8007a24 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80079fe:	2300      	movs	r3, #0
 8007a00:	73fb      	strb	r3, [r7, #15]
      break;
 8007a02:	e00f      	b.n	8007a24 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007a04:	bf00      	nop
 8007a06:	e00e      	b.n	8007a26 <USBH_HandleEnum+0x3be>
      break;
 8007a08:	bf00      	nop
 8007a0a:	e00c      	b.n	8007a26 <USBH_HandleEnum+0x3be>
      break;
 8007a0c:	bf00      	nop
 8007a0e:	e00a      	b.n	8007a26 <USBH_HandleEnum+0x3be>
      break;
 8007a10:	bf00      	nop
 8007a12:	e008      	b.n	8007a26 <USBH_HandleEnum+0x3be>
      break;
 8007a14:	bf00      	nop
 8007a16:	e006      	b.n	8007a26 <USBH_HandleEnum+0x3be>
      break;
 8007a18:	bf00      	nop
 8007a1a:	e004      	b.n	8007a26 <USBH_HandleEnum+0x3be>
      break;
 8007a1c:	bf00      	nop
 8007a1e:	e002      	b.n	8007a26 <USBH_HandleEnum+0x3be>
      break;
 8007a20:	bf00      	nop
 8007a22:	e000      	b.n	8007a26 <USBH_HandleEnum+0x3be>
      break;
 8007a24:	bf00      	nop
  }
  return Status;
 8007a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3710      	adds	r7, #16
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007a42:	bf00      	nop
 8007a44:	370c      	adds	r7, #12
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr

08007a4e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b082      	sub	sp, #8
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007a5c:	1c5a      	adds	r2, r3, #1
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 f804 	bl	8007a72 <USBH_HandleSof>
}
 8007a6a:	bf00      	nop
 8007a6c:	3708      	adds	r7, #8
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b082      	sub	sp, #8
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	2b0b      	cmp	r3, #11
 8007a82:	d10a      	bne.n	8007a9a <USBH_HandleSof+0x28>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d005      	beq.n	8007a9a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	4798      	blx	r3
  }
}
 8007a9a:	bf00      	nop
 8007a9c:	3708      	adds	r7, #8
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}

08007aa2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b083      	sub	sp, #12
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8007ab2:	bf00      	nop
}
 8007ab4:	370c      	adds	r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr

08007abe <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007abe:	b480      	push	{r7}
 8007ac0:	b083      	sub	sp, #12
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8007ace:	bf00      	nop
}
 8007ad0:	370c      	adds	r7, #12
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr

08007ada <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007ada:	b480      	push	{r7}
 8007adc:	b083      	sub	sp, #12
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2200      	movs	r2, #0
 8007af6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	370c      	adds	r7, #12
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr

08007b08 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f000 ff58 	bl	80089de <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	791b      	ldrb	r3, [r3, #4]
 8007b32:	4619      	mov	r1, r3
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 fda5 	bl	8008684 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	795b      	ldrb	r3, [r3, #5]
 8007b3e:	4619      	mov	r1, r3
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f000 fd9f 	bl	8008684 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3708      	adds	r7, #8
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af02      	add	r7, sp, #8
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	460b      	mov	r3, r1
 8007b5a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007b62:	78fb      	ldrb	r3, [r7, #3]
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	9300      	str	r3, [sp, #0]
 8007b68:	4613      	mov	r3, r2
 8007b6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b6e:	2100      	movs	r1, #0
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 f864 	bl	8007c3e <USBH_GetDescriptor>
 8007b76:	4603      	mov	r3, r0
 8007b78:	73fb      	strb	r3, [r7, #15]
 8007b7a:	7bfb      	ldrb	r3, [r7, #15]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d10a      	bne.n	8007b96 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f203 3026 	addw	r0, r3, #806	; 0x326
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007b8c:	78fa      	ldrb	r2, [r7, #3]
 8007b8e:	b292      	uxth	r2, r2
 8007b90:	4619      	mov	r1, r3
 8007b92:	f000 f918 	bl	8007dc6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3710      	adds	r7, #16
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b086      	sub	sp, #24
 8007ba4:	af02      	add	r7, sp, #8
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	460b      	mov	r3, r1
 8007baa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	331c      	adds	r3, #28
 8007bb0:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007bb2:	887b      	ldrh	r3, [r7, #2]
 8007bb4:	9300      	str	r3, [sp, #0]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007bbc:	2100      	movs	r1, #0
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 f83d 	bl	8007c3e <USBH_GetDescriptor>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	72fb      	strb	r3, [r7, #11]
 8007bc8:	7afb      	ldrb	r3, [r7, #11]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d107      	bne.n	8007bde <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007bd4:	887a      	ldrh	r2, [r7, #2]
 8007bd6:	68f9      	ldr	r1, [r7, #12]
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f000 f964 	bl	8007ea6 <USBH_ParseCfgDesc>
  }

  return status;
 8007bde:	7afb      	ldrb	r3, [r7, #11]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3710      	adds	r7, #16
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b088      	sub	sp, #32
 8007bec:	af02      	add	r7, sp, #8
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	607a      	str	r2, [r7, #4]
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	72fb      	strb	r3, [r7, #11]
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8007bfc:	7afb      	ldrb	r3, [r7, #11]
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007c04:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007c0c:	893b      	ldrh	r3, [r7, #8]
 8007c0e:	9300      	str	r3, [sp, #0]
 8007c10:	460b      	mov	r3, r1
 8007c12:	2100      	movs	r1, #0
 8007c14:	68f8      	ldr	r0, [r7, #12]
 8007c16:	f000 f812 	bl	8007c3e <USBH_GetDescriptor>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	75fb      	strb	r3, [r7, #23]
 8007c1e:	7dfb      	ldrb	r3, [r7, #23]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d107      	bne.n	8007c34 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007c2a:	893a      	ldrh	r2, [r7, #8]
 8007c2c:	6879      	ldr	r1, [r7, #4]
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f000 fa37 	bl	80080a2 <USBH_ParseStringDesc>
  }

  return status;
 8007c34:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3718      	adds	r7, #24
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b084      	sub	sp, #16
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	60f8      	str	r0, [r7, #12]
 8007c46:	607b      	str	r3, [r7, #4]
 8007c48:	460b      	mov	r3, r1
 8007c4a:	72fb      	strb	r3, [r7, #11]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	789b      	ldrb	r3, [r3, #2]
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d11c      	bne.n	8007c92 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007c58:	7afb      	ldrb	r3, [r7, #11]
 8007c5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007c5e:	b2da      	uxtb	r2, r3
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2206      	movs	r2, #6
 8007c68:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	893a      	ldrh	r2, [r7, #8]
 8007c6e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007c70:	893b      	ldrh	r3, [r7, #8]
 8007c72:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007c76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c7a:	d104      	bne.n	8007c86 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f240 4209 	movw	r2, #1033	; 0x409
 8007c82:	829a      	strh	r2, [r3, #20]
 8007c84:	e002      	b.n	8007c8c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	8b3a      	ldrh	r2, [r7, #24]
 8007c90:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007c92:	8b3b      	ldrh	r3, [r7, #24]
 8007c94:	461a      	mov	r2, r3
 8007c96:	6879      	ldr	r1, [r7, #4]
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f000 fa50 	bl	800813e <USBH_CtlReq>
 8007c9e:	4603      	mov	r3, r0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3710      	adds	r7, #16
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b082      	sub	sp, #8
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	789b      	ldrb	r3, [r3, #2]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d10f      	bne.n	8007cdc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2205      	movs	r2, #5
 8007cc6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007cc8:	78fb      	ldrb	r3, [r7, #3]
 8007cca:	b29a      	uxth	r2, r3
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007cdc:	2200      	movs	r2, #0
 8007cde:	2100      	movs	r1, #0
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 fa2c 	bl	800813e <USBH_CtlReq>
 8007ce6:	4603      	mov	r3, r0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3708      	adds	r7, #8
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b082      	sub	sp, #8
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	789b      	ldrb	r3, [r3, #2]
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d10e      	bne.n	8007d22 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2209      	movs	r2, #9
 8007d0e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	887a      	ldrh	r2, [r7, #2]
 8007d14:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007d22:	2200      	movs	r2, #0
 8007d24:	2100      	movs	r1, #0
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f000 fa09 	bl	800813e <USBH_CtlReq>
 8007d2c:	4603      	mov	r3, r0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3708      	adds	r7, #8
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}

08007d36 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007d36:	b580      	push	{r7, lr}
 8007d38:	b082      	sub	sp, #8
 8007d3a:	af00      	add	r7, sp, #0
 8007d3c:	6078      	str	r0, [r7, #4]
 8007d3e:	460b      	mov	r3, r1
 8007d40:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	789b      	ldrb	r3, [r3, #2]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d10f      	bne.n	8007d6a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2203      	movs	r2, #3
 8007d54:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007d56:	78fb      	ldrb	r3, [r7, #3]
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f000 f9e5 	bl	800813e <USBH_CtlReq>
 8007d74:	4603      	mov	r3, r0
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3708      	adds	r7, #8
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}

08007d7e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007d7e:	b580      	push	{r7, lr}
 8007d80:	b082      	sub	sp, #8
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	6078      	str	r0, [r7, #4]
 8007d86:	460b      	mov	r3, r1
 8007d88:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	789b      	ldrb	r3, [r3, #2]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d10f      	bne.n	8007db2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2202      	movs	r2, #2
 8007d96:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2200      	movs	r2, #0
 8007da2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007da4:	78fb      	ldrb	r3, [r7, #3]
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8007db2:	2200      	movs	r2, #0
 8007db4:	2100      	movs	r1, #0
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 f9c1 	bl	800813e <USBH_CtlReq>
 8007dbc:	4603      	mov	r3, r0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3708      	adds	r7, #8
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007dc6:	b480      	push	{r7}
 8007dc8:	b085      	sub	sp, #20
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	60f8      	str	r0, [r7, #12]
 8007dce:	60b9      	str	r1, [r7, #8]
 8007dd0:	4613      	mov	r3, r2
 8007dd2:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	781a      	ldrb	r2, [r3, #0]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	785a      	ldrb	r2, [r3, #1]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	3302      	adds	r3, #2
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	b29a      	uxth	r2, r3
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	3303      	adds	r3, #3
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	021b      	lsls	r3, r3, #8
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	791a      	ldrb	r2, [r3, #4]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	795a      	ldrb	r2, [r3, #5]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	799a      	ldrb	r2, [r3, #6]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	79da      	ldrb	r2, [r3, #7]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8007e20:	88fb      	ldrh	r3, [r7, #6]
 8007e22:	2b08      	cmp	r3, #8
 8007e24:	d939      	bls.n	8007e9a <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	3308      	adds	r3, #8
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	b29a      	uxth	r2, r3
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	3309      	adds	r3, #9
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	021b      	lsls	r3, r3, #8
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	330a      	adds	r3, #10
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	b29a      	uxth	r2, r3
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	330b      	adds	r3, #11
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	021b      	lsls	r3, r3, #8
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	4313      	orrs	r3, r2
 8007e58:	b29a      	uxth	r2, r3
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	330c      	adds	r3, #12
 8007e62:	781b      	ldrb	r3, [r3, #0]
 8007e64:	b29a      	uxth	r2, r3
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	330d      	adds	r3, #13
 8007e6a:	781b      	ldrb	r3, [r3, #0]
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	021b      	lsls	r3, r3, #8
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	4313      	orrs	r3, r2
 8007e74:	b29a      	uxth	r2, r3
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	7b9a      	ldrb	r2, [r3, #14]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	7bda      	ldrb	r2, [r3, #15]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	7c1a      	ldrb	r2, [r3, #16]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	7c5a      	ldrb	r2, [r3, #17]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	745a      	strb	r2, [r3, #17]
  }
}
 8007e9a:	bf00      	nop
 8007e9c:	3714      	adds	r7, #20
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr

08007ea6 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8007ea6:	b580      	push	{r7, lr}
 8007ea8:	b08a      	sub	sp, #40	; 0x28
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	60f8      	str	r0, [r7, #12]
 8007eae:	60b9      	str	r1, [r7, #8]
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	781a      	ldrb	r2, [r3, #0]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	785a      	ldrb	r2, [r3, #1]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	3302      	adds	r3, #2
 8007edc:	781b      	ldrb	r3, [r3, #0]
 8007ede:	b29a      	uxth	r2, r3
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	3303      	adds	r3, #3
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	021b      	lsls	r3, r3, #8
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	4313      	orrs	r3, r2
 8007eee:	b29a      	uxth	r2, r3
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	791a      	ldrb	r2, [r3, #4]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	795a      	ldrb	r2, [r3, #5]
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	799a      	ldrb	r2, [r3, #6]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	79da      	ldrb	r2, [r3, #7]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	7a1a      	ldrb	r2, [r3, #8]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007f1c:	88fb      	ldrh	r3, [r7, #6]
 8007f1e:	2b09      	cmp	r3, #9
 8007f20:	d95f      	bls.n	8007fe2 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8007f22:	2309      	movs	r3, #9
 8007f24:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8007f26:	2300      	movs	r3, #0
 8007f28:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007f2a:	e051      	b.n	8007fd0 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007f2c:	f107 0316 	add.w	r3, r7, #22
 8007f30:	4619      	mov	r1, r3
 8007f32:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007f34:	f000 f8e8 	bl	8008108 <USBH_GetNextDesc>
 8007f38:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3c:	785b      	ldrb	r3, [r3, #1]
 8007f3e:	2b04      	cmp	r3, #4
 8007f40:	d146      	bne.n	8007fd0 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8007f42:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f46:	221a      	movs	r2, #26
 8007f48:	fb02 f303 	mul.w	r3, r2, r3
 8007f4c:	3308      	adds	r3, #8
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	4413      	add	r3, r2
 8007f52:	3302      	adds	r3, #2
 8007f54:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007f56:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f58:	69f8      	ldr	r0, [r7, #28]
 8007f5a:	f000 f846 	bl	8007fea <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8007f64:	2300      	movs	r3, #0
 8007f66:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007f68:	e022      	b.n	8007fb0 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007f6a:	f107 0316 	add.w	r3, r7, #22
 8007f6e:	4619      	mov	r1, r3
 8007f70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007f72:	f000 f8c9 	bl	8008108 <USBH_GetNextDesc>
 8007f76:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8007f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f7a:	785b      	ldrb	r3, [r3, #1]
 8007f7c:	2b05      	cmp	r3, #5
 8007f7e:	d117      	bne.n	8007fb0 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007f80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f84:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007f88:	3201      	adds	r2, #1
 8007f8a:	00d2      	lsls	r2, r2, #3
 8007f8c:	211a      	movs	r1, #26
 8007f8e:	fb01 f303 	mul.w	r3, r1, r3
 8007f92:	4413      	add	r3, r2
 8007f94:	3308      	adds	r3, #8
 8007f96:	68fa      	ldr	r2, [r7, #12]
 8007f98:	4413      	add	r3, r2
 8007f9a:	3304      	adds	r3, #4
 8007f9c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8007f9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007fa0:	69b8      	ldr	r0, [r7, #24]
 8007fa2:	f000 f851 	bl	8008048 <USBH_ParseEPDesc>
            ep_ix++;
 8007fa6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007faa:	3301      	adds	r3, #1
 8007fac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	791b      	ldrb	r3, [r3, #4]
 8007fb4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d204      	bcs.n	8007fc6 <USBH_ParseCfgDesc+0x120>
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	885a      	ldrh	r2, [r3, #2]
 8007fc0:	8afb      	ldrh	r3, [r7, #22]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d8d1      	bhi.n	8007f6a <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8007fc6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007fca:	3301      	adds	r3, #1
 8007fcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007fd0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d804      	bhi.n	8007fe2 <USBH_ParseCfgDesc+0x13c>
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	885a      	ldrh	r2, [r3, #2]
 8007fdc:	8afb      	ldrh	r3, [r7, #22]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d8a4      	bhi.n	8007f2c <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8007fe2:	bf00      	nop
 8007fe4:	3728      	adds	r7, #40	; 0x28
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}

08007fea <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007fea:	b480      	push	{r7}
 8007fec:	b083      	sub	sp, #12
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
 8007ff2:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	781a      	ldrb	r2, [r3, #0]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	785a      	ldrb	r2, [r3, #1]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	789a      	ldrb	r2, [r3, #2]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	78da      	ldrb	r2, [r3, #3]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	791a      	ldrb	r2, [r3, #4]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	795a      	ldrb	r2, [r3, #5]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	799a      	ldrb	r2, [r3, #6]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	79da      	ldrb	r2, [r3, #7]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	7a1a      	ldrb	r2, [r3, #8]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	721a      	strb	r2, [r3, #8]
}
 800803c:	bf00      	nop
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	781a      	ldrb	r2, [r3, #0]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	785a      	ldrb	r2, [r3, #1]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	789a      	ldrb	r2, [r3, #2]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	78da      	ldrb	r2, [r3, #3]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	3304      	adds	r3, #4
 8008076:	781b      	ldrb	r3, [r3, #0]
 8008078:	b29a      	uxth	r2, r3
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	3305      	adds	r3, #5
 800807e:	781b      	ldrb	r3, [r3, #0]
 8008080:	b29b      	uxth	r3, r3
 8008082:	021b      	lsls	r3, r3, #8
 8008084:	b29b      	uxth	r3, r3
 8008086:	4313      	orrs	r3, r2
 8008088:	b29a      	uxth	r2, r3
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	799a      	ldrb	r2, [r3, #6]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	719a      	strb	r2, [r3, #6]
}
 8008096:	bf00      	nop
 8008098:	370c      	adds	r7, #12
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80080a2:	b480      	push	{r7}
 80080a4:	b087      	sub	sp, #28
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	60f8      	str	r0, [r7, #12]
 80080aa:	60b9      	str	r1, [r7, #8]
 80080ac:	4613      	mov	r3, r2
 80080ae:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	3301      	adds	r3, #1
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	2b03      	cmp	r3, #3
 80080b8:	d120      	bne.n	80080fc <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	1e9a      	subs	r2, r3, #2
 80080c0:	88fb      	ldrh	r3, [r7, #6]
 80080c2:	4293      	cmp	r3, r2
 80080c4:	bf28      	it	cs
 80080c6:	4613      	movcs	r3, r2
 80080c8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	3302      	adds	r3, #2
 80080ce:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80080d0:	2300      	movs	r3, #0
 80080d2:	82fb      	strh	r3, [r7, #22]
 80080d4:	e00b      	b.n	80080ee <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80080d6:	8afb      	ldrh	r3, [r7, #22]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	4413      	add	r3, r2
 80080dc:	781a      	ldrb	r2, [r3, #0]
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	701a      	strb	r2, [r3, #0]
      pdest++;
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	3301      	adds	r3, #1
 80080e6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80080e8:	8afb      	ldrh	r3, [r7, #22]
 80080ea:	3302      	adds	r3, #2
 80080ec:	82fb      	strh	r3, [r7, #22]
 80080ee:	8afa      	ldrh	r2, [r7, #22]
 80080f0:	8abb      	ldrh	r3, [r7, #20]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d3ef      	bcc.n	80080d6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	2200      	movs	r2, #0
 80080fa:	701a      	strb	r2, [r3, #0]
  }
}
 80080fc:	bf00      	nop
 80080fe:	371c      	adds	r7, #28
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8008108:	b480      	push	{r7}
 800810a:	b085      	sub	sp, #20
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	881a      	ldrh	r2, [r3, #0]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	b29b      	uxth	r3, r3
 800811c:	4413      	add	r3, r2
 800811e:	b29a      	uxth	r2, r3
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	4413      	add	r3, r2
 800812e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008130:	68fb      	ldr	r3, [r7, #12]
}
 8008132:	4618      	mov	r0, r3
 8008134:	3714      	adds	r7, #20
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr

0800813e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b086      	sub	sp, #24
 8008142:	af00      	add	r7, sp, #0
 8008144:	60f8      	str	r0, [r7, #12]
 8008146:	60b9      	str	r1, [r7, #8]
 8008148:	4613      	mov	r3, r2
 800814a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800814c:	2301      	movs	r3, #1
 800814e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	789b      	ldrb	r3, [r3, #2]
 8008154:	2b01      	cmp	r3, #1
 8008156:	d002      	beq.n	800815e <USBH_CtlReq+0x20>
 8008158:	2b02      	cmp	r3, #2
 800815a:	d00f      	beq.n	800817c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800815c:	e027      	b.n	80081ae <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	68ba      	ldr	r2, [r7, #8]
 8008162:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	88fa      	ldrh	r2, [r7, #6]
 8008168:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2201      	movs	r2, #1
 800816e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2202      	movs	r2, #2
 8008174:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008176:	2301      	movs	r3, #1
 8008178:	75fb      	strb	r3, [r7, #23]
      break;
 800817a:	e018      	b.n	80081ae <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f000 f81b 	bl	80081b8 <USBH_HandleControl>
 8008182:	4603      	mov	r3, r0
 8008184:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008186:	7dfb      	ldrb	r3, [r7, #23]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d002      	beq.n	8008192 <USBH_CtlReq+0x54>
 800818c:	7dfb      	ldrb	r3, [r7, #23]
 800818e:	2b03      	cmp	r3, #3
 8008190:	d106      	bne.n	80081a0 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2201      	movs	r2, #1
 8008196:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	761a      	strb	r2, [r3, #24]
      break;
 800819e:	e005      	b.n	80081ac <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80081a0:	7dfb      	ldrb	r3, [r7, #23]
 80081a2:	2b02      	cmp	r3, #2
 80081a4:	d102      	bne.n	80081ac <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2201      	movs	r2, #1
 80081aa:	709a      	strb	r2, [r3, #2]
      break;
 80081ac:	bf00      	nop
  }
  return status;
 80081ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3718      	adds	r7, #24
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b086      	sub	sp, #24
 80081bc:	af02      	add	r7, sp, #8
 80081be:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80081c0:	2301      	movs	r3, #1
 80081c2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80081c4:	2300      	movs	r3, #0
 80081c6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	7e1b      	ldrb	r3, [r3, #24]
 80081cc:	3b01      	subs	r3, #1
 80081ce:	2b0a      	cmp	r3, #10
 80081d0:	f200 8158 	bhi.w	8008484 <USBH_HandleControl+0x2cc>
 80081d4:	a201      	add	r2, pc, #4	; (adr r2, 80081dc <USBH_HandleControl+0x24>)
 80081d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081da:	bf00      	nop
 80081dc:	08008209 	.word	0x08008209
 80081e0:	08008223 	.word	0x08008223
 80081e4:	0800828d 	.word	0x0800828d
 80081e8:	080082b3 	.word	0x080082b3
 80081ec:	080082eb 	.word	0x080082eb
 80081f0:	08008317 	.word	0x08008317
 80081f4:	08008369 	.word	0x08008369
 80081f8:	0800838b 	.word	0x0800838b
 80081fc:	080083c7 	.word	0x080083c7
 8008200:	080083ef 	.word	0x080083ef
 8008204:	0800842d 	.word	0x0800842d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f103 0110 	add.w	r1, r3, #16
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	795b      	ldrb	r3, [r3, #5]
 8008212:	461a      	mov	r2, r3
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 f945 	bl	80084a4 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2202      	movs	r2, #2
 800821e:	761a      	strb	r2, [r3, #24]
      break;
 8008220:	e13b      	b.n	800849a <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	795b      	ldrb	r3, [r3, #5]
 8008226:	4619      	mov	r1, r3
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 fcc5 	bl	8008bb8 <USBH_LL_GetURBState>
 800822e:	4603      	mov	r3, r0
 8008230:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008232:	7bbb      	ldrb	r3, [r7, #14]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d11e      	bne.n	8008276 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	7c1b      	ldrb	r3, [r3, #16]
 800823c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008240:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	8adb      	ldrh	r3, [r3, #22]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00a      	beq.n	8008260 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800824a:	7b7b      	ldrb	r3, [r7, #13]
 800824c:	2b80      	cmp	r3, #128	; 0x80
 800824e:	d103      	bne.n	8008258 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2203      	movs	r2, #3
 8008254:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008256:	e117      	b.n	8008488 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2205      	movs	r2, #5
 800825c:	761a      	strb	r2, [r3, #24]
      break;
 800825e:	e113      	b.n	8008488 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 8008260:	7b7b      	ldrb	r3, [r7, #13]
 8008262:	2b80      	cmp	r3, #128	; 0x80
 8008264:	d103      	bne.n	800826e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2209      	movs	r2, #9
 800826a:	761a      	strb	r2, [r3, #24]
      break;
 800826c:	e10c      	b.n	8008488 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2207      	movs	r2, #7
 8008272:	761a      	strb	r2, [r3, #24]
      break;
 8008274:	e108      	b.n	8008488 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008276:	7bbb      	ldrb	r3, [r7, #14]
 8008278:	2b04      	cmp	r3, #4
 800827a:	d003      	beq.n	8008284 <USBH_HandleControl+0xcc>
 800827c:	7bbb      	ldrb	r3, [r7, #14]
 800827e:	2b02      	cmp	r3, #2
 8008280:	f040 8102 	bne.w	8008488 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	220b      	movs	r2, #11
 8008288:	761a      	strb	r2, [r3, #24]
      break;
 800828a:	e0fd      	b.n	8008488 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008292:	b29a      	uxth	r2, r3
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6899      	ldr	r1, [r3, #8]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	899a      	ldrh	r2, [r3, #12]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	791b      	ldrb	r3, [r3, #4]
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 f93c 	bl	8008522 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2204      	movs	r2, #4
 80082ae:	761a      	strb	r2, [r3, #24]
      break;
 80082b0:	e0f3      	b.n	800849a <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	791b      	ldrb	r3, [r3, #4]
 80082b6:	4619      	mov	r1, r3
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 fc7d 	bl	8008bb8 <USBH_LL_GetURBState>
 80082be:	4603      	mov	r3, r0
 80082c0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80082c2:	7bbb      	ldrb	r3, [r7, #14]
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d102      	bne.n	80082ce <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2209      	movs	r2, #9
 80082cc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80082ce:	7bbb      	ldrb	r3, [r7, #14]
 80082d0:	2b05      	cmp	r3, #5
 80082d2:	d102      	bne.n	80082da <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80082d4:	2303      	movs	r3, #3
 80082d6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80082d8:	e0d8      	b.n	800848c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80082da:	7bbb      	ldrb	r3, [r7, #14]
 80082dc:	2b04      	cmp	r3, #4
 80082de:	f040 80d5 	bne.w	800848c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	220b      	movs	r2, #11
 80082e6:	761a      	strb	r2, [r3, #24]
      break;
 80082e8:	e0d0      	b.n	800848c <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6899      	ldr	r1, [r3, #8]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	899a      	ldrh	r2, [r3, #12]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	7958      	ldrb	r0, [r3, #5]
 80082f6:	2301      	movs	r3, #1
 80082f8:	9300      	str	r3, [sp, #0]
 80082fa:	4603      	mov	r3, r0
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 f8eb 	bl	80084d8 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008308:	b29a      	uxth	r2, r3
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2206      	movs	r2, #6
 8008312:	761a      	strb	r2, [r3, #24]
      break;
 8008314:	e0c1      	b.n	800849a <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	795b      	ldrb	r3, [r3, #5]
 800831a:	4619      	mov	r1, r3
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 fc4b 	bl	8008bb8 <USBH_LL_GetURBState>
 8008322:	4603      	mov	r3, r0
 8008324:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008326:	7bbb      	ldrb	r3, [r7, #14]
 8008328:	2b01      	cmp	r3, #1
 800832a:	d103      	bne.n	8008334 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2207      	movs	r2, #7
 8008330:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008332:	e0ad      	b.n	8008490 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 8008334:	7bbb      	ldrb	r3, [r7, #14]
 8008336:	2b05      	cmp	r3, #5
 8008338:	d105      	bne.n	8008346 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	220c      	movs	r2, #12
 800833e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008340:	2303      	movs	r3, #3
 8008342:	73fb      	strb	r3, [r7, #15]
      break;
 8008344:	e0a4      	b.n	8008490 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008346:	7bbb      	ldrb	r3, [r7, #14]
 8008348:	2b02      	cmp	r3, #2
 800834a:	d103      	bne.n	8008354 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2205      	movs	r2, #5
 8008350:	761a      	strb	r2, [r3, #24]
      break;
 8008352:	e09d      	b.n	8008490 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 8008354:	7bbb      	ldrb	r3, [r7, #14]
 8008356:	2b04      	cmp	r3, #4
 8008358:	f040 809a 	bne.w	8008490 <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	220b      	movs	r2, #11
 8008360:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008362:	2302      	movs	r3, #2
 8008364:	73fb      	strb	r3, [r7, #15]
      break;
 8008366:	e093      	b.n	8008490 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	791b      	ldrb	r3, [r3, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	2100      	movs	r1, #0
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 f8d6 	bl	8008522 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800837c:	b29a      	uxth	r2, r3
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2208      	movs	r2, #8
 8008386:	761a      	strb	r2, [r3, #24]

      break;
 8008388:	e087      	b.n	800849a <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	791b      	ldrb	r3, [r3, #4]
 800838e:	4619      	mov	r1, r3
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 fc11 	bl	8008bb8 <USBH_LL_GetURBState>
 8008396:	4603      	mov	r3, r0
 8008398:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800839a:	7bbb      	ldrb	r3, [r7, #14]
 800839c:	2b01      	cmp	r3, #1
 800839e:	d105      	bne.n	80083ac <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	220d      	movs	r2, #13
 80083a4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80083a6:	2300      	movs	r3, #0
 80083a8:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80083aa:	e073      	b.n	8008494 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 80083ac:	7bbb      	ldrb	r3, [r7, #14]
 80083ae:	2b04      	cmp	r3, #4
 80083b0:	d103      	bne.n	80083ba <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	220b      	movs	r2, #11
 80083b6:	761a      	strb	r2, [r3, #24]
      break;
 80083b8:	e06c      	b.n	8008494 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 80083ba:	7bbb      	ldrb	r3, [r7, #14]
 80083bc:	2b05      	cmp	r3, #5
 80083be:	d169      	bne.n	8008494 <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 80083c0:	2303      	movs	r3, #3
 80083c2:	73fb      	strb	r3, [r7, #15]
      break;
 80083c4:	e066      	b.n	8008494 <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	795a      	ldrb	r2, [r3, #5]
 80083ca:	2301      	movs	r3, #1
 80083cc:	9300      	str	r3, [sp, #0]
 80083ce:	4613      	mov	r3, r2
 80083d0:	2200      	movs	r2, #0
 80083d2:	2100      	movs	r1, #0
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 f87f 	bl	80084d8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	220a      	movs	r2, #10
 80083ea:	761a      	strb	r2, [r3, #24]
      break;
 80083ec:	e055      	b.n	800849a <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	795b      	ldrb	r3, [r3, #5]
 80083f2:	4619      	mov	r1, r3
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f000 fbdf 	bl	8008bb8 <USBH_LL_GetURBState>
 80083fa:	4603      	mov	r3, r0
 80083fc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80083fe:	7bbb      	ldrb	r3, [r7, #14]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d105      	bne.n	8008410 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 8008404:	2300      	movs	r3, #0
 8008406:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	220d      	movs	r2, #13
 800840c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800840e:	e043      	b.n	8008498 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008410:	7bbb      	ldrb	r3, [r7, #14]
 8008412:	2b02      	cmp	r3, #2
 8008414:	d103      	bne.n	800841e <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2209      	movs	r2, #9
 800841a:	761a      	strb	r2, [r3, #24]
      break;
 800841c:	e03c      	b.n	8008498 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 800841e:	7bbb      	ldrb	r3, [r7, #14]
 8008420:	2b04      	cmp	r3, #4
 8008422:	d139      	bne.n	8008498 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	220b      	movs	r2, #11
 8008428:	761a      	strb	r2, [r3, #24]
      break;
 800842a:	e035      	b.n	8008498 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	7e5b      	ldrb	r3, [r3, #25]
 8008430:	3301      	adds	r3, #1
 8008432:	b2da      	uxtb	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	765a      	strb	r2, [r3, #25]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	7e5b      	ldrb	r3, [r3, #25]
 800843c:	2b02      	cmp	r3, #2
 800843e:	d806      	bhi.n	800844e <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2201      	movs	r2, #1
 800844a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800844c:	e025      	b.n	800849a <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008454:	2106      	movs	r1, #6
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	795b      	ldrb	r3, [r3, #5]
 8008464:	4619      	mov	r1, r3
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f000 f90c 	bl	8008684 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	791b      	ldrb	r3, [r3, #4]
 8008470:	4619      	mov	r1, r3
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 f906 	bl	8008684 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800847e:	2302      	movs	r3, #2
 8008480:	73fb      	strb	r3, [r7, #15]
      break;
 8008482:	e00a      	b.n	800849a <USBH_HandleControl+0x2e2>

    default:
      break;
 8008484:	bf00      	nop
 8008486:	e008      	b.n	800849a <USBH_HandleControl+0x2e2>
      break;
 8008488:	bf00      	nop
 800848a:	e006      	b.n	800849a <USBH_HandleControl+0x2e2>
      break;
 800848c:	bf00      	nop
 800848e:	e004      	b.n	800849a <USBH_HandleControl+0x2e2>
      break;
 8008490:	bf00      	nop
 8008492:	e002      	b.n	800849a <USBH_HandleControl+0x2e2>
      break;
 8008494:	bf00      	nop
 8008496:	e000      	b.n	800849a <USBH_HandleControl+0x2e2>
      break;
 8008498:	bf00      	nop
  }

  return status;
 800849a:	7bfb      	ldrb	r3, [r7, #15]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3710      	adds	r7, #16
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b088      	sub	sp, #32
 80084a8:	af04      	add	r7, sp, #16
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	4613      	mov	r3, r2
 80084b0:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80084b2:	79f9      	ldrb	r1, [r7, #7]
 80084b4:	2300      	movs	r3, #0
 80084b6:	9303      	str	r3, [sp, #12]
 80084b8:	2308      	movs	r3, #8
 80084ba:	9302      	str	r3, [sp, #8]
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	9301      	str	r3, [sp, #4]
 80084c0:	2300      	movs	r3, #0
 80084c2:	9300      	str	r3, [sp, #0]
 80084c4:	2300      	movs	r3, #0
 80084c6:	2200      	movs	r2, #0
 80084c8:	68f8      	ldr	r0, [r7, #12]
 80084ca:	f000 fb44 	bl	8008b56 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 80084ce:	2300      	movs	r3, #0
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3710      	adds	r7, #16
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b088      	sub	sp, #32
 80084dc:	af04      	add	r7, sp, #16
 80084de:	60f8      	str	r0, [r7, #12]
 80084e0:	60b9      	str	r1, [r7, #8]
 80084e2:	4611      	mov	r1, r2
 80084e4:	461a      	mov	r2, r3
 80084e6:	460b      	mov	r3, r1
 80084e8:	80fb      	strh	r3, [r7, #6]
 80084ea:	4613      	mov	r3, r2
 80084ec:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d001      	beq.n	80084fc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80084f8:	2300      	movs	r3, #0
 80084fa:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80084fc:	7979      	ldrb	r1, [r7, #5]
 80084fe:	7e3b      	ldrb	r3, [r7, #24]
 8008500:	9303      	str	r3, [sp, #12]
 8008502:	88fb      	ldrh	r3, [r7, #6]
 8008504:	9302      	str	r3, [sp, #8]
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	9301      	str	r3, [sp, #4]
 800850a:	2301      	movs	r3, #1
 800850c:	9300      	str	r3, [sp, #0]
 800850e:	2300      	movs	r3, #0
 8008510:	2200      	movs	r2, #0
 8008512:	68f8      	ldr	r0, [r7, #12]
 8008514:	f000 fb1f 	bl	8008b56 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008518:	2300      	movs	r3, #0
}
 800851a:	4618      	mov	r0, r3
 800851c:	3710      	adds	r7, #16
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}

08008522 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008522:	b580      	push	{r7, lr}
 8008524:	b088      	sub	sp, #32
 8008526:	af04      	add	r7, sp, #16
 8008528:	60f8      	str	r0, [r7, #12]
 800852a:	60b9      	str	r1, [r7, #8]
 800852c:	4611      	mov	r1, r2
 800852e:	461a      	mov	r2, r3
 8008530:	460b      	mov	r3, r1
 8008532:	80fb      	strh	r3, [r7, #6]
 8008534:	4613      	mov	r3, r2
 8008536:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008538:	7979      	ldrb	r1, [r7, #5]
 800853a:	2300      	movs	r3, #0
 800853c:	9303      	str	r3, [sp, #12]
 800853e:	88fb      	ldrh	r3, [r7, #6]
 8008540:	9302      	str	r3, [sp, #8]
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	9301      	str	r3, [sp, #4]
 8008546:	2301      	movs	r3, #1
 8008548:	9300      	str	r3, [sp, #0]
 800854a:	2300      	movs	r3, #0
 800854c:	2201      	movs	r2, #1
 800854e:	68f8      	ldr	r0, [r7, #12]
 8008550:	f000 fb01 	bl	8008b56 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8008554:	2300      	movs	r3, #0

}
 8008556:	4618      	mov	r0, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}

0800855e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800855e:	b580      	push	{r7, lr}
 8008560:	b088      	sub	sp, #32
 8008562:	af04      	add	r7, sp, #16
 8008564:	60f8      	str	r0, [r7, #12]
 8008566:	60b9      	str	r1, [r7, #8]
 8008568:	4611      	mov	r1, r2
 800856a:	461a      	mov	r2, r3
 800856c:	460b      	mov	r3, r1
 800856e:	80fb      	strh	r3, [r7, #6]
 8008570:	4613      	mov	r3, r2
 8008572:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800857a:	2b00      	cmp	r3, #0
 800857c:	d001      	beq.n	8008582 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800857e:	2300      	movs	r3, #0
 8008580:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008582:	7979      	ldrb	r1, [r7, #5]
 8008584:	7e3b      	ldrb	r3, [r7, #24]
 8008586:	9303      	str	r3, [sp, #12]
 8008588:	88fb      	ldrh	r3, [r7, #6]
 800858a:	9302      	str	r3, [sp, #8]
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	9301      	str	r3, [sp, #4]
 8008590:	2301      	movs	r3, #1
 8008592:	9300      	str	r3, [sp, #0]
 8008594:	2302      	movs	r3, #2
 8008596:	2200      	movs	r2, #0
 8008598:	68f8      	ldr	r0, [r7, #12]
 800859a:	f000 fadc 	bl	8008b56 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b088      	sub	sp, #32
 80085ac:	af04      	add	r7, sp, #16
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	4611      	mov	r1, r2
 80085b4:	461a      	mov	r2, r3
 80085b6:	460b      	mov	r3, r1
 80085b8:	80fb      	strh	r3, [r7, #6]
 80085ba:	4613      	mov	r3, r2
 80085bc:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80085be:	7979      	ldrb	r1, [r7, #5]
 80085c0:	2300      	movs	r3, #0
 80085c2:	9303      	str	r3, [sp, #12]
 80085c4:	88fb      	ldrh	r3, [r7, #6]
 80085c6:	9302      	str	r3, [sp, #8]
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	9301      	str	r3, [sp, #4]
 80085cc:	2301      	movs	r3, #1
 80085ce:	9300      	str	r3, [sp, #0]
 80085d0:	2302      	movs	r3, #2
 80085d2:	2201      	movs	r2, #1
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f000 fabe 	bl	8008b56 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b086      	sub	sp, #24
 80085e8:	af04      	add	r7, sp, #16
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	4608      	mov	r0, r1
 80085ee:	4611      	mov	r1, r2
 80085f0:	461a      	mov	r2, r3
 80085f2:	4603      	mov	r3, r0
 80085f4:	70fb      	strb	r3, [r7, #3]
 80085f6:	460b      	mov	r3, r1
 80085f8:	70bb      	strb	r3, [r7, #2]
 80085fa:	4613      	mov	r3, r2
 80085fc:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80085fe:	7878      	ldrb	r0, [r7, #1]
 8008600:	78ba      	ldrb	r2, [r7, #2]
 8008602:	78f9      	ldrb	r1, [r7, #3]
 8008604:	8b3b      	ldrh	r3, [r7, #24]
 8008606:	9302      	str	r3, [sp, #8]
 8008608:	7d3b      	ldrb	r3, [r7, #20]
 800860a:	9301      	str	r3, [sp, #4]
 800860c:	7c3b      	ldrb	r3, [r7, #16]
 800860e:	9300      	str	r3, [sp, #0]
 8008610:	4603      	mov	r3, r0
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 fa51 	bl	8008aba <USBH_LL_OpenPipe>

  return USBH_OK;
 8008618:	2300      	movs	r3, #0
}
 800861a:	4618      	mov	r0, r3
 800861c:	3708      	adds	r7, #8
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}

08008622 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008622:	b580      	push	{r7, lr}
 8008624:	b082      	sub	sp, #8
 8008626:	af00      	add	r7, sp, #0
 8008628:	6078      	str	r0, [r7, #4]
 800862a:	460b      	mov	r3, r1
 800862c:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800862e:	78fb      	ldrb	r3, [r7, #3]
 8008630:	4619      	mov	r1, r3
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f000 fa70 	bl	8008b18 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3708      	adds	r7, #8
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b084      	sub	sp, #16
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	460b      	mov	r3, r1
 800864c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f000 f836 	bl	80086c0 <USBH_GetFreePipe>
 8008654:	4603      	mov	r3, r0
 8008656:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008658:	89fb      	ldrh	r3, [r7, #14]
 800865a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800865e:	4293      	cmp	r3, r2
 8008660:	d00a      	beq.n	8008678 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8008662:	78fa      	ldrb	r2, [r7, #3]
 8008664:	89fb      	ldrh	r3, [r7, #14]
 8008666:	f003 030f 	and.w	r3, r3, #15
 800866a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800866e:	6879      	ldr	r1, [r7, #4]
 8008670:	33e0      	adds	r3, #224	; 0xe0
 8008672:	009b      	lsls	r3, r3, #2
 8008674:	440b      	add	r3, r1
 8008676:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008678:	89fb      	ldrh	r3, [r7, #14]
 800867a:	b2db      	uxtb	r3, r3
}
 800867c:	4618      	mov	r0, r3
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	460b      	mov	r3, r1
 800868e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8008690:	78fb      	ldrb	r3, [r7, #3]
 8008692:	2b0a      	cmp	r3, #10
 8008694:	d80d      	bhi.n	80086b2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008696:	78fb      	ldrb	r3, [r7, #3]
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	33e0      	adds	r3, #224	; 0xe0
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	4413      	add	r3, r2
 80086a0:	685a      	ldr	r2, [r3, #4]
 80086a2:	78fb      	ldrb	r3, [r7, #3]
 80086a4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80086a8:	6879      	ldr	r1, [r7, #4]
 80086aa:	33e0      	adds	r3, #224	; 0xe0
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	440b      	add	r3, r1
 80086b0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	370c      	adds	r7, #12
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80086c8:	2300      	movs	r3, #0
 80086ca:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80086cc:	2300      	movs	r3, #0
 80086ce:	73fb      	strb	r3, [r7, #15]
 80086d0:	e00f      	b.n	80086f2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80086d2:	7bfb      	ldrb	r3, [r7, #15]
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	33e0      	adds	r3, #224	; 0xe0
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	4413      	add	r3, r2
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d102      	bne.n	80086ec <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80086e6:	7bfb      	ldrb	r3, [r7, #15]
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	e007      	b.n	80086fc <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 80086ec:	7bfb      	ldrb	r3, [r7, #15]
 80086ee:	3301      	adds	r3, #1
 80086f0:	73fb      	strb	r3, [r7, #15]
 80086f2:	7bfb      	ldrb	r3, [r7, #15]
 80086f4:	2b0a      	cmp	r3, #10
 80086f6:	d9ec      	bls.n	80086d2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80086f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3714      	adds	r7, #20
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800870c:	2201      	movs	r2, #1
 800870e:	490e      	ldr	r1, [pc, #56]	; (8008748 <MX_USB_HOST_Init+0x40>)
 8008710:	480e      	ldr	r0, [pc, #56]	; (800874c <MX_USB_HOST_Init+0x44>)
 8008712:	f7fe fc9f 	bl	8007054 <USBH_Init>
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d001      	beq.n	8008720 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800871c:	f7f8 fa22 	bl	8000b64 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008720:	490b      	ldr	r1, [pc, #44]	; (8008750 <MX_USB_HOST_Init+0x48>)
 8008722:	480a      	ldr	r0, [pc, #40]	; (800874c <MX_USB_HOST_Init+0x44>)
 8008724:	f7fe fd24 	bl	8007170 <USBH_RegisterClass>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d001      	beq.n	8008732 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800872e:	f7f8 fa19 	bl	8000b64 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008732:	4806      	ldr	r0, [pc, #24]	; (800874c <MX_USB_HOST_Init+0x44>)
 8008734:	f7fe fda8 	bl	8007288 <USBH_Start>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d001      	beq.n	8008742 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800873e:	f7f8 fa11 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008742:	bf00      	nop
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	08008769 	.word	0x08008769
 800874c:	200002a8 	.word	0x200002a8
 8008750:	2000000c 	.word	0x2000000c

08008754 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008758:	4802      	ldr	r0, [pc, #8]	; (8008764 <MX_USB_HOST_Process+0x10>)
 800875a:	f7fe fda5 	bl	80072a8 <USBH_Process>
}
 800875e:	bf00      	nop
 8008760:	bd80      	pop	{r7, pc}
 8008762:	bf00      	nop
 8008764:	200002a8 	.word	0x200002a8

08008768 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008768:	b480      	push	{r7}
 800876a:	b083      	sub	sp, #12
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	460b      	mov	r3, r1
 8008772:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008774:	78fb      	ldrb	r3, [r7, #3]
 8008776:	3b01      	subs	r3, #1
 8008778:	2b04      	cmp	r3, #4
 800877a:	d819      	bhi.n	80087b0 <USBH_UserProcess+0x48>
 800877c:	a201      	add	r2, pc, #4	; (adr r2, 8008784 <USBH_UserProcess+0x1c>)
 800877e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008782:	bf00      	nop
 8008784:	080087b1 	.word	0x080087b1
 8008788:	080087a1 	.word	0x080087a1
 800878c:	080087b1 	.word	0x080087b1
 8008790:	080087a9 	.word	0x080087a9
 8008794:	08008799 	.word	0x08008799
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008798:	4b09      	ldr	r3, [pc, #36]	; (80087c0 <USBH_UserProcess+0x58>)
 800879a:	2203      	movs	r2, #3
 800879c:	701a      	strb	r2, [r3, #0]
  break;
 800879e:	e008      	b.n	80087b2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80087a0:	4b07      	ldr	r3, [pc, #28]	; (80087c0 <USBH_UserProcess+0x58>)
 80087a2:	2202      	movs	r2, #2
 80087a4:	701a      	strb	r2, [r3, #0]
  break;
 80087a6:	e004      	b.n	80087b2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80087a8:	4b05      	ldr	r3, [pc, #20]	; (80087c0 <USBH_UserProcess+0x58>)
 80087aa:	2201      	movs	r2, #1
 80087ac:	701a      	strb	r2, [r3, #0]
  break;
 80087ae:	e000      	b.n	80087b2 <USBH_UserProcess+0x4a>

  default:
  break;
 80087b0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80087b2:	bf00      	nop
 80087b4:	370c      	adds	r7, #12
 80087b6:	46bd      	mov	sp, r7
 80087b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087bc:	4770      	bx	lr
 80087be:	bf00      	nop
 80087c0:	200000bc 	.word	0x200000bc

080087c4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b08a      	sub	sp, #40	; 0x28
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087cc:	f107 0314 	add.w	r3, r7, #20
 80087d0:	2200      	movs	r2, #0
 80087d2:	601a      	str	r2, [r3, #0]
 80087d4:	605a      	str	r2, [r3, #4]
 80087d6:	609a      	str	r2, [r3, #8]
 80087d8:	60da      	str	r2, [r3, #12]
 80087da:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80087e4:	d147      	bne.n	8008876 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80087e6:	2300      	movs	r3, #0
 80087e8:	613b      	str	r3, [r7, #16]
 80087ea:	4b25      	ldr	r3, [pc, #148]	; (8008880 <HAL_HCD_MspInit+0xbc>)
 80087ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ee:	4a24      	ldr	r2, [pc, #144]	; (8008880 <HAL_HCD_MspInit+0xbc>)
 80087f0:	f043 0301 	orr.w	r3, r3, #1
 80087f4:	6313      	str	r3, [r2, #48]	; 0x30
 80087f6:	4b22      	ldr	r3, [pc, #136]	; (8008880 <HAL_HCD_MspInit+0xbc>)
 80087f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087fa:	f003 0301 	and.w	r3, r3, #1
 80087fe:	613b      	str	r3, [r7, #16]
 8008800:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008802:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008808:	2300      	movs	r3, #0
 800880a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800880c:	2300      	movs	r3, #0
 800880e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008810:	f107 0314 	add.w	r3, r7, #20
 8008814:	4619      	mov	r1, r3
 8008816:	481b      	ldr	r0, [pc, #108]	; (8008884 <HAL_HCD_MspInit+0xc0>)
 8008818:	f7f8 fdc6 	bl	80013a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800881c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008822:	2302      	movs	r3, #2
 8008824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008826:	2300      	movs	r3, #0
 8008828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800882a:	2300      	movs	r3, #0
 800882c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800882e:	230a      	movs	r3, #10
 8008830:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008832:	f107 0314 	add.w	r3, r7, #20
 8008836:	4619      	mov	r1, r3
 8008838:	4812      	ldr	r0, [pc, #72]	; (8008884 <HAL_HCD_MspInit+0xc0>)
 800883a:	f7f8 fdb5 	bl	80013a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800883e:	4b10      	ldr	r3, [pc, #64]	; (8008880 <HAL_HCD_MspInit+0xbc>)
 8008840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008842:	4a0f      	ldr	r2, [pc, #60]	; (8008880 <HAL_HCD_MspInit+0xbc>)
 8008844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008848:	6353      	str	r3, [r2, #52]	; 0x34
 800884a:	2300      	movs	r3, #0
 800884c:	60fb      	str	r3, [r7, #12]
 800884e:	4b0c      	ldr	r3, [pc, #48]	; (8008880 <HAL_HCD_MspInit+0xbc>)
 8008850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008852:	4a0b      	ldr	r2, [pc, #44]	; (8008880 <HAL_HCD_MspInit+0xbc>)
 8008854:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008858:	6453      	str	r3, [r2, #68]	; 0x44
 800885a:	4b09      	ldr	r3, [pc, #36]	; (8008880 <HAL_HCD_MspInit+0xbc>)
 800885c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800885e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008862:	60fb      	str	r3, [r7, #12]
 8008864:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008866:	2200      	movs	r2, #0
 8008868:	2100      	movs	r1, #0
 800886a:	2043      	movs	r0, #67	; 0x43
 800886c:	f7f8 fd43 	bl	80012f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008870:	2043      	movs	r0, #67	; 0x43
 8008872:	f7f8 fd5c 	bl	800132e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008876:	bf00      	nop
 8008878:	3728      	adds	r7, #40	; 0x28
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
 800887e:	bf00      	nop
 8008880:	40023800 	.word	0x40023800
 8008884:	40020000 	.word	0x40020000

08008888 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b082      	sub	sp, #8
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008896:	4618      	mov	r0, r3
 8008898:	f7ff f8d9 	bl	8007a4e <USBH_LL_IncTimer>
}
 800889c:	bf00      	nop
 800889e:	3708      	adds	r7, #8
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b082      	sub	sp, #8
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80088b2:	4618      	mov	r0, r3
 80088b4:	f7ff f911 	bl	8007ada <USBH_LL_Connect>
}
 80088b8:	bf00      	nop
 80088ba:	3708      	adds	r7, #8
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80088ce:	4618      	mov	r0, r3
 80088d0:	f7ff f91a 	bl	8007b08 <USBH_LL_Disconnect>
}
 80088d4:	bf00      	nop
 80088d6:	3708      	adds	r7, #8
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80088dc:	b480      	push	{r7}
 80088de:	b083      	sub	sp, #12
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	460b      	mov	r3, r1
 80088e6:	70fb      	strb	r3, [r7, #3]
 80088e8:	4613      	mov	r3, r2
 80088ea:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80088ec:	bf00      	nop
 80088ee:	370c      	adds	r7, #12
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr

080088f8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008906:	4618      	mov	r0, r3
 8008908:	f7ff f8cb 	bl	8007aa2 <USBH_LL_PortEnabled>
}
 800890c:	bf00      	nop
 800890e:	3708      	adds	r7, #8
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}

08008914 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008922:	4618      	mov	r0, r3
 8008924:	f7ff f8cb 	bl	8007abe <USBH_LL_PortDisabled>
}
 8008928:	bf00      	nop
 800892a:	3708      	adds	r7, #8
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b082      	sub	sp, #8
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800893e:	2b01      	cmp	r3, #1
 8008940:	d12a      	bne.n	8008998 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008942:	4a18      	ldr	r2, [pc, #96]	; (80089a4 <USBH_LL_Init+0x74>)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	4a15      	ldr	r2, [pc, #84]	; (80089a4 <USBH_LL_Init+0x74>)
 800894e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008952:	4b14      	ldr	r3, [pc, #80]	; (80089a4 <USBH_LL_Init+0x74>)
 8008954:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008958:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800895a:	4b12      	ldr	r3, [pc, #72]	; (80089a4 <USBH_LL_Init+0x74>)
 800895c:	2208      	movs	r2, #8
 800895e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008960:	4b10      	ldr	r3, [pc, #64]	; (80089a4 <USBH_LL_Init+0x74>)
 8008962:	2201      	movs	r2, #1
 8008964:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008966:	4b0f      	ldr	r3, [pc, #60]	; (80089a4 <USBH_LL_Init+0x74>)
 8008968:	2200      	movs	r2, #0
 800896a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800896c:	4b0d      	ldr	r3, [pc, #52]	; (80089a4 <USBH_LL_Init+0x74>)
 800896e:	2202      	movs	r2, #2
 8008970:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008972:	4b0c      	ldr	r3, [pc, #48]	; (80089a4 <USBH_LL_Init+0x74>)
 8008974:	2200      	movs	r2, #0
 8008976:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008978:	480a      	ldr	r0, [pc, #40]	; (80089a4 <USBH_LL_Init+0x74>)
 800897a:	f7f8 fee3 	bl	8001744 <HAL_HCD_Init>
 800897e:	4603      	mov	r3, r0
 8008980:	2b00      	cmp	r3, #0
 8008982:	d001      	beq.n	8008988 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008984:	f7f8 f8ee 	bl	8000b64 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008988:	4806      	ldr	r0, [pc, #24]	; (80089a4 <USBH_LL_Init+0x74>)
 800898a:	f7f9 fae7 	bl	8001f5c <HAL_HCD_GetCurrentFrame>
 800898e:	4603      	mov	r3, r0
 8008990:	4619      	mov	r1, r3
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f7ff f84c 	bl	8007a30 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008998:	2300      	movs	r3, #0
}
 800899a:	4618      	mov	r0, r3
 800899c:	3708      	adds	r7, #8
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	20000680 	.word	0x20000680

080089a8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b084      	sub	sp, #16
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089b0:	2300      	movs	r3, #0
 80089b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80089b4:	2300      	movs	r3, #0
 80089b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80089be:	4618      	mov	r0, r3
 80089c0:	f7f9 fa54 	bl	8001e6c <HAL_HCD_Start>
 80089c4:	4603      	mov	r3, r0
 80089c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80089c8:	7bfb      	ldrb	r3, [r7, #15]
 80089ca:	4618      	mov	r0, r3
 80089cc:	f000 f95c 	bl	8008c88 <USBH_Get_USB_Status>
 80089d0:	4603      	mov	r3, r0
 80089d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3710      	adds	r7, #16
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}

080089de <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80089de:	b580      	push	{r7, lr}
 80089e0:	b084      	sub	sp, #16
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089e6:	2300      	movs	r3, #0
 80089e8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80089ea:	2300      	movs	r3, #0
 80089ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80089f4:	4618      	mov	r0, r3
 80089f6:	f7f9 fa5c 	bl	8001eb2 <HAL_HCD_Stop>
 80089fa:	4603      	mov	r3, r0
 80089fc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80089fe:	7bfb      	ldrb	r3, [r7, #15]
 8008a00:	4618      	mov	r0, r3
 8008a02:	f000 f941 	bl	8008c88 <USBH_Get_USB_Status>
 8008a06:	4603      	mov	r3, r0
 8008a08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3710      	adds	r7, #16
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7f9 faa6 	bl	8001f78 <HAL_HCD_GetCurrentSpeed>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	2b01      	cmp	r3, #1
 8008a30:	d007      	beq.n	8008a42 <USBH_LL_GetSpeed+0x2e>
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d302      	bcc.n	8008a3c <USBH_LL_GetSpeed+0x28>
 8008a36:	2b02      	cmp	r3, #2
 8008a38:	d006      	beq.n	8008a48 <USBH_LL_GetSpeed+0x34>
 8008a3a:	e008      	b.n	8008a4e <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	73fb      	strb	r3, [r7, #15]
    break;
 8008a40:	e008      	b.n	8008a54 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008a42:	2301      	movs	r3, #1
 8008a44:	73fb      	strb	r3, [r7, #15]
    break;
 8008a46:	e005      	b.n	8008a54 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008a48:	2302      	movs	r3, #2
 8008a4a:	73fb      	strb	r3, [r7, #15]
    break;
 8008a4c:	e002      	b.n	8008a54 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	73fb      	strb	r3, [r7, #15]
    break;
 8008a52:	bf00      	nop
  }
  return  speed;
 8008a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}

08008a5e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008a5e:	b580      	push	{r7, lr}
 8008a60:	b084      	sub	sp, #16
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a66:	2300      	movs	r3, #0
 8008a68:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008a74:	4618      	mov	r0, r3
 8008a76:	f7f9 fa39 	bl	8001eec <HAL_HCD_ResetPort>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008a7e:	7bfb      	ldrb	r3, [r7, #15]
 8008a80:	4618      	mov	r0, r3
 8008a82:	f000 f901 	bl	8008c88 <USBH_Get_USB_Status>
 8008a86:	4603      	mov	r3, r0
 8008a88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a8a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3710      	adds	r7, #16
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}

08008a94 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008aa6:	78fa      	ldrb	r2, [r7, #3]
 8008aa8:	4611      	mov	r1, r2
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f7f9 fa41 	bl	8001f32 <HAL_HCD_HC_GetXferCount>
 8008ab0:	4603      	mov	r3, r0
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3708      	adds	r7, #8
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}

08008aba <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008aba:	b590      	push	{r4, r7, lr}
 8008abc:	b089      	sub	sp, #36	; 0x24
 8008abe:	af04      	add	r7, sp, #16
 8008ac0:	6078      	str	r0, [r7, #4]
 8008ac2:	4608      	mov	r0, r1
 8008ac4:	4611      	mov	r1, r2
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	4603      	mov	r3, r0
 8008aca:	70fb      	strb	r3, [r7, #3]
 8008acc:	460b      	mov	r3, r1
 8008ace:	70bb      	strb	r3, [r7, #2]
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008ae2:	787c      	ldrb	r4, [r7, #1]
 8008ae4:	78ba      	ldrb	r2, [r7, #2]
 8008ae6:	78f9      	ldrb	r1, [r7, #3]
 8008ae8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008aea:	9302      	str	r3, [sp, #8]
 8008aec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008af0:	9301      	str	r3, [sp, #4]
 8008af2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	4623      	mov	r3, r4
 8008afa:	f7f8 fe85 	bl	8001808 <HAL_HCD_HC_Init>
 8008afe:	4603      	mov	r3, r0
 8008b00:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008b02:	7bfb      	ldrb	r3, [r7, #15]
 8008b04:	4618      	mov	r0, r3
 8008b06:	f000 f8bf 	bl	8008c88 <USBH_Get_USB_Status>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	3714      	adds	r7, #20
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd90      	pop	{r4, r7, pc}

08008b18 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b084      	sub	sp, #16
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	460b      	mov	r3, r1
 8008b22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b24:	2300      	movs	r3, #0
 8008b26:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008b32:	78fa      	ldrb	r2, [r7, #3]
 8008b34:	4611      	mov	r1, r2
 8008b36:	4618      	mov	r0, r3
 8008b38:	f7f8 fefe 	bl	8001938 <HAL_HCD_HC_Halt>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008b40:	7bfb      	ldrb	r3, [r7, #15]
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 f8a0 	bl	8008c88 <USBH_Get_USB_Status>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008b56:	b590      	push	{r4, r7, lr}
 8008b58:	b089      	sub	sp, #36	; 0x24
 8008b5a:	af04      	add	r7, sp, #16
 8008b5c:	6078      	str	r0, [r7, #4]
 8008b5e:	4608      	mov	r0, r1
 8008b60:	4611      	mov	r1, r2
 8008b62:	461a      	mov	r2, r3
 8008b64:	4603      	mov	r3, r0
 8008b66:	70fb      	strb	r3, [r7, #3]
 8008b68:	460b      	mov	r3, r1
 8008b6a:	70bb      	strb	r3, [r7, #2]
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b70:	2300      	movs	r3, #0
 8008b72:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b74:	2300      	movs	r3, #0
 8008b76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008b7e:	787c      	ldrb	r4, [r7, #1]
 8008b80:	78ba      	ldrb	r2, [r7, #2]
 8008b82:	78f9      	ldrb	r1, [r7, #3]
 8008b84:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008b88:	9303      	str	r3, [sp, #12]
 8008b8a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008b8c:	9302      	str	r3, [sp, #8]
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b90:	9301      	str	r3, [sp, #4]
 8008b92:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008b96:	9300      	str	r3, [sp, #0]
 8008b98:	4623      	mov	r3, r4
 8008b9a:	f7f8 fef1 	bl	8001980 <HAL_HCD_HC_SubmitRequest>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008ba2:	7bfb      	ldrb	r3, [r7, #15]
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f000 f86f 	bl	8008c88 <USBH_Get_USB_Status>
 8008baa:	4603      	mov	r3, r0
 8008bac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bae:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	3714      	adds	r7, #20
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd90      	pop	{r4, r7, pc}

08008bb8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b082      	sub	sp, #8
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008bca:	78fa      	ldrb	r2, [r7, #3]
 8008bcc:	4611      	mov	r1, r2
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f7f9 f99a 	bl	8001f08 <HAL_HCD_HC_GetURBState>
 8008bd4:	4603      	mov	r3, r0
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3708      	adds	r7, #8
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}

08008bde <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008bde:	b580      	push	{r7, lr}
 8008be0:	b082      	sub	sp, #8
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
 8008be6:	460b      	mov	r3, r1
 8008be8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d103      	bne.n	8008bfc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008bf4:	78fb      	ldrb	r3, [r7, #3]
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f000 f872 	bl	8008ce0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008bfc:	20c8      	movs	r0, #200	; 0xc8
 8008bfe:	f7f8 fa7d 	bl	80010fc <HAL_Delay>
  return USBH_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3708      	adds	r7, #8
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b085      	sub	sp, #20
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	460b      	mov	r3, r1
 8008c16:	70fb      	strb	r3, [r7, #3]
 8008c18:	4613      	mov	r3, r2
 8008c1a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008c22:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008c24:	78fa      	ldrb	r2, [r7, #3]
 8008c26:	68f9      	ldr	r1, [r7, #12]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	4413      	add	r3, r2
 8008c2e:	00db      	lsls	r3, r3, #3
 8008c30:	440b      	add	r3, r1
 8008c32:	333b      	adds	r3, #59	; 0x3b
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00a      	beq.n	8008c50 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008c3a:	78fa      	ldrb	r2, [r7, #3]
 8008c3c:	68f9      	ldr	r1, [r7, #12]
 8008c3e:	4613      	mov	r3, r2
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	4413      	add	r3, r2
 8008c44:	00db      	lsls	r3, r3, #3
 8008c46:	440b      	add	r3, r1
 8008c48:	3350      	adds	r3, #80	; 0x50
 8008c4a:	78ba      	ldrb	r2, [r7, #2]
 8008c4c:	701a      	strb	r2, [r3, #0]
 8008c4e:	e009      	b.n	8008c64 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008c50:	78fa      	ldrb	r2, [r7, #3]
 8008c52:	68f9      	ldr	r1, [r7, #12]
 8008c54:	4613      	mov	r3, r2
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	4413      	add	r3, r2
 8008c5a:	00db      	lsls	r3, r3, #3
 8008c5c:	440b      	add	r3, r1
 8008c5e:	3351      	adds	r3, #81	; 0x51
 8008c60:	78ba      	ldrb	r2, [r7, #2]
 8008c62:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3714      	adds	r7, #20
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr

08008c72 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b082      	sub	sp, #8
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f7f8 fa3e 	bl	80010fc <HAL_Delay>
}
 8008c80:	bf00      	nop
 8008c82:	3708      	adds	r7, #8
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	4603      	mov	r3, r0
 8008c90:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008c92:	2300      	movs	r3, #0
 8008c94:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008c96:	79fb      	ldrb	r3, [r7, #7]
 8008c98:	2b03      	cmp	r3, #3
 8008c9a:	d817      	bhi.n	8008ccc <USBH_Get_USB_Status+0x44>
 8008c9c:	a201      	add	r2, pc, #4	; (adr r2, 8008ca4 <USBH_Get_USB_Status+0x1c>)
 8008c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca2:	bf00      	nop
 8008ca4:	08008cb5 	.word	0x08008cb5
 8008ca8:	08008cbb 	.word	0x08008cbb
 8008cac:	08008cc1 	.word	0x08008cc1
 8008cb0:	08008cc7 	.word	0x08008cc7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	73fb      	strb	r3, [r7, #15]
    break;
 8008cb8:	e00b      	b.n	8008cd2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008cba:	2302      	movs	r3, #2
 8008cbc:	73fb      	strb	r3, [r7, #15]
    break;
 8008cbe:	e008      	b.n	8008cd2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	73fb      	strb	r3, [r7, #15]
    break;
 8008cc4:	e005      	b.n	8008cd2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008cc6:	2302      	movs	r3, #2
 8008cc8:	73fb      	strb	r3, [r7, #15]
    break;
 8008cca:	e002      	b.n	8008cd2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008ccc:	2302      	movs	r3, #2
 8008cce:	73fb      	strb	r3, [r7, #15]
    break;
 8008cd0:	bf00      	nop
  }
  return usb_status;
 8008cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3714      	adds	r7, #20
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b084      	sub	sp, #16
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008cea:	79fb      	ldrb	r3, [r7, #7]
 8008cec:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008cee:	79fb      	ldrb	r3, [r7, #7]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d102      	bne.n	8008cfa <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	73fb      	strb	r3, [r7, #15]
 8008cf8:	e001      	b.n	8008cfe <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008cfe:	7bfb      	ldrb	r3, [r7, #15]
 8008d00:	461a      	mov	r2, r3
 8008d02:	2101      	movs	r1, #1
 8008d04:	4803      	ldr	r0, [pc, #12]	; (8008d14 <MX_DriverVbusFS+0x34>)
 8008d06:	f7f8 fce9 	bl	80016dc <HAL_GPIO_WritePin>
}
 8008d0a:	bf00      	nop
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
 8008d12:	bf00      	nop
 8008d14:	40020800 	.word	0x40020800

08008d18 <__errno>:
 8008d18:	4b01      	ldr	r3, [pc, #4]	; (8008d20 <__errno+0x8>)
 8008d1a:	6818      	ldr	r0, [r3, #0]
 8008d1c:	4770      	bx	lr
 8008d1e:	bf00      	nop
 8008d20:	2000002c 	.word	0x2000002c

08008d24 <__libc_init_array>:
 8008d24:	b570      	push	{r4, r5, r6, lr}
 8008d26:	4e0d      	ldr	r6, [pc, #52]	; (8008d5c <__libc_init_array+0x38>)
 8008d28:	4c0d      	ldr	r4, [pc, #52]	; (8008d60 <__libc_init_array+0x3c>)
 8008d2a:	1ba4      	subs	r4, r4, r6
 8008d2c:	10a4      	asrs	r4, r4, #2
 8008d2e:	2500      	movs	r5, #0
 8008d30:	42a5      	cmp	r5, r4
 8008d32:	d109      	bne.n	8008d48 <__libc_init_array+0x24>
 8008d34:	4e0b      	ldr	r6, [pc, #44]	; (8008d64 <__libc_init_array+0x40>)
 8008d36:	4c0c      	ldr	r4, [pc, #48]	; (8008d68 <__libc_init_array+0x44>)
 8008d38:	f000 fc36 	bl	80095a8 <_init>
 8008d3c:	1ba4      	subs	r4, r4, r6
 8008d3e:	10a4      	asrs	r4, r4, #2
 8008d40:	2500      	movs	r5, #0
 8008d42:	42a5      	cmp	r5, r4
 8008d44:	d105      	bne.n	8008d52 <__libc_init_array+0x2e>
 8008d46:	bd70      	pop	{r4, r5, r6, pc}
 8008d48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008d4c:	4798      	blx	r3
 8008d4e:	3501      	adds	r5, #1
 8008d50:	e7ee      	b.n	8008d30 <__libc_init_array+0xc>
 8008d52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008d56:	4798      	blx	r3
 8008d58:	3501      	adds	r5, #1
 8008d5a:	e7f2      	b.n	8008d42 <__libc_init_array+0x1e>
 8008d5c:	08009640 	.word	0x08009640
 8008d60:	08009640 	.word	0x08009640
 8008d64:	08009640 	.word	0x08009640
 8008d68:	08009644 	.word	0x08009644

08008d6c <malloc>:
 8008d6c:	4b02      	ldr	r3, [pc, #8]	; (8008d78 <malloc+0xc>)
 8008d6e:	4601      	mov	r1, r0
 8008d70:	6818      	ldr	r0, [r3, #0]
 8008d72:	f000 b861 	b.w	8008e38 <_malloc_r>
 8008d76:	bf00      	nop
 8008d78:	2000002c 	.word	0x2000002c

08008d7c <free>:
 8008d7c:	4b02      	ldr	r3, [pc, #8]	; (8008d88 <free+0xc>)
 8008d7e:	4601      	mov	r1, r0
 8008d80:	6818      	ldr	r0, [r3, #0]
 8008d82:	f000 b80b 	b.w	8008d9c <_free_r>
 8008d86:	bf00      	nop
 8008d88:	2000002c 	.word	0x2000002c

08008d8c <memset>:
 8008d8c:	4402      	add	r2, r0
 8008d8e:	4603      	mov	r3, r0
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d100      	bne.n	8008d96 <memset+0xa>
 8008d94:	4770      	bx	lr
 8008d96:	f803 1b01 	strb.w	r1, [r3], #1
 8008d9a:	e7f9      	b.n	8008d90 <memset+0x4>

08008d9c <_free_r>:
 8008d9c:	b538      	push	{r3, r4, r5, lr}
 8008d9e:	4605      	mov	r5, r0
 8008da0:	2900      	cmp	r1, #0
 8008da2:	d045      	beq.n	8008e30 <_free_r+0x94>
 8008da4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008da8:	1f0c      	subs	r4, r1, #4
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	bfb8      	it	lt
 8008dae:	18e4      	addlt	r4, r4, r3
 8008db0:	f000 f8cc 	bl	8008f4c <__malloc_lock>
 8008db4:	4a1f      	ldr	r2, [pc, #124]	; (8008e34 <_free_r+0x98>)
 8008db6:	6813      	ldr	r3, [r2, #0]
 8008db8:	4610      	mov	r0, r2
 8008dba:	b933      	cbnz	r3, 8008dca <_free_r+0x2e>
 8008dbc:	6063      	str	r3, [r4, #4]
 8008dbe:	6014      	str	r4, [r2, #0]
 8008dc0:	4628      	mov	r0, r5
 8008dc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dc6:	f000 b8c2 	b.w	8008f4e <__malloc_unlock>
 8008dca:	42a3      	cmp	r3, r4
 8008dcc:	d90c      	bls.n	8008de8 <_free_r+0x4c>
 8008dce:	6821      	ldr	r1, [r4, #0]
 8008dd0:	1862      	adds	r2, r4, r1
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	bf04      	itt	eq
 8008dd6:	681a      	ldreq	r2, [r3, #0]
 8008dd8:	685b      	ldreq	r3, [r3, #4]
 8008dda:	6063      	str	r3, [r4, #4]
 8008ddc:	bf04      	itt	eq
 8008dde:	1852      	addeq	r2, r2, r1
 8008de0:	6022      	streq	r2, [r4, #0]
 8008de2:	6004      	str	r4, [r0, #0]
 8008de4:	e7ec      	b.n	8008dc0 <_free_r+0x24>
 8008de6:	4613      	mov	r3, r2
 8008de8:	685a      	ldr	r2, [r3, #4]
 8008dea:	b10a      	cbz	r2, 8008df0 <_free_r+0x54>
 8008dec:	42a2      	cmp	r2, r4
 8008dee:	d9fa      	bls.n	8008de6 <_free_r+0x4a>
 8008df0:	6819      	ldr	r1, [r3, #0]
 8008df2:	1858      	adds	r0, r3, r1
 8008df4:	42a0      	cmp	r0, r4
 8008df6:	d10b      	bne.n	8008e10 <_free_r+0x74>
 8008df8:	6820      	ldr	r0, [r4, #0]
 8008dfa:	4401      	add	r1, r0
 8008dfc:	1858      	adds	r0, r3, r1
 8008dfe:	4282      	cmp	r2, r0
 8008e00:	6019      	str	r1, [r3, #0]
 8008e02:	d1dd      	bne.n	8008dc0 <_free_r+0x24>
 8008e04:	6810      	ldr	r0, [r2, #0]
 8008e06:	6852      	ldr	r2, [r2, #4]
 8008e08:	605a      	str	r2, [r3, #4]
 8008e0a:	4401      	add	r1, r0
 8008e0c:	6019      	str	r1, [r3, #0]
 8008e0e:	e7d7      	b.n	8008dc0 <_free_r+0x24>
 8008e10:	d902      	bls.n	8008e18 <_free_r+0x7c>
 8008e12:	230c      	movs	r3, #12
 8008e14:	602b      	str	r3, [r5, #0]
 8008e16:	e7d3      	b.n	8008dc0 <_free_r+0x24>
 8008e18:	6820      	ldr	r0, [r4, #0]
 8008e1a:	1821      	adds	r1, r4, r0
 8008e1c:	428a      	cmp	r2, r1
 8008e1e:	bf04      	itt	eq
 8008e20:	6811      	ldreq	r1, [r2, #0]
 8008e22:	6852      	ldreq	r2, [r2, #4]
 8008e24:	6062      	str	r2, [r4, #4]
 8008e26:	bf04      	itt	eq
 8008e28:	1809      	addeq	r1, r1, r0
 8008e2a:	6021      	streq	r1, [r4, #0]
 8008e2c:	605c      	str	r4, [r3, #4]
 8008e2e:	e7c7      	b.n	8008dc0 <_free_r+0x24>
 8008e30:	bd38      	pop	{r3, r4, r5, pc}
 8008e32:	bf00      	nop
 8008e34:	200000c0 	.word	0x200000c0

08008e38 <_malloc_r>:
 8008e38:	b570      	push	{r4, r5, r6, lr}
 8008e3a:	1ccd      	adds	r5, r1, #3
 8008e3c:	f025 0503 	bic.w	r5, r5, #3
 8008e40:	3508      	adds	r5, #8
 8008e42:	2d0c      	cmp	r5, #12
 8008e44:	bf38      	it	cc
 8008e46:	250c      	movcc	r5, #12
 8008e48:	2d00      	cmp	r5, #0
 8008e4a:	4606      	mov	r6, r0
 8008e4c:	db01      	blt.n	8008e52 <_malloc_r+0x1a>
 8008e4e:	42a9      	cmp	r1, r5
 8008e50:	d903      	bls.n	8008e5a <_malloc_r+0x22>
 8008e52:	230c      	movs	r3, #12
 8008e54:	6033      	str	r3, [r6, #0]
 8008e56:	2000      	movs	r0, #0
 8008e58:	bd70      	pop	{r4, r5, r6, pc}
 8008e5a:	f000 f877 	bl	8008f4c <__malloc_lock>
 8008e5e:	4a21      	ldr	r2, [pc, #132]	; (8008ee4 <_malloc_r+0xac>)
 8008e60:	6814      	ldr	r4, [r2, #0]
 8008e62:	4621      	mov	r1, r4
 8008e64:	b991      	cbnz	r1, 8008e8c <_malloc_r+0x54>
 8008e66:	4c20      	ldr	r4, [pc, #128]	; (8008ee8 <_malloc_r+0xb0>)
 8008e68:	6823      	ldr	r3, [r4, #0]
 8008e6a:	b91b      	cbnz	r3, 8008e74 <_malloc_r+0x3c>
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	f000 f83d 	bl	8008eec <_sbrk_r>
 8008e72:	6020      	str	r0, [r4, #0]
 8008e74:	4629      	mov	r1, r5
 8008e76:	4630      	mov	r0, r6
 8008e78:	f000 f838 	bl	8008eec <_sbrk_r>
 8008e7c:	1c43      	adds	r3, r0, #1
 8008e7e:	d124      	bne.n	8008eca <_malloc_r+0x92>
 8008e80:	230c      	movs	r3, #12
 8008e82:	6033      	str	r3, [r6, #0]
 8008e84:	4630      	mov	r0, r6
 8008e86:	f000 f862 	bl	8008f4e <__malloc_unlock>
 8008e8a:	e7e4      	b.n	8008e56 <_malloc_r+0x1e>
 8008e8c:	680b      	ldr	r3, [r1, #0]
 8008e8e:	1b5b      	subs	r3, r3, r5
 8008e90:	d418      	bmi.n	8008ec4 <_malloc_r+0x8c>
 8008e92:	2b0b      	cmp	r3, #11
 8008e94:	d90f      	bls.n	8008eb6 <_malloc_r+0x7e>
 8008e96:	600b      	str	r3, [r1, #0]
 8008e98:	50cd      	str	r5, [r1, r3]
 8008e9a:	18cc      	adds	r4, r1, r3
 8008e9c:	4630      	mov	r0, r6
 8008e9e:	f000 f856 	bl	8008f4e <__malloc_unlock>
 8008ea2:	f104 000b 	add.w	r0, r4, #11
 8008ea6:	1d23      	adds	r3, r4, #4
 8008ea8:	f020 0007 	bic.w	r0, r0, #7
 8008eac:	1ac3      	subs	r3, r0, r3
 8008eae:	d0d3      	beq.n	8008e58 <_malloc_r+0x20>
 8008eb0:	425a      	negs	r2, r3
 8008eb2:	50e2      	str	r2, [r4, r3]
 8008eb4:	e7d0      	b.n	8008e58 <_malloc_r+0x20>
 8008eb6:	428c      	cmp	r4, r1
 8008eb8:	684b      	ldr	r3, [r1, #4]
 8008eba:	bf16      	itet	ne
 8008ebc:	6063      	strne	r3, [r4, #4]
 8008ebe:	6013      	streq	r3, [r2, #0]
 8008ec0:	460c      	movne	r4, r1
 8008ec2:	e7eb      	b.n	8008e9c <_malloc_r+0x64>
 8008ec4:	460c      	mov	r4, r1
 8008ec6:	6849      	ldr	r1, [r1, #4]
 8008ec8:	e7cc      	b.n	8008e64 <_malloc_r+0x2c>
 8008eca:	1cc4      	adds	r4, r0, #3
 8008ecc:	f024 0403 	bic.w	r4, r4, #3
 8008ed0:	42a0      	cmp	r0, r4
 8008ed2:	d005      	beq.n	8008ee0 <_malloc_r+0xa8>
 8008ed4:	1a21      	subs	r1, r4, r0
 8008ed6:	4630      	mov	r0, r6
 8008ed8:	f000 f808 	bl	8008eec <_sbrk_r>
 8008edc:	3001      	adds	r0, #1
 8008ede:	d0cf      	beq.n	8008e80 <_malloc_r+0x48>
 8008ee0:	6025      	str	r5, [r4, #0]
 8008ee2:	e7db      	b.n	8008e9c <_malloc_r+0x64>
 8008ee4:	200000c0 	.word	0x200000c0
 8008ee8:	200000c4 	.word	0x200000c4

08008eec <_sbrk_r>:
 8008eec:	b538      	push	{r3, r4, r5, lr}
 8008eee:	4c06      	ldr	r4, [pc, #24]	; (8008f08 <_sbrk_r+0x1c>)
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	4605      	mov	r5, r0
 8008ef4:	4608      	mov	r0, r1
 8008ef6:	6023      	str	r3, [r4, #0]
 8008ef8:	f7f8 f818 	bl	8000f2c <_sbrk>
 8008efc:	1c43      	adds	r3, r0, #1
 8008efe:	d102      	bne.n	8008f06 <_sbrk_r+0x1a>
 8008f00:	6823      	ldr	r3, [r4, #0]
 8008f02:	b103      	cbz	r3, 8008f06 <_sbrk_r+0x1a>
 8008f04:	602b      	str	r3, [r5, #0]
 8008f06:	bd38      	pop	{r3, r4, r5, pc}
 8008f08:	20000944 	.word	0x20000944

08008f0c <siprintf>:
 8008f0c:	b40e      	push	{r1, r2, r3}
 8008f0e:	b500      	push	{lr}
 8008f10:	b09c      	sub	sp, #112	; 0x70
 8008f12:	ab1d      	add	r3, sp, #116	; 0x74
 8008f14:	9002      	str	r0, [sp, #8]
 8008f16:	9006      	str	r0, [sp, #24]
 8008f18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f1c:	4809      	ldr	r0, [pc, #36]	; (8008f44 <siprintf+0x38>)
 8008f1e:	9107      	str	r1, [sp, #28]
 8008f20:	9104      	str	r1, [sp, #16]
 8008f22:	4909      	ldr	r1, [pc, #36]	; (8008f48 <siprintf+0x3c>)
 8008f24:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f28:	9105      	str	r1, [sp, #20]
 8008f2a:	6800      	ldr	r0, [r0, #0]
 8008f2c:	9301      	str	r3, [sp, #4]
 8008f2e:	a902      	add	r1, sp, #8
 8008f30:	f000 f868 	bl	8009004 <_svfiprintf_r>
 8008f34:	9b02      	ldr	r3, [sp, #8]
 8008f36:	2200      	movs	r2, #0
 8008f38:	701a      	strb	r2, [r3, #0]
 8008f3a:	b01c      	add	sp, #112	; 0x70
 8008f3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f40:	b003      	add	sp, #12
 8008f42:	4770      	bx	lr
 8008f44:	2000002c 	.word	0x2000002c
 8008f48:	ffff0208 	.word	0xffff0208

08008f4c <__malloc_lock>:
 8008f4c:	4770      	bx	lr

08008f4e <__malloc_unlock>:
 8008f4e:	4770      	bx	lr

08008f50 <__ssputs_r>:
 8008f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f54:	688e      	ldr	r6, [r1, #8]
 8008f56:	429e      	cmp	r6, r3
 8008f58:	4682      	mov	sl, r0
 8008f5a:	460c      	mov	r4, r1
 8008f5c:	4690      	mov	r8, r2
 8008f5e:	4699      	mov	r9, r3
 8008f60:	d837      	bhi.n	8008fd2 <__ssputs_r+0x82>
 8008f62:	898a      	ldrh	r2, [r1, #12]
 8008f64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f68:	d031      	beq.n	8008fce <__ssputs_r+0x7e>
 8008f6a:	6825      	ldr	r5, [r4, #0]
 8008f6c:	6909      	ldr	r1, [r1, #16]
 8008f6e:	1a6f      	subs	r7, r5, r1
 8008f70:	6965      	ldr	r5, [r4, #20]
 8008f72:	2302      	movs	r3, #2
 8008f74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f78:	fb95 f5f3 	sdiv	r5, r5, r3
 8008f7c:	f109 0301 	add.w	r3, r9, #1
 8008f80:	443b      	add	r3, r7
 8008f82:	429d      	cmp	r5, r3
 8008f84:	bf38      	it	cc
 8008f86:	461d      	movcc	r5, r3
 8008f88:	0553      	lsls	r3, r2, #21
 8008f8a:	d530      	bpl.n	8008fee <__ssputs_r+0x9e>
 8008f8c:	4629      	mov	r1, r5
 8008f8e:	f7ff ff53 	bl	8008e38 <_malloc_r>
 8008f92:	4606      	mov	r6, r0
 8008f94:	b950      	cbnz	r0, 8008fac <__ssputs_r+0x5c>
 8008f96:	230c      	movs	r3, #12
 8008f98:	f8ca 3000 	str.w	r3, [sl]
 8008f9c:	89a3      	ldrh	r3, [r4, #12]
 8008f9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fa2:	81a3      	strh	r3, [r4, #12]
 8008fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fac:	463a      	mov	r2, r7
 8008fae:	6921      	ldr	r1, [r4, #16]
 8008fb0:	f000 faa8 	bl	8009504 <memcpy>
 8008fb4:	89a3      	ldrh	r3, [r4, #12]
 8008fb6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008fba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fbe:	81a3      	strh	r3, [r4, #12]
 8008fc0:	6126      	str	r6, [r4, #16]
 8008fc2:	6165      	str	r5, [r4, #20]
 8008fc4:	443e      	add	r6, r7
 8008fc6:	1bed      	subs	r5, r5, r7
 8008fc8:	6026      	str	r6, [r4, #0]
 8008fca:	60a5      	str	r5, [r4, #8]
 8008fcc:	464e      	mov	r6, r9
 8008fce:	454e      	cmp	r6, r9
 8008fd0:	d900      	bls.n	8008fd4 <__ssputs_r+0x84>
 8008fd2:	464e      	mov	r6, r9
 8008fd4:	4632      	mov	r2, r6
 8008fd6:	4641      	mov	r1, r8
 8008fd8:	6820      	ldr	r0, [r4, #0]
 8008fda:	f000 fa9e 	bl	800951a <memmove>
 8008fde:	68a3      	ldr	r3, [r4, #8]
 8008fe0:	1b9b      	subs	r3, r3, r6
 8008fe2:	60a3      	str	r3, [r4, #8]
 8008fe4:	6823      	ldr	r3, [r4, #0]
 8008fe6:	441e      	add	r6, r3
 8008fe8:	6026      	str	r6, [r4, #0]
 8008fea:	2000      	movs	r0, #0
 8008fec:	e7dc      	b.n	8008fa8 <__ssputs_r+0x58>
 8008fee:	462a      	mov	r2, r5
 8008ff0:	f000 faac 	bl	800954c <_realloc_r>
 8008ff4:	4606      	mov	r6, r0
 8008ff6:	2800      	cmp	r0, #0
 8008ff8:	d1e2      	bne.n	8008fc0 <__ssputs_r+0x70>
 8008ffa:	6921      	ldr	r1, [r4, #16]
 8008ffc:	4650      	mov	r0, sl
 8008ffe:	f7ff fecd 	bl	8008d9c <_free_r>
 8009002:	e7c8      	b.n	8008f96 <__ssputs_r+0x46>

08009004 <_svfiprintf_r>:
 8009004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009008:	461d      	mov	r5, r3
 800900a:	898b      	ldrh	r3, [r1, #12]
 800900c:	061f      	lsls	r7, r3, #24
 800900e:	b09d      	sub	sp, #116	; 0x74
 8009010:	4680      	mov	r8, r0
 8009012:	460c      	mov	r4, r1
 8009014:	4616      	mov	r6, r2
 8009016:	d50f      	bpl.n	8009038 <_svfiprintf_r+0x34>
 8009018:	690b      	ldr	r3, [r1, #16]
 800901a:	b96b      	cbnz	r3, 8009038 <_svfiprintf_r+0x34>
 800901c:	2140      	movs	r1, #64	; 0x40
 800901e:	f7ff ff0b 	bl	8008e38 <_malloc_r>
 8009022:	6020      	str	r0, [r4, #0]
 8009024:	6120      	str	r0, [r4, #16]
 8009026:	b928      	cbnz	r0, 8009034 <_svfiprintf_r+0x30>
 8009028:	230c      	movs	r3, #12
 800902a:	f8c8 3000 	str.w	r3, [r8]
 800902e:	f04f 30ff 	mov.w	r0, #4294967295
 8009032:	e0c8      	b.n	80091c6 <_svfiprintf_r+0x1c2>
 8009034:	2340      	movs	r3, #64	; 0x40
 8009036:	6163      	str	r3, [r4, #20]
 8009038:	2300      	movs	r3, #0
 800903a:	9309      	str	r3, [sp, #36]	; 0x24
 800903c:	2320      	movs	r3, #32
 800903e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009042:	2330      	movs	r3, #48	; 0x30
 8009044:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009048:	9503      	str	r5, [sp, #12]
 800904a:	f04f 0b01 	mov.w	fp, #1
 800904e:	4637      	mov	r7, r6
 8009050:	463d      	mov	r5, r7
 8009052:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009056:	b10b      	cbz	r3, 800905c <_svfiprintf_r+0x58>
 8009058:	2b25      	cmp	r3, #37	; 0x25
 800905a:	d13e      	bne.n	80090da <_svfiprintf_r+0xd6>
 800905c:	ebb7 0a06 	subs.w	sl, r7, r6
 8009060:	d00b      	beq.n	800907a <_svfiprintf_r+0x76>
 8009062:	4653      	mov	r3, sl
 8009064:	4632      	mov	r2, r6
 8009066:	4621      	mov	r1, r4
 8009068:	4640      	mov	r0, r8
 800906a:	f7ff ff71 	bl	8008f50 <__ssputs_r>
 800906e:	3001      	adds	r0, #1
 8009070:	f000 80a4 	beq.w	80091bc <_svfiprintf_r+0x1b8>
 8009074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009076:	4453      	add	r3, sl
 8009078:	9309      	str	r3, [sp, #36]	; 0x24
 800907a:	783b      	ldrb	r3, [r7, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	f000 809d 	beq.w	80091bc <_svfiprintf_r+0x1b8>
 8009082:	2300      	movs	r3, #0
 8009084:	f04f 32ff 	mov.w	r2, #4294967295
 8009088:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800908c:	9304      	str	r3, [sp, #16]
 800908e:	9307      	str	r3, [sp, #28]
 8009090:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009094:	931a      	str	r3, [sp, #104]	; 0x68
 8009096:	462f      	mov	r7, r5
 8009098:	2205      	movs	r2, #5
 800909a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800909e:	4850      	ldr	r0, [pc, #320]	; (80091e0 <_svfiprintf_r+0x1dc>)
 80090a0:	f7f7 f896 	bl	80001d0 <memchr>
 80090a4:	9b04      	ldr	r3, [sp, #16]
 80090a6:	b9d0      	cbnz	r0, 80090de <_svfiprintf_r+0xda>
 80090a8:	06d9      	lsls	r1, r3, #27
 80090aa:	bf44      	itt	mi
 80090ac:	2220      	movmi	r2, #32
 80090ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80090b2:	071a      	lsls	r2, r3, #28
 80090b4:	bf44      	itt	mi
 80090b6:	222b      	movmi	r2, #43	; 0x2b
 80090b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80090bc:	782a      	ldrb	r2, [r5, #0]
 80090be:	2a2a      	cmp	r2, #42	; 0x2a
 80090c0:	d015      	beq.n	80090ee <_svfiprintf_r+0xea>
 80090c2:	9a07      	ldr	r2, [sp, #28]
 80090c4:	462f      	mov	r7, r5
 80090c6:	2000      	movs	r0, #0
 80090c8:	250a      	movs	r5, #10
 80090ca:	4639      	mov	r1, r7
 80090cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090d0:	3b30      	subs	r3, #48	; 0x30
 80090d2:	2b09      	cmp	r3, #9
 80090d4:	d94d      	bls.n	8009172 <_svfiprintf_r+0x16e>
 80090d6:	b1b8      	cbz	r0, 8009108 <_svfiprintf_r+0x104>
 80090d8:	e00f      	b.n	80090fa <_svfiprintf_r+0xf6>
 80090da:	462f      	mov	r7, r5
 80090dc:	e7b8      	b.n	8009050 <_svfiprintf_r+0x4c>
 80090de:	4a40      	ldr	r2, [pc, #256]	; (80091e0 <_svfiprintf_r+0x1dc>)
 80090e0:	1a80      	subs	r0, r0, r2
 80090e2:	fa0b f000 	lsl.w	r0, fp, r0
 80090e6:	4318      	orrs	r0, r3
 80090e8:	9004      	str	r0, [sp, #16]
 80090ea:	463d      	mov	r5, r7
 80090ec:	e7d3      	b.n	8009096 <_svfiprintf_r+0x92>
 80090ee:	9a03      	ldr	r2, [sp, #12]
 80090f0:	1d11      	adds	r1, r2, #4
 80090f2:	6812      	ldr	r2, [r2, #0]
 80090f4:	9103      	str	r1, [sp, #12]
 80090f6:	2a00      	cmp	r2, #0
 80090f8:	db01      	blt.n	80090fe <_svfiprintf_r+0xfa>
 80090fa:	9207      	str	r2, [sp, #28]
 80090fc:	e004      	b.n	8009108 <_svfiprintf_r+0x104>
 80090fe:	4252      	negs	r2, r2
 8009100:	f043 0302 	orr.w	r3, r3, #2
 8009104:	9207      	str	r2, [sp, #28]
 8009106:	9304      	str	r3, [sp, #16]
 8009108:	783b      	ldrb	r3, [r7, #0]
 800910a:	2b2e      	cmp	r3, #46	; 0x2e
 800910c:	d10c      	bne.n	8009128 <_svfiprintf_r+0x124>
 800910e:	787b      	ldrb	r3, [r7, #1]
 8009110:	2b2a      	cmp	r3, #42	; 0x2a
 8009112:	d133      	bne.n	800917c <_svfiprintf_r+0x178>
 8009114:	9b03      	ldr	r3, [sp, #12]
 8009116:	1d1a      	adds	r2, r3, #4
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	9203      	str	r2, [sp, #12]
 800911c:	2b00      	cmp	r3, #0
 800911e:	bfb8      	it	lt
 8009120:	f04f 33ff 	movlt.w	r3, #4294967295
 8009124:	3702      	adds	r7, #2
 8009126:	9305      	str	r3, [sp, #20]
 8009128:	4d2e      	ldr	r5, [pc, #184]	; (80091e4 <_svfiprintf_r+0x1e0>)
 800912a:	7839      	ldrb	r1, [r7, #0]
 800912c:	2203      	movs	r2, #3
 800912e:	4628      	mov	r0, r5
 8009130:	f7f7 f84e 	bl	80001d0 <memchr>
 8009134:	b138      	cbz	r0, 8009146 <_svfiprintf_r+0x142>
 8009136:	2340      	movs	r3, #64	; 0x40
 8009138:	1b40      	subs	r0, r0, r5
 800913a:	fa03 f000 	lsl.w	r0, r3, r0
 800913e:	9b04      	ldr	r3, [sp, #16]
 8009140:	4303      	orrs	r3, r0
 8009142:	3701      	adds	r7, #1
 8009144:	9304      	str	r3, [sp, #16]
 8009146:	7839      	ldrb	r1, [r7, #0]
 8009148:	4827      	ldr	r0, [pc, #156]	; (80091e8 <_svfiprintf_r+0x1e4>)
 800914a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800914e:	2206      	movs	r2, #6
 8009150:	1c7e      	adds	r6, r7, #1
 8009152:	f7f7 f83d 	bl	80001d0 <memchr>
 8009156:	2800      	cmp	r0, #0
 8009158:	d038      	beq.n	80091cc <_svfiprintf_r+0x1c8>
 800915a:	4b24      	ldr	r3, [pc, #144]	; (80091ec <_svfiprintf_r+0x1e8>)
 800915c:	bb13      	cbnz	r3, 80091a4 <_svfiprintf_r+0x1a0>
 800915e:	9b03      	ldr	r3, [sp, #12]
 8009160:	3307      	adds	r3, #7
 8009162:	f023 0307 	bic.w	r3, r3, #7
 8009166:	3308      	adds	r3, #8
 8009168:	9303      	str	r3, [sp, #12]
 800916a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800916c:	444b      	add	r3, r9
 800916e:	9309      	str	r3, [sp, #36]	; 0x24
 8009170:	e76d      	b.n	800904e <_svfiprintf_r+0x4a>
 8009172:	fb05 3202 	mla	r2, r5, r2, r3
 8009176:	2001      	movs	r0, #1
 8009178:	460f      	mov	r7, r1
 800917a:	e7a6      	b.n	80090ca <_svfiprintf_r+0xc6>
 800917c:	2300      	movs	r3, #0
 800917e:	3701      	adds	r7, #1
 8009180:	9305      	str	r3, [sp, #20]
 8009182:	4619      	mov	r1, r3
 8009184:	250a      	movs	r5, #10
 8009186:	4638      	mov	r0, r7
 8009188:	f810 2b01 	ldrb.w	r2, [r0], #1
 800918c:	3a30      	subs	r2, #48	; 0x30
 800918e:	2a09      	cmp	r2, #9
 8009190:	d903      	bls.n	800919a <_svfiprintf_r+0x196>
 8009192:	2b00      	cmp	r3, #0
 8009194:	d0c8      	beq.n	8009128 <_svfiprintf_r+0x124>
 8009196:	9105      	str	r1, [sp, #20]
 8009198:	e7c6      	b.n	8009128 <_svfiprintf_r+0x124>
 800919a:	fb05 2101 	mla	r1, r5, r1, r2
 800919e:	2301      	movs	r3, #1
 80091a0:	4607      	mov	r7, r0
 80091a2:	e7f0      	b.n	8009186 <_svfiprintf_r+0x182>
 80091a4:	ab03      	add	r3, sp, #12
 80091a6:	9300      	str	r3, [sp, #0]
 80091a8:	4622      	mov	r2, r4
 80091aa:	4b11      	ldr	r3, [pc, #68]	; (80091f0 <_svfiprintf_r+0x1ec>)
 80091ac:	a904      	add	r1, sp, #16
 80091ae:	4640      	mov	r0, r8
 80091b0:	f3af 8000 	nop.w
 80091b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80091b8:	4681      	mov	r9, r0
 80091ba:	d1d6      	bne.n	800916a <_svfiprintf_r+0x166>
 80091bc:	89a3      	ldrh	r3, [r4, #12]
 80091be:	065b      	lsls	r3, r3, #25
 80091c0:	f53f af35 	bmi.w	800902e <_svfiprintf_r+0x2a>
 80091c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091c6:	b01d      	add	sp, #116	; 0x74
 80091c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091cc:	ab03      	add	r3, sp, #12
 80091ce:	9300      	str	r3, [sp, #0]
 80091d0:	4622      	mov	r2, r4
 80091d2:	4b07      	ldr	r3, [pc, #28]	; (80091f0 <_svfiprintf_r+0x1ec>)
 80091d4:	a904      	add	r1, sp, #16
 80091d6:	4640      	mov	r0, r8
 80091d8:	f000 f882 	bl	80092e0 <_printf_i>
 80091dc:	e7ea      	b.n	80091b4 <_svfiprintf_r+0x1b0>
 80091de:	bf00      	nop
 80091e0:	08009604 	.word	0x08009604
 80091e4:	0800960a 	.word	0x0800960a
 80091e8:	0800960e 	.word	0x0800960e
 80091ec:	00000000 	.word	0x00000000
 80091f0:	08008f51 	.word	0x08008f51

080091f4 <_printf_common>:
 80091f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091f8:	4691      	mov	r9, r2
 80091fa:	461f      	mov	r7, r3
 80091fc:	688a      	ldr	r2, [r1, #8]
 80091fe:	690b      	ldr	r3, [r1, #16]
 8009200:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009204:	4293      	cmp	r3, r2
 8009206:	bfb8      	it	lt
 8009208:	4613      	movlt	r3, r2
 800920a:	f8c9 3000 	str.w	r3, [r9]
 800920e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009212:	4606      	mov	r6, r0
 8009214:	460c      	mov	r4, r1
 8009216:	b112      	cbz	r2, 800921e <_printf_common+0x2a>
 8009218:	3301      	adds	r3, #1
 800921a:	f8c9 3000 	str.w	r3, [r9]
 800921e:	6823      	ldr	r3, [r4, #0]
 8009220:	0699      	lsls	r1, r3, #26
 8009222:	bf42      	ittt	mi
 8009224:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009228:	3302      	addmi	r3, #2
 800922a:	f8c9 3000 	strmi.w	r3, [r9]
 800922e:	6825      	ldr	r5, [r4, #0]
 8009230:	f015 0506 	ands.w	r5, r5, #6
 8009234:	d107      	bne.n	8009246 <_printf_common+0x52>
 8009236:	f104 0a19 	add.w	sl, r4, #25
 800923a:	68e3      	ldr	r3, [r4, #12]
 800923c:	f8d9 2000 	ldr.w	r2, [r9]
 8009240:	1a9b      	subs	r3, r3, r2
 8009242:	42ab      	cmp	r3, r5
 8009244:	dc28      	bgt.n	8009298 <_printf_common+0xa4>
 8009246:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800924a:	6822      	ldr	r2, [r4, #0]
 800924c:	3300      	adds	r3, #0
 800924e:	bf18      	it	ne
 8009250:	2301      	movne	r3, #1
 8009252:	0692      	lsls	r2, r2, #26
 8009254:	d42d      	bmi.n	80092b2 <_printf_common+0xbe>
 8009256:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800925a:	4639      	mov	r1, r7
 800925c:	4630      	mov	r0, r6
 800925e:	47c0      	blx	r8
 8009260:	3001      	adds	r0, #1
 8009262:	d020      	beq.n	80092a6 <_printf_common+0xb2>
 8009264:	6823      	ldr	r3, [r4, #0]
 8009266:	68e5      	ldr	r5, [r4, #12]
 8009268:	f8d9 2000 	ldr.w	r2, [r9]
 800926c:	f003 0306 	and.w	r3, r3, #6
 8009270:	2b04      	cmp	r3, #4
 8009272:	bf08      	it	eq
 8009274:	1aad      	subeq	r5, r5, r2
 8009276:	68a3      	ldr	r3, [r4, #8]
 8009278:	6922      	ldr	r2, [r4, #16]
 800927a:	bf0c      	ite	eq
 800927c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009280:	2500      	movne	r5, #0
 8009282:	4293      	cmp	r3, r2
 8009284:	bfc4      	itt	gt
 8009286:	1a9b      	subgt	r3, r3, r2
 8009288:	18ed      	addgt	r5, r5, r3
 800928a:	f04f 0900 	mov.w	r9, #0
 800928e:	341a      	adds	r4, #26
 8009290:	454d      	cmp	r5, r9
 8009292:	d11a      	bne.n	80092ca <_printf_common+0xd6>
 8009294:	2000      	movs	r0, #0
 8009296:	e008      	b.n	80092aa <_printf_common+0xb6>
 8009298:	2301      	movs	r3, #1
 800929a:	4652      	mov	r2, sl
 800929c:	4639      	mov	r1, r7
 800929e:	4630      	mov	r0, r6
 80092a0:	47c0      	blx	r8
 80092a2:	3001      	adds	r0, #1
 80092a4:	d103      	bne.n	80092ae <_printf_common+0xba>
 80092a6:	f04f 30ff 	mov.w	r0, #4294967295
 80092aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092ae:	3501      	adds	r5, #1
 80092b0:	e7c3      	b.n	800923a <_printf_common+0x46>
 80092b2:	18e1      	adds	r1, r4, r3
 80092b4:	1c5a      	adds	r2, r3, #1
 80092b6:	2030      	movs	r0, #48	; 0x30
 80092b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092bc:	4422      	add	r2, r4
 80092be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092c6:	3302      	adds	r3, #2
 80092c8:	e7c5      	b.n	8009256 <_printf_common+0x62>
 80092ca:	2301      	movs	r3, #1
 80092cc:	4622      	mov	r2, r4
 80092ce:	4639      	mov	r1, r7
 80092d0:	4630      	mov	r0, r6
 80092d2:	47c0      	blx	r8
 80092d4:	3001      	adds	r0, #1
 80092d6:	d0e6      	beq.n	80092a6 <_printf_common+0xb2>
 80092d8:	f109 0901 	add.w	r9, r9, #1
 80092dc:	e7d8      	b.n	8009290 <_printf_common+0x9c>
	...

080092e0 <_printf_i>:
 80092e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80092e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80092e8:	460c      	mov	r4, r1
 80092ea:	7e09      	ldrb	r1, [r1, #24]
 80092ec:	b085      	sub	sp, #20
 80092ee:	296e      	cmp	r1, #110	; 0x6e
 80092f0:	4617      	mov	r7, r2
 80092f2:	4606      	mov	r6, r0
 80092f4:	4698      	mov	r8, r3
 80092f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092f8:	f000 80b3 	beq.w	8009462 <_printf_i+0x182>
 80092fc:	d822      	bhi.n	8009344 <_printf_i+0x64>
 80092fe:	2963      	cmp	r1, #99	; 0x63
 8009300:	d036      	beq.n	8009370 <_printf_i+0x90>
 8009302:	d80a      	bhi.n	800931a <_printf_i+0x3a>
 8009304:	2900      	cmp	r1, #0
 8009306:	f000 80b9 	beq.w	800947c <_printf_i+0x19c>
 800930a:	2958      	cmp	r1, #88	; 0x58
 800930c:	f000 8083 	beq.w	8009416 <_printf_i+0x136>
 8009310:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009314:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009318:	e032      	b.n	8009380 <_printf_i+0xa0>
 800931a:	2964      	cmp	r1, #100	; 0x64
 800931c:	d001      	beq.n	8009322 <_printf_i+0x42>
 800931e:	2969      	cmp	r1, #105	; 0x69
 8009320:	d1f6      	bne.n	8009310 <_printf_i+0x30>
 8009322:	6820      	ldr	r0, [r4, #0]
 8009324:	6813      	ldr	r3, [r2, #0]
 8009326:	0605      	lsls	r5, r0, #24
 8009328:	f103 0104 	add.w	r1, r3, #4
 800932c:	d52a      	bpl.n	8009384 <_printf_i+0xa4>
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	6011      	str	r1, [r2, #0]
 8009332:	2b00      	cmp	r3, #0
 8009334:	da03      	bge.n	800933e <_printf_i+0x5e>
 8009336:	222d      	movs	r2, #45	; 0x2d
 8009338:	425b      	negs	r3, r3
 800933a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800933e:	486f      	ldr	r0, [pc, #444]	; (80094fc <_printf_i+0x21c>)
 8009340:	220a      	movs	r2, #10
 8009342:	e039      	b.n	80093b8 <_printf_i+0xd8>
 8009344:	2973      	cmp	r1, #115	; 0x73
 8009346:	f000 809d 	beq.w	8009484 <_printf_i+0x1a4>
 800934a:	d808      	bhi.n	800935e <_printf_i+0x7e>
 800934c:	296f      	cmp	r1, #111	; 0x6f
 800934e:	d020      	beq.n	8009392 <_printf_i+0xb2>
 8009350:	2970      	cmp	r1, #112	; 0x70
 8009352:	d1dd      	bne.n	8009310 <_printf_i+0x30>
 8009354:	6823      	ldr	r3, [r4, #0]
 8009356:	f043 0320 	orr.w	r3, r3, #32
 800935a:	6023      	str	r3, [r4, #0]
 800935c:	e003      	b.n	8009366 <_printf_i+0x86>
 800935e:	2975      	cmp	r1, #117	; 0x75
 8009360:	d017      	beq.n	8009392 <_printf_i+0xb2>
 8009362:	2978      	cmp	r1, #120	; 0x78
 8009364:	d1d4      	bne.n	8009310 <_printf_i+0x30>
 8009366:	2378      	movs	r3, #120	; 0x78
 8009368:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800936c:	4864      	ldr	r0, [pc, #400]	; (8009500 <_printf_i+0x220>)
 800936e:	e055      	b.n	800941c <_printf_i+0x13c>
 8009370:	6813      	ldr	r3, [r2, #0]
 8009372:	1d19      	adds	r1, r3, #4
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	6011      	str	r1, [r2, #0]
 8009378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800937c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009380:	2301      	movs	r3, #1
 8009382:	e08c      	b.n	800949e <_printf_i+0x1be>
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	6011      	str	r1, [r2, #0]
 8009388:	f010 0f40 	tst.w	r0, #64	; 0x40
 800938c:	bf18      	it	ne
 800938e:	b21b      	sxthne	r3, r3
 8009390:	e7cf      	b.n	8009332 <_printf_i+0x52>
 8009392:	6813      	ldr	r3, [r2, #0]
 8009394:	6825      	ldr	r5, [r4, #0]
 8009396:	1d18      	adds	r0, r3, #4
 8009398:	6010      	str	r0, [r2, #0]
 800939a:	0628      	lsls	r0, r5, #24
 800939c:	d501      	bpl.n	80093a2 <_printf_i+0xc2>
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	e002      	b.n	80093a8 <_printf_i+0xc8>
 80093a2:	0668      	lsls	r0, r5, #25
 80093a4:	d5fb      	bpl.n	800939e <_printf_i+0xbe>
 80093a6:	881b      	ldrh	r3, [r3, #0]
 80093a8:	4854      	ldr	r0, [pc, #336]	; (80094fc <_printf_i+0x21c>)
 80093aa:	296f      	cmp	r1, #111	; 0x6f
 80093ac:	bf14      	ite	ne
 80093ae:	220a      	movne	r2, #10
 80093b0:	2208      	moveq	r2, #8
 80093b2:	2100      	movs	r1, #0
 80093b4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093b8:	6865      	ldr	r5, [r4, #4]
 80093ba:	60a5      	str	r5, [r4, #8]
 80093bc:	2d00      	cmp	r5, #0
 80093be:	f2c0 8095 	blt.w	80094ec <_printf_i+0x20c>
 80093c2:	6821      	ldr	r1, [r4, #0]
 80093c4:	f021 0104 	bic.w	r1, r1, #4
 80093c8:	6021      	str	r1, [r4, #0]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d13d      	bne.n	800944a <_printf_i+0x16a>
 80093ce:	2d00      	cmp	r5, #0
 80093d0:	f040 808e 	bne.w	80094f0 <_printf_i+0x210>
 80093d4:	4665      	mov	r5, ip
 80093d6:	2a08      	cmp	r2, #8
 80093d8:	d10b      	bne.n	80093f2 <_printf_i+0x112>
 80093da:	6823      	ldr	r3, [r4, #0]
 80093dc:	07db      	lsls	r3, r3, #31
 80093de:	d508      	bpl.n	80093f2 <_printf_i+0x112>
 80093e0:	6923      	ldr	r3, [r4, #16]
 80093e2:	6862      	ldr	r2, [r4, #4]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	bfde      	ittt	le
 80093e8:	2330      	movle	r3, #48	; 0x30
 80093ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80093ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80093f2:	ebac 0305 	sub.w	r3, ip, r5
 80093f6:	6123      	str	r3, [r4, #16]
 80093f8:	f8cd 8000 	str.w	r8, [sp]
 80093fc:	463b      	mov	r3, r7
 80093fe:	aa03      	add	r2, sp, #12
 8009400:	4621      	mov	r1, r4
 8009402:	4630      	mov	r0, r6
 8009404:	f7ff fef6 	bl	80091f4 <_printf_common>
 8009408:	3001      	adds	r0, #1
 800940a:	d14d      	bne.n	80094a8 <_printf_i+0x1c8>
 800940c:	f04f 30ff 	mov.w	r0, #4294967295
 8009410:	b005      	add	sp, #20
 8009412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009416:	4839      	ldr	r0, [pc, #228]	; (80094fc <_printf_i+0x21c>)
 8009418:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800941c:	6813      	ldr	r3, [r2, #0]
 800941e:	6821      	ldr	r1, [r4, #0]
 8009420:	1d1d      	adds	r5, r3, #4
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	6015      	str	r5, [r2, #0]
 8009426:	060a      	lsls	r2, r1, #24
 8009428:	d50b      	bpl.n	8009442 <_printf_i+0x162>
 800942a:	07ca      	lsls	r2, r1, #31
 800942c:	bf44      	itt	mi
 800942e:	f041 0120 	orrmi.w	r1, r1, #32
 8009432:	6021      	strmi	r1, [r4, #0]
 8009434:	b91b      	cbnz	r3, 800943e <_printf_i+0x15e>
 8009436:	6822      	ldr	r2, [r4, #0]
 8009438:	f022 0220 	bic.w	r2, r2, #32
 800943c:	6022      	str	r2, [r4, #0]
 800943e:	2210      	movs	r2, #16
 8009440:	e7b7      	b.n	80093b2 <_printf_i+0xd2>
 8009442:	064d      	lsls	r5, r1, #25
 8009444:	bf48      	it	mi
 8009446:	b29b      	uxthmi	r3, r3
 8009448:	e7ef      	b.n	800942a <_printf_i+0x14a>
 800944a:	4665      	mov	r5, ip
 800944c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009450:	fb02 3311 	mls	r3, r2, r1, r3
 8009454:	5cc3      	ldrb	r3, [r0, r3]
 8009456:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800945a:	460b      	mov	r3, r1
 800945c:	2900      	cmp	r1, #0
 800945e:	d1f5      	bne.n	800944c <_printf_i+0x16c>
 8009460:	e7b9      	b.n	80093d6 <_printf_i+0xf6>
 8009462:	6813      	ldr	r3, [r2, #0]
 8009464:	6825      	ldr	r5, [r4, #0]
 8009466:	6961      	ldr	r1, [r4, #20]
 8009468:	1d18      	adds	r0, r3, #4
 800946a:	6010      	str	r0, [r2, #0]
 800946c:	0628      	lsls	r0, r5, #24
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	d501      	bpl.n	8009476 <_printf_i+0x196>
 8009472:	6019      	str	r1, [r3, #0]
 8009474:	e002      	b.n	800947c <_printf_i+0x19c>
 8009476:	066a      	lsls	r2, r5, #25
 8009478:	d5fb      	bpl.n	8009472 <_printf_i+0x192>
 800947a:	8019      	strh	r1, [r3, #0]
 800947c:	2300      	movs	r3, #0
 800947e:	6123      	str	r3, [r4, #16]
 8009480:	4665      	mov	r5, ip
 8009482:	e7b9      	b.n	80093f8 <_printf_i+0x118>
 8009484:	6813      	ldr	r3, [r2, #0]
 8009486:	1d19      	adds	r1, r3, #4
 8009488:	6011      	str	r1, [r2, #0]
 800948a:	681d      	ldr	r5, [r3, #0]
 800948c:	6862      	ldr	r2, [r4, #4]
 800948e:	2100      	movs	r1, #0
 8009490:	4628      	mov	r0, r5
 8009492:	f7f6 fe9d 	bl	80001d0 <memchr>
 8009496:	b108      	cbz	r0, 800949c <_printf_i+0x1bc>
 8009498:	1b40      	subs	r0, r0, r5
 800949a:	6060      	str	r0, [r4, #4]
 800949c:	6863      	ldr	r3, [r4, #4]
 800949e:	6123      	str	r3, [r4, #16]
 80094a0:	2300      	movs	r3, #0
 80094a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094a6:	e7a7      	b.n	80093f8 <_printf_i+0x118>
 80094a8:	6923      	ldr	r3, [r4, #16]
 80094aa:	462a      	mov	r2, r5
 80094ac:	4639      	mov	r1, r7
 80094ae:	4630      	mov	r0, r6
 80094b0:	47c0      	blx	r8
 80094b2:	3001      	adds	r0, #1
 80094b4:	d0aa      	beq.n	800940c <_printf_i+0x12c>
 80094b6:	6823      	ldr	r3, [r4, #0]
 80094b8:	079b      	lsls	r3, r3, #30
 80094ba:	d413      	bmi.n	80094e4 <_printf_i+0x204>
 80094bc:	68e0      	ldr	r0, [r4, #12]
 80094be:	9b03      	ldr	r3, [sp, #12]
 80094c0:	4298      	cmp	r0, r3
 80094c2:	bfb8      	it	lt
 80094c4:	4618      	movlt	r0, r3
 80094c6:	e7a3      	b.n	8009410 <_printf_i+0x130>
 80094c8:	2301      	movs	r3, #1
 80094ca:	464a      	mov	r2, r9
 80094cc:	4639      	mov	r1, r7
 80094ce:	4630      	mov	r0, r6
 80094d0:	47c0      	blx	r8
 80094d2:	3001      	adds	r0, #1
 80094d4:	d09a      	beq.n	800940c <_printf_i+0x12c>
 80094d6:	3501      	adds	r5, #1
 80094d8:	68e3      	ldr	r3, [r4, #12]
 80094da:	9a03      	ldr	r2, [sp, #12]
 80094dc:	1a9b      	subs	r3, r3, r2
 80094de:	42ab      	cmp	r3, r5
 80094e0:	dcf2      	bgt.n	80094c8 <_printf_i+0x1e8>
 80094e2:	e7eb      	b.n	80094bc <_printf_i+0x1dc>
 80094e4:	2500      	movs	r5, #0
 80094e6:	f104 0919 	add.w	r9, r4, #25
 80094ea:	e7f5      	b.n	80094d8 <_printf_i+0x1f8>
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d1ac      	bne.n	800944a <_printf_i+0x16a>
 80094f0:	7803      	ldrb	r3, [r0, #0]
 80094f2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80094f6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094fa:	e76c      	b.n	80093d6 <_printf_i+0xf6>
 80094fc:	08009615 	.word	0x08009615
 8009500:	08009626 	.word	0x08009626

08009504 <memcpy>:
 8009504:	b510      	push	{r4, lr}
 8009506:	1e43      	subs	r3, r0, #1
 8009508:	440a      	add	r2, r1
 800950a:	4291      	cmp	r1, r2
 800950c:	d100      	bne.n	8009510 <memcpy+0xc>
 800950e:	bd10      	pop	{r4, pc}
 8009510:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009514:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009518:	e7f7      	b.n	800950a <memcpy+0x6>

0800951a <memmove>:
 800951a:	4288      	cmp	r0, r1
 800951c:	b510      	push	{r4, lr}
 800951e:	eb01 0302 	add.w	r3, r1, r2
 8009522:	d807      	bhi.n	8009534 <memmove+0x1a>
 8009524:	1e42      	subs	r2, r0, #1
 8009526:	4299      	cmp	r1, r3
 8009528:	d00a      	beq.n	8009540 <memmove+0x26>
 800952a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800952e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009532:	e7f8      	b.n	8009526 <memmove+0xc>
 8009534:	4283      	cmp	r3, r0
 8009536:	d9f5      	bls.n	8009524 <memmove+0xa>
 8009538:	1881      	adds	r1, r0, r2
 800953a:	1ad2      	subs	r2, r2, r3
 800953c:	42d3      	cmn	r3, r2
 800953e:	d100      	bne.n	8009542 <memmove+0x28>
 8009540:	bd10      	pop	{r4, pc}
 8009542:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009546:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800954a:	e7f7      	b.n	800953c <memmove+0x22>

0800954c <_realloc_r>:
 800954c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800954e:	4607      	mov	r7, r0
 8009550:	4614      	mov	r4, r2
 8009552:	460e      	mov	r6, r1
 8009554:	b921      	cbnz	r1, 8009560 <_realloc_r+0x14>
 8009556:	4611      	mov	r1, r2
 8009558:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800955c:	f7ff bc6c 	b.w	8008e38 <_malloc_r>
 8009560:	b922      	cbnz	r2, 800956c <_realloc_r+0x20>
 8009562:	f7ff fc1b 	bl	8008d9c <_free_r>
 8009566:	4625      	mov	r5, r4
 8009568:	4628      	mov	r0, r5
 800956a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800956c:	f000 f814 	bl	8009598 <_malloc_usable_size_r>
 8009570:	42a0      	cmp	r0, r4
 8009572:	d20f      	bcs.n	8009594 <_realloc_r+0x48>
 8009574:	4621      	mov	r1, r4
 8009576:	4638      	mov	r0, r7
 8009578:	f7ff fc5e 	bl	8008e38 <_malloc_r>
 800957c:	4605      	mov	r5, r0
 800957e:	2800      	cmp	r0, #0
 8009580:	d0f2      	beq.n	8009568 <_realloc_r+0x1c>
 8009582:	4631      	mov	r1, r6
 8009584:	4622      	mov	r2, r4
 8009586:	f7ff ffbd 	bl	8009504 <memcpy>
 800958a:	4631      	mov	r1, r6
 800958c:	4638      	mov	r0, r7
 800958e:	f7ff fc05 	bl	8008d9c <_free_r>
 8009592:	e7e9      	b.n	8009568 <_realloc_r+0x1c>
 8009594:	4635      	mov	r5, r6
 8009596:	e7e7      	b.n	8009568 <_realloc_r+0x1c>

08009598 <_malloc_usable_size_r>:
 8009598:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800959c:	1f18      	subs	r0, r3, #4
 800959e:	2b00      	cmp	r3, #0
 80095a0:	bfbc      	itt	lt
 80095a2:	580b      	ldrlt	r3, [r1, r0]
 80095a4:	18c0      	addlt	r0, r0, r3
 80095a6:	4770      	bx	lr

080095a8 <_init>:
 80095a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095aa:	bf00      	nop
 80095ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ae:	bc08      	pop	{r3}
 80095b0:	469e      	mov	lr, r3
 80095b2:	4770      	bx	lr

080095b4 <_fini>:
 80095b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095b6:	bf00      	nop
 80095b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ba:	bc08      	pop	{r3}
 80095bc:	469e      	mov	lr, r3
 80095be:	4770      	bx	lr
