INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/final_lab4/lab4.srcs/sim_1/new/ALU_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_TB'
