Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr  2 10:44:24 2020
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file eth_udp_loop_timing_summary_routed.rpt -pb eth_udp_loop_timing_summary_routed.pb -rpx eth_udp_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_udp_loop
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.740        0.000                      0                 2055        0.064        0.000                      0                 2055        0.264        0.000                       0                   994  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
eth_rxc             {0.000 4.000}        8.000           125.000         
sys_clk             {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rxc                   1.740        0.000                      0                 2004        0.064        0.000                      0                 2004        3.500        0.000                       0                   987  
sys_clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_clk_wiz                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_wiz                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  eth_rxc            eth_rxc                  5.007        0.000                      0                   51        0.482        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 2.415ns (40.048%)  route 3.615ns (59.952%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.563    11.342    u_udp/u_udp_tx/data_cnt
    SLICE_X94Y119        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.492    12.870    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X94Y119        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[10]/C
                         clock pessimism              0.384    13.254    
                         clock uncertainty           -0.035    13.218    
    SLICE_X94Y119        FDCE (Setup_fdce_C_CE)      -0.136    13.082    u_udp/u_udp_tx/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 2.415ns (40.048%)  route 3.615ns (59.952%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.563    11.342    u_udp/u_udp_tx/data_cnt
    SLICE_X94Y119        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.492    12.870    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X94Y119        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[11]/C
                         clock pessimism              0.384    13.254    
                         clock uncertainty           -0.035    13.218    
    SLICE_X94Y119        FDCE (Setup_fdce_C_CE)      -0.136    13.082    u_udp/u_udp_tx/data_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 2.415ns (40.048%)  route 3.615ns (59.952%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.563    11.342    u_udp/u_udp_tx/data_cnt
    SLICE_X94Y119        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.492    12.870    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X94Y119        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[8]/C
                         clock pessimism              0.384    13.254    
                         clock uncertainty           -0.035    13.218    
    SLICE_X94Y119        FDCE (Setup_fdce_C_CE)      -0.136    13.082    u_udp/u_udp_tx/data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 2.415ns (40.048%)  route 3.615ns (59.952%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.563    11.342    u_udp/u_udp_tx/data_cnt
    SLICE_X94Y119        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.492    12.870    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X94Y119        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[9]/C
                         clock pessimism              0.384    13.254    
                         clock uncertainty           -0.035    13.218    
    SLICE_X94Y119        FDCE (Setup_fdce_C_CE)      -0.136    13.082    u_udp/u_udp_tx/data_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.415ns (40.249%)  route 3.585ns (59.751%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.533    11.312    u_udp/u_udp_tx/data_cnt
    SLICE_X95Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.494    12.872    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X95Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[14]/C
                         clock pessimism              0.384    13.256    
                         clock uncertainty           -0.035    13.220    
    SLICE_X95Y117        FDCE (Setup_fdce_C_CE)      -0.168    13.052    u_udp/u_udp_tx/data_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.415ns (40.249%)  route 3.585ns (59.751%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.533    11.312    u_udp/u_udp_tx/data_cnt
    SLICE_X95Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.494    12.872    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X95Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[15]/C
                         clock pessimism              0.384    13.256    
                         clock uncertainty           -0.035    13.220    
    SLICE_X95Y117        FDCE (Setup_fdce_C_CE)      -0.168    13.052    u_udp/u_udp_tx/data_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 2.415ns (40.759%)  route 3.510ns (59.241%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 12.869 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.458    11.237    u_udp/u_udp_tx/data_cnt
    SLICE_X94Y120        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.491    12.869    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X94Y120        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[12]/C
                         clock pessimism              0.384    13.253    
                         clock uncertainty           -0.035    13.217    
    SLICE_X94Y120        FDCE (Setup_fdce_C_CE)      -0.136    13.081    u_udp/u_udp_tx/data_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 2.415ns (40.759%)  route 3.510ns (59.241%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 12.869 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.458    11.237    u_udp/u_udp_tx/data_cnt
    SLICE_X94Y120        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.491    12.869    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X94Y120        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[13]/C
                         clock pessimism              0.384    13.253    
                         clock uncertainty           -0.035    13.217    
    SLICE_X94Y120        FDCE (Setup_fdce_C_CE)      -0.136    13.081    u_udp/u_udp_tx/data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.415ns (40.773%)  route 3.508ns (59.227%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.456    11.235    u_udp/u_udp_tx/data_cnt
    SLICE_X94Y118        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.493    12.871    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X94Y118        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[4]/C
                         clock pessimism              0.384    13.255    
                         clock uncertainty           -0.035    13.219    
    SLICE_X94Y118        FDCE (Setup_fdce_C_CE)      -0.136    13.083    u_udp/u_udp_tx/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.415ns (40.773%)  route 3.508ns (59.227%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.661     5.312    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X100Y121       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDCE (Prop_fdce_C_Q)         0.433     5.745 r  u_udp/u_udp_tx/tx_data_num_reg[14]/Q
                         net (fo=5, routed)           0.711     6.456    u_udp/u_udp_tx/tx_data_num[14]
    SLICE_X100Y119       LUT5 (Prop_lut5_I2_O)        0.105     6.561 f  u_udp/u_udp_tx/real_add_cnt[4]_i_103/O
                         net (fo=1, routed)           0.345     6.906    u_udp/u_udp_tx/real_add_cnt[4]_i_103_n_0
    SLICE_X100Y118       LUT6 (Prop_lut6_I0_O)        0.105     7.011 f  u_udp/u_udp_tx/real_add_cnt[4]_i_93/O
                         net (fo=10, routed)          0.621     7.632    u_udp/u_udp_tx/real_add_cnt[4]_i_93_n_0
    SLICE_X98Y116        LUT2 (Prop_lut2_I1_O)        0.105     7.737 r  u_udp/u_udp_tx/real_add_cnt[4]_i_102/O
                         net (fo=1, routed)           0.000     7.737    u_udp/u_udp_tx/real_add_cnt[4]_i_102_n_0
    SLICE_X98Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.160 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.160    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_84_n_0
    SLICE_X98Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.260 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.260    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_66_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.360 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_47_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.617 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46/O[1]
                         net (fo=1, routed)           0.347     8.964    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_46_n_6
    SLICE_X97Y118        LUT2 (Prop_lut2_I1_O)        0.245     9.209 r  u_udp/u_udp_tx/real_add_cnt[4]_i_22/O
                         net (fo=1, routed)           0.000     9.209    u_udp/u_udp_tx/real_add_cnt[4]_i_22_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.541 r  u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=8, routed)           0.906    10.447    u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X92Y115        LUT2 (Prop_lut2_I1_O)        0.105    10.552 r  u_udp/u_udp_tx/data_cnt[0]_i_3/O
                         net (fo=1, routed)           0.122    10.674    u_udp/u_udp_tx/data_cnt[0]_i_3_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.779 r  u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.456    11.235    u_udp/u_udp_tx/data_cnt
    SLICE_X94Y118        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.493    12.871    u_udp/u_udp_tx/eth_txc_OBUF
    SLICE_X94Y118        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[5]/C
                         clock pessimism              0.384    13.255    
                         clock uncertainty           -0.035    13.219    
    SLICE_X94Y118        FDCE (Setup_fdce_C_CE)      -0.136    13.083    u_udp/u_udp_tx/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  1.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_rx/des_mac_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.389ns (16.560%)  route 1.960ns (83.440%))
  Logic Levels:           0  
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.246     3.150    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y144        IDDR                                         r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y144        IDDR (Prop_iddr_C_Q2)        0.389     3.539 r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/Q2
                         net (fo=24, routed)          1.960     5.499    u_udp/u_udp_rx/D[6]
    SLICE_X109Y130       FDCE                                         r  u_udp/u_udp_rx/des_mac_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.731     5.382    u_udp/u_udp_rx/eth_txc_OBUF
    SLICE_X109Y130       FDCE                                         r  u_udp/u_udp_rx/des_mac_reg[6]/C
                         clock pessimism             -0.066     5.316    
    SLICE_X109Y130       FDCE (Hold_fdce_C_D)         0.119     5.435    u_udp/u_udp_rx/des_mac_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.435    
                         arrival time                           5.499    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_rx/des_mac_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.389ns (16.579%)  route 1.957ns (83.421%))
  Logic Levels:           0  
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.383ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.246     3.150    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y143        IDDR                                         r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y143        IDDR (Prop_iddr_C_Q2)        0.389     3.539 r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/Q2
                         net (fo=24, routed)          1.957     5.496    u_udp/u_udp_rx/D[7]
    SLICE_X109Y131       FDCE                                         r  u_udp/u_udp_rx/des_mac_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.732     5.383    u_udp/u_udp_rx/eth_txc_OBUF
    SLICE_X109Y131       FDCE                                         r  u_udp/u_udp_rx/des_mac_reg[7]/C
                         clock pessimism             -0.066     5.317    
    SLICE_X109Y131       FDCE (Hold_fdce_C_D)         0.113     5.430    u_udp/u_udp_rx/des_mac_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.430    
                         arrival time                           5.496    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_rx/des_mac_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.389ns (15.969%)  route 2.047ns (84.031%))
  Logic Levels:           0  
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.383ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.246     3.150    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y144        IDDR                                         r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y144        IDDR (Prop_iddr_C_Q1)        0.389     3.539 r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/Q1
                         net (fo=22, routed)          2.047     5.586    u_udp/u_udp_rx/D[2]
    SLICE_X108Y131       FDCE                                         r  u_udp/u_udp_rx/des_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.732     5.383    u_udp/u_udp_rx/eth_txc_OBUF
    SLICE_X108Y131       FDCE                                         r  u_udp/u_udp_rx/des_mac_reg[2]/C
                         clock pessimism             -0.066     5.317    
    SLICE_X108Y131       FDCE (Hold_fdce_C_D)         0.154     5.471    u_udp/u_udp_rx/des_mac_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.471    
                         arrival time                           5.586    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.660     1.770    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X87Y116        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.911 r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.967    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X87Y116        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.932     2.299    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X87Y116        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.528     1.770    
    SLICE_X87Y116        FDPE (Hold_fdpe_C_D)         0.075     1.845    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.659     1.769    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.910 r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.966    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X87Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.931     2.298    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.528     1.769    
    SLICE_X87Y117        FDPE (Hold_fdpe_C_D)         0.075     1.844    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_rx/udp_byte_num_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.389ns (16.017%)  route 2.040ns (83.983%))
  Logic Levels:           0  
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.237     3.141    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y119        IDDR                                         r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y119        IDDR (Prop_iddr_C_Q1)        0.389     3.530 r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/Q1
                         net (fo=24, routed)          2.040     5.569    u_udp/u_udp_rx/D[1]
    SLICE_X106Y121       FDCE                                         r  u_udp/u_udp_rx/udp_byte_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.728     5.379    u_udp/u_udp_rx/eth_txc_OBUF
    SLICE_X106Y121       FDCE                                         r  u_udp/u_udp_rx/udp_byte_num_reg[9]/C
                         clock pessimism             -0.066     5.313    
    SLICE_X106Y121       FDCE (Hold_fdce_C_D)         0.121     5.434    u_udp/u_udp_rx/udp_byte_num_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           5.569    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_udp/u_crc32_d8/crc_data_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_crc32_d8/crc_data_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.170%)  route 0.065ns (25.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.661     1.771    u_udp/u_crc32_d8/eth_txc_OBUF
    SLICE_X84Y113        FDPE                                         r  u_udp/u_crc32_d8/crc_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.912 r  u_udp/u_crc32_d8/crc_data_reg[29]/Q
                         net (fo=6, routed)           0.065     1.977    u_udp/u_crc32_d8/Q[16]
    SLICE_X85Y113        LUT4 (Prop_lut4_I1_O)        0.045     2.022 r  u_udp/u_crc32_d8/crc_data[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.022    u_udp/u_crc32_d8/p_1_in[21]
    SLICE_X85Y113        FDPE                                         r  u_udp/u_crc32_d8/crc_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.933     2.300    u_udp/u_crc32_d8/eth_txc_OBUF
    SLICE_X85Y113        FDPE                                         r  u_udp/u_crc32_d8/crc_data_reg[21]/C
                         clock pessimism             -0.515     1.784    
    SLICE_X85Y113        FDPE (Hold_fdpe_C_D)         0.091     1.875    u_udp/u_crc32_d8/crc_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_udp/u_crc32_d8/crc_data_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_crc32_d8/crc_data_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.288%)  route 0.099ns (34.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.663     1.773    u_udp/u_crc32_d8/eth_txc_OBUF
    SLICE_X87Y111        FDPE                                         r  u_udp/u_crc32_d8/crc_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.914 r  u_udp/u_crc32_d8/crc_data_reg[6]/Q
                         net (fo=2, routed)           0.099     2.013    u_udp/u_crc32_d8/crc_data[6]
    SLICE_X86Y111        LUT6 (Prop_lut6_I3_O)        0.045     2.058 r  u_udp/u_crc32_d8/crc_data[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.058    u_udp/u_crc32_d8/p_1_in[14]
    SLICE_X86Y111        FDPE                                         r  u_udp/u_crc32_d8/crc_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.937     2.304    u_udp/u_crc32_d8/eth_txc_OBUF
    SLICE_X86Y111        FDPE                                         r  u_udp/u_crc32_d8/crc_data_reg[14]/C
                         clock pessimism             -0.517     1.786    
    SLICE_X86Y111        FDPE (Hold_fdpe_C_D)         0.121     1.907    u_udp/u_crc32_d8/crc_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_udp/u_udp_rx/des_mac_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_udp_rx/des_mac_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.238%)  route 0.119ns (45.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.711     1.821    u_udp/u_udp_rx/eth_txc_OBUF
    SLICE_X110Y131       FDCE                                         r  u_udp/u_udp_rx/des_mac_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDCE (Prop_fdce_C_Q)         0.141     1.962 r  u_udp/u_udp_rx/des_mac_reg[39]/Q
                         net (fo=3, routed)           0.119     2.081    u_udp/u_udp_rx/des_mac_reg_n_0_[39]
    SLICE_X109Y132       FDCE                                         r  u_udp/u_udp_rx/des_mac_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.983     2.350    u_udp/u_udp_rx/eth_txc_OBUF
    SLICE_X109Y132       FDCE                                         r  u_udp/u_udp_rx/des_mac_reg[47]/C
                         clock pessimism             -0.494     1.855    
    SLICE_X109Y132       FDCE (Hold_fdce_C_D)         0.075     1.930    u_udp/u_udp_rx/des_mac_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_udp/u_crc32_d8/crc_data_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp/u_crc32_d8/crc_data_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.737%)  route 0.106ns (36.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.662     1.772    u_udp/u_crc32_d8/eth_txc_OBUF
    SLICE_X84Y112        FDPE                                         r  u_udp/u_crc32_d8/crc_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDPE (Prop_fdpe_C_Q)         0.141     1.913 r  u_udp/u_crc32_d8/crc_data_reg[1]/Q
                         net (fo=2, routed)           0.106     2.019    u_udp/u_udp_tx/Q[0]
    SLICE_X82Y111        LUT6 (Prop_lut6_I4_O)        0.045     2.064 r  u_udp/u_udp_tx/crc_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.064    u_udp/u_crc32_d8/D[6]
    SLICE_X82Y111        FDPE                                         r  u_udp/u_crc32_d8/crc_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.936     2.303    u_udp/u_crc32_d8/eth_txc_OBUF
    SLICE_X82Y111        FDPE                                         r  u_udp/u_crc32_d8/crc_data_reg[9]/C
                         clock pessimism             -0.513     1.789    
    SLICE_X82Y111        FDPE (Hold_fdpe_C_D)         0.121     1.910    u_udp/u_crc32_d8/crc_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y23    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y23    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y22    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y22    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y120   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y119   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y144   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y143   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y142   u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X93Y106   u_arp/u_arp_rx/src_mac_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X93Y106   u_arp/u_arp_rx/src_mac_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   u_arp/u_arp_tx/eth_head_reg[4][3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y110   u_arp/u_arp_tx/eth_head_reg[4][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X99Y110   u_udp/u_udp_tx/ip_head_reg[1][16]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X92Y108   u_udp/u_udp_tx/eth_head_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X93Y109   u_udp/u_udp_tx/eth_head_reg[0][1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X93Y107   u_udp/u_udp_tx/eth_head_reg[0][3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X92Y107   u_udp/u_udp_tx/eth_head_reg[0][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y106   u_arp/u_arp_rx/src_mac_t_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y110  u_arp/u_arp_rx/arp_rx_done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y108  u_arp/u_arp_rx/error_en_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X93Y106   u_arp/u_arp_rx/src_mac_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X98Y106   u_arp/u_arp_rx/src_mac_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X98Y106   u_arp/u_arp_rx/src_mac_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X93Y106   u_arp/u_arp_rx/src_mac_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y108   u_arp/u_arp_tx/eth_head_reg[1][4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y108   u_arp/u_arp_tx/eth_head_reg[1][4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y108   u_arp/u_arp_tx/eth_head_reg[1][5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y108   u_arp/u_arp_tx/eth_head_reg[1][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   u_clk_wiz/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.484ns (18.572%)  route 2.122ns (81.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          1.401     7.868    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X88Y113        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.445    12.823    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X88Y113        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.418    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X88Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.874    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.484ns (18.572%)  route 2.122ns (81.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          1.401     7.868    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X88Y113        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.445    12.823    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X88Y113        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.418    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X88Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.874    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.484ns (18.572%)  route 2.122ns (81.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          1.401     7.868    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X88Y113        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.445    12.823    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X88Y113        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.418    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X88Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.874    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.484ns (18.599%)  route 2.118ns (81.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          1.397     7.864    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X89Y113        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.445    12.823    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X89Y113        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.418    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X89Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.874    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.484ns (18.599%)  route 2.118ns (81.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          1.397     7.864    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X89Y113        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.445    12.823    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X89Y113        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.418    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X89Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.874    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.484ns (18.572%)  route 2.122ns (81.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          1.401     7.868    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X88Y113        FDPE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.445    12.823    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X88Y113        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.418    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X88Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    12.913    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.484ns (21.796%)  route 1.737ns (78.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 12.824 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          1.015     7.482    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y112        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.446    12.824    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y112        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.418    13.242    
                         clock uncertainty           -0.035    13.206    
    SLICE_X87Y112        FDCE (Recov_fdce_C_CLR)     -0.331    12.875    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.484ns (21.796%)  route 1.737ns (78.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 12.824 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          1.015     7.482    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y112        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.446    12.824    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y112        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.418    13.242    
                         clock uncertainty           -0.035    13.206    
    SLICE_X87Y112        FDCE (Recov_fdce_C_CLR)     -0.331    12.875    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.484ns (23.026%)  route 1.618ns (76.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          0.897     7.364    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y113        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.445    12.823    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y113        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.418    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X87Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.874    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.484ns (23.026%)  route 1.618ns (76.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.611     5.262    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.379     5.641 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.721     6.362    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.105     6.467 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          0.897     7.364    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y113        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         1.445    12.823    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y113        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.418    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X87Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.874    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  5.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.628%)  route 0.242ns (65.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.659     1.769    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDPE (Prop_fdpe_C_Q)         0.128     1.897 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.242     2.139    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X86Y117        FDPE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.931     2.298    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X86Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.515     1.782    
    SLICE_X86Y117        FDPE (Remov_fdpe_C_PRE)     -0.125     1.657    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.628%)  route 0.242ns (65.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.659     1.769    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDPE (Prop_fdpe_C_Q)         0.128     1.897 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.242     2.139    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X86Y117        FDPE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.931     2.298    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X86Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.515     1.782    
    SLICE_X86Y117        FDPE (Remov_fdpe_C_PRE)     -0.125     1.657    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.868%)  route 0.219ns (63.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.660     1.770    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X87Y116        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.898 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.219     2.118    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y117        FDPE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.931     2.298    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.514     1.783    
    SLICE_X87Y117        FDPE (Remov_fdpe_C_PRE)     -0.149     1.634    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.868%)  route 0.219ns (63.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.660     1.770    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X87Y116        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.898 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.219     2.118    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y117        FDPE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.931     2.298    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.514     1.783    
    SLICE_X87Y117        FDPE (Remov_fdpe_C_PRE)     -0.149     1.634    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.868%)  route 0.219ns (63.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.660     1.770    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X87Y116        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.898 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.219     2.118    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y117        FDPE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.931     2.298    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.514     1.783    
    SLICE_X87Y117        FDPE (Remov_fdpe_C_PRE)     -0.149     1.634    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.565%)  route 0.403ns (68.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.658     1.768    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141     1.909 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.216     2.126    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.045     2.171 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          0.187     2.358    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X85Y117        FDPE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.930     2.297    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X85Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.494     1.802    
    SLICE_X85Y117        FDPE (Remov_fdpe_C_PRE)     -0.095     1.707    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.565%)  route 0.403ns (68.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.658     1.768    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141     1.909 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.216     2.126    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.045     2.171 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          0.187     2.358    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X85Y117        FDPE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.930     2.297    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X85Y117        FDPE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.494     1.802    
    SLICE_X85Y117        FDPE (Remov_fdpe_C_PRE)     -0.095     1.707    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.474%)  route 0.467ns (71.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.658     1.768    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141     1.909 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.216     2.126    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.045     2.171 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          0.251     2.422    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X84Y115        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.932     2.299    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y115        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.494     1.804    
    SLICE_X84Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.712    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.474%)  route 0.467ns (71.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.658     1.768    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141     1.909 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.216     2.126    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.045     2.171 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          0.251     2.422    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X84Y115        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.932     2.299    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y115        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.494     1.804    
    SLICE_X84Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.712    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.604%)  route 0.540ns (74.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.658     1.768    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y118        FDRE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141     1.909 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.216     2.126    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.045     2.171 f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=48, routed)          0.324     2.495    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y114        FDCE                                         f  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=981, routed)         0.933     2.300    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y114        FDCE                                         r  u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.494     1.805    
    SLICE_X85Y114        FDCE (Remov_fdce_C_CLR)     -0.092     1.713    u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.781    





