NET "sysclk" LOC = V10; #Nexys3 100MHz fpga_clk
NET "reset" LOC = B8; 	#Nexys3 Center button
NET "cam_rst" LOC = C4; #Nexys3 left button
NET "trigger" LOC = D9; #Nexys3 Right button
NET "LOCKED" LOC = T11; #Nexys3 LED7
NET "i2c_ready" LOC = U16; // LED0
NET "SW_cam_oe" LOC = T10; //sw1

#Should use ODDR2 pins for these signals in the future
NET "cam_trigger" LOC = K2;  #PmodB1
NET "cam_sysclk" LOC = K5; #PmodB10
NET "cam_reset" LOC = K3; #PmodB9
NET "cam_oe" LOC = J1;
#PIN "CLK_24MHz/clkout1_buf.O" CLOCK_DEDICATED_ROUTE = false;

# seven segment display
NET "cathodes[0]" LOC = L14;
NET "cathodes[1]" LOC = N14;
NET "cathodes[2]" LOC = M14;
NET "cathodes[3]" LOC = U18;
NET "cathodes[4]" LOC = U17;
NET "cathodes[5]" LOC = T18;
NET "cathodes[6]" LOC = T17;
NET "anodes[0]" LOC = N16;
NET "anodes[1]" LOC = N15;
NET "anodes[2]" LOC = P18;
NET "anodes[3]" LOC = P17;