Source Block: oh/emesh/hdl/emesh_mux.v@61:76@HdlStmProcess

   //raise wait signals 
   assign wait_out[N-1:0] = access_in[N-1:0] & (~grants[N-1:0] | {(N){wait_in}});

   //parametrized mux
   always @*
     begin
	packet_out[PW-1:0] = 'b0;
	for(i=0;i<N;i=i+1)
	  packet_out[PW-1:0] |= {(PW){grants[i]}} & packet_in[((i+1)*PW-1)-:PW];
     end

endmodule // mesh_mux

// Local Variables:
// verilog-library-directories:("." "../../common/hdl")

Diff Content:
- 70 	  packet_out[PW-1:0] |= {(PW){grants[i]}} & packet_in[((i+1)*PW-1)-:PW];
+ 70 	  packet_out[PW-1:0] = packet_out[PW-1:0] | {(PW){grants[i]}} & packet_in[((i+1)*PW-1)-:PW];

Clone Blocks:
