// Seed: 2590733788
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
  assign id_3 = 1;
  wire id_15;
  wire id_16;
  assign id_7 = 1;
  id_17 :
  assert property (@(posedge 1) id_6)
  else $display(1);
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1
    , id_4,
    output wor   id_2
);
  tri1 id_5 = 1'b0;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4, id_5, id_4, id_5, id_5, id_5, id_4
  );
endmodule
