vvp -M .  computer.vvp -lxt2		
LXT2 info: dumpfile tb_computer.vcd opened for output.
-
 +instr = 0x    xxxx
 +op = 0bxxxx
 +controls = 0bxxxxxxxx
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  x
 +regfile -- ra2 =  x
 +regfile -- we3 = x
 +regfile -- wa3 =  x
 +regfile -- wd3 =     x
 +regfile -- rd1 =     x
 +regfile -- rd2 =     x
 +RAM[   x] =    x
writedata dataadr memwrite
t=                   0 0x   xxxx       x        x
t=                 500 0x   0000       x        0
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                1850 0x   ffff       x        0
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2050 0x   0000       x        0
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2250 0x   0002       x        0
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2450 0x   0000       x        0
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
vvp -M .  computer.vvp -lxt2		
LXT2 info: dumpfile tb_computer.vcd opened for output.
-
 +instr = 0x    xxxx
 +op = 0bxxxx
 +controls = 0bxxxxxxxx
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  x
 +regfile -- ra2 =  x
 +regfile -- we3 = x
 +regfile -- wa3 =  x
 +regfile -- wd3 =     x
 +regfile -- rd1 =     x
 +regfile -- rd2 =     x
 +RAM[   x] =    x
writedata dataadr memwrite
t=                   0 0x   xxxx       x        x
t=                 500 0x   0000       x        0
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                1850 0x   ffff       x        0
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2050 0x   0000       x        0
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2250 0x   0002       x        0
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2450 0x   0000       x        0
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
vvp -M .  computer.vvp -lxt2		
LXT2 info: dumpfile tb_computer.vcd opened for output.
-
 +instr = 0x    xxxx
 +op = 0bxxxx
 +controls = 0bxxxxxxxx
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  x
 +regfile -- ra2 =  x
 +regfile -- we3 = x
 +regfile -- wa3 =  x
 +regfile -- wd3 =     x
 +regfile -- rd1 =     x
 +regfile -- rd2 =     x
 +RAM[   x] =    x
writedata dataadr memwrite
t=                   0 0x   xxxx       x        x
t=                 500 0x   0000       x        0
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                1850 0x   ffff       x        0
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2050 0x   0000       x        0
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2250 0x   0002       x        0
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2450 0x   0000       x        0
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
vvp -M .  computer.vvp -lxt2		
LXT2 info: dumpfile tb_computer.vcd opened for output.
-
 +instr = 0x    xxxx
 +op = 0bxxxx
 +controls = 0bxxxxxxxx
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  x
 +regfile -- ra2 =  x
 +regfile -- we3 = x
 +regfile -- wa3 =  x
 +regfile -- wd3 =     x
 +regfile -- rd1 =     x
 +regfile -- rd2 =     x
 +RAM[   x] =    x
writedata dataadr memwrite
t=                   0 0x   xxxx       x        x
t=                 500 0x   0000       x        0
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                1850 0x   ffff       x        0
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2050 0x   0000       x        0
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2250 0x   0002       x        0
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2450 0x   0000       x        0
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
vvp -M .  computer.vvp -lxt2		
LXT2 info: dumpfile tb_computer.vcd opened for output.
-
 +instr = 0x    xxxx
 +op = 0bxxxx
 +controls = 0bxxxxxxxx
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  x
 +regfile -- ra2 =  x
 +regfile -- we3 = x
 +regfile -- wa3 =  x
 +regfile -- wd3 =     x
 +regfile -- rd1 =     x
 +regfile -- rd2 =     x
 +RAM[   x] =    x
writedata dataadr memwrite
t=                   0 0x   xxxx       x        x
t=                 500 0x   0000       x        0
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                1850 0x   ffff       x        0
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2050 0x   0000       x        0
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2250 0x   0002       x        0
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2450 0x   0000       x        0
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
vvp -M .  computer.vvp -lxt2		
LXT2 info: dumpfile tb_computer.vcd opened for output.
-
 +instr = 0x    xxxx
 +op = 0bxxxx
 +controls = 0bxxxxxxxx
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  x
 +regfile -- ra2 =  x
 +regfile -- we3 = x
 +regfile -- wa3 =  x
 +regfile -- wd3 =     x
 +regfile -- rd1 =     x
 +regfile -- rd2 =     x
 +RAM[   x] =    x
writedata dataadr memwrite
t=                   0 0x   xxxx       x        x
t=                 500 0x   0000       x        0
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    85ff
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xzzzz
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 = 15
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     z
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                1850 0x   ffff       x        0
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9656
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    ffff
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xxxxx
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 = 65535
 +regfile -- rd1 =     x
 +regfile -- rd2 = 65535
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2050 0x   0000       x        0
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8702
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     2
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2250 0x   0002       x        0
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xffff
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 = 65535
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e575
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    fffc
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  7
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 = 65532
 +regfile -- rd1 =     x
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2450 0x   0000       x        0
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxX
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     X
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xfffc
 +$b = 0xffff
 +$x = 0x0002
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
