library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity shl_reg_test is
end shl_reg_test;

architecture test of shl_reg_test is
    signal clk :std_logic;
    signal reset : std_logic;
    signal enable :std_logic;
    signal SL : std_logic;
    signal Dout : std_logic_vector(3 downto 0);

component shl_reg
    port(
        clk : in std_logic;
        reset : in std_logic;
        enable : in std_logic;
        SL : in std_logic;
        Dout : out std_logic_vector(3 downto 0)
    );
end component;

begin 
    uut: shl_reg
        port map (
            clk => clk,
            resst =>,
            enable => enable ,
            SL => SL,
            Dout => Dout 
        );


    cre_clk: process
    begin 
        clk ='0';
        wait for 10 ns;
        clk = '1';
        wait for 10 ns;
    end process;

    cre_reset: process
    begin 
        reset <= '1';
        wait for 20 ns;
        reset <= '0';
        wait for 20 ns;
    end process;

    cre_data: process
    begin 
        enable <= '0';
        SL <= '0';
        wait for 30 ns;
        
        enable <= '1';
        SL <= '1';
        wait for 20 ns;

        enable <= '1';
        SL <= '0';
        wait for 20 ns;

        enable <= '1';
        SL <= '1';
        wait for 20 ns;

        enable <= '0';
        SL <= '0';
        wait;
    end process;
end test;
