// Seed: 2396033408
module module_0;
  parameter id_1 = 1;
endmodule
program module_1 #(
    parameter id_7 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output tri id_1;
  logic [id_7 : 1] id_8;
  logic id_9;
  assign id_1 = 1'h0;
endprogram
module module_2 #(
    parameter id_1 = 32'd63
) (
    _id_1,
    id_2,
    id_3
);
  output wand id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  assign id_3 = id_1 * 1 == id_2;
  assign id_2[id_1] = -1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
