/*
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/sched.h>
#include <linux/init.h>
#include <linux/cpufreq.h>
#include <linux/delay.h>
#include <linux/slab.h>
#include <linux/proc_fs.h>
#include <linux/miscdevice.h>
#include <linux/platform_device.h>
#include <linux/earlysuspend.h>
#include <linux/spinlock.h>
#include <linux/kthread.h>
#include <linux/hrtimer.h>
#include <linux/ktime.h>
#include <linux/xlog.h>
#include <linux/jiffies.h>

#include "asm/system.h"

#include "mach/mt_clock_manager.h"
#include "mach/mt_typedefs.h"
#include "mach/mt_sc.h"
#include "mach/mt_cpe.h"
#include "mach/mt_boot.h"
#include "mach/mtk_cpu_management.h"

#include "mach/pmic_mt6329_hw_bank1.h"
#include "mach/pmic_mt6329_sw_bank1.h"
#include "mach/pmic_mt6329_hw.h"
#include "mach/pmic_mt6329_sw.h"
#include "mach/upmu_common_sw.h"
#include "mach/upmu_hw.h"

/**************************************************
* define HW reserved register address
***************************************************/
#define HW_RESV (0xF1019100)

/**************************************************
* enable this option to do DVFS random test
***************************************************/
//#define MTK_DVFS_RANDOM_TEST

/**************************************************
* enable this option to adjust buck voltage
***************************************************/
#define MTK_BUCK_ADJUST

/*******************************************
 * Add for CPU CLKSQ <-> ARMPLL stress begin
 *******************************************/
#define cpu_ss_dprintk(fmt, args...)    \
do {                                    \
    if (cpu_ss_debug_mode) {            \
        printk(fmt, ##args);            \
    }                                   \
} while(0)

static struct hrtimer cpu_ss_timer;
struct task_struct *cpu_ss_thread = NULL;
static DECLARE_WAIT_QUEUE_HEAD(cpu_ss_timer_waiter);

static int cpu_ss_period_s = 0;
static int cpu_ss_period_ns = 100;
static int cpu_ss_timer_flag = 0;

static bool cpu_ss_debug_mode = false;
static bool cpu_ss_period_mode = false;
/*******************************************
 * Add for CPU CLKSQ <-> ARMPLL stress end
 *******************************************/

/***************************
* debug message
****************************/
#define dprintk(fmt, args...)                                       \
do {                                                                \
    if (mtk_cpufreq_debug) {                                        \
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", fmt, ##args);   \
    }                                                               \
} while(0)

/***************************
* cpufreq custom attribute
****************************/
#define cpufreq_attr(_name)                     \
static struct kobj_attribute _name##_attr = {   \
    .attr = {                                   \
        .name = __stringify(_name),             \
        .mode = 0644,                           \
    },                                          \
    .show = _name##_show,                       \
    .store = _name##_store,                     \
}

#define ARRAY_AND_SIZE(x)	(x), ARRAY_SIZE(x)

#ifdef CONFIG_HAS_EARLYSUSPEND
static struct early_suspend mtk_cpufreq_early_suspend_handler =
{
    .level = EARLY_SUSPEND_LEVEL_DISABLE_FB + 200,
    .suspend = NULL,
    .resume  = NULL,
};
#endif

#define DVFS_F1                 (1209000)   // KHz, 1/1
#define DVFS_F2                 (1001000)   // KHz, 1/1
#define DVFS_F3                 ( 834166)   // KHz, DVFS_F2 5/6
#define DVFS_F4                 ( 750750)   // KHz, DVFS_F2 3/4
#define DVFS_F5                 ( 667333)   // KHz, DVFS_F2 2/3
#define DVFS_F6                 ( 500500)   // KHz, DVFS_F2 1/2
#define DVFS_F7                 ( 250250)   // KHz, DVFS_F2 1/4
#define DVFS_F8                 ( 166833)   // KHz, DVFS_F2 1/6

#define DVFS_F1_MT6575_E1       DVFS_F2
#define DVFS_F2_MT6575_E1       DVFS_F6

#define DVFS_F1_MT6575_E2       DVFS_F2
#define DVFS_F2_MT6575_E2       DVFS_F6
#define DVFS_F3_MT6575_E2       DVFS_F7
#define DVFS_F4_MT6575_E2       DVFS_F8

#define DVFS_F1_MT6577_E1_1_0   DVFS_F2
#define DVFS_F2_MT6577_E1_1_0   DVFS_F3
#define DVFS_F3_MT6577_E1_1_0   DVFS_F4
#define DVFS_F4_MT6577_E1_1_0   DVFS_F5
#define DVFS_F5_MT6577_E1_1_0   DVFS_F6
#define DVFS_F6_MT6577_E1_1_0   DVFS_F7

#define DVFS_F1_MT6577_E1_1_2   DVFS_F1
#define DVFS_F2_MT6577_E1_1_2   DVFS_F2
#define DVFS_F3_MT6577_E1_1_2   DVFS_F3
#define DVFS_F4_MT6577_E1_1_2   DVFS_F4
#define DVFS_F5_MT6577_E1_1_2   DVFS_F5
#define DVFS_F6_MT6577_E1_1_2   DVFS_F6
#define DVFS_F7_MT6577_E1_1_2   DVFS_F7

/*****************************************
* PMIC settle time, should not be changed
******************************************/
#define PMIC_SETTLE_TIME (70) // us

/***********************************************
* RMAP DOWN TIMES to postpone frequency degrade
************************************************/
#define RAMP_DOWN_TIMES (2)

/**************************************************
* enable DVFS function
***************************************************/
static int g_dvfs_disable_count = 0;
static bool g_is_sreen_off;
static unsigned char g_dvs_volt;

static unsigned int g_cur_freq;
static unsigned int g_limited_freq;
static unsigned int g_limited_min_freq;

static int g_ramp_down_count = 0;

static bool mtk_cpufreq_debug = false;
static bool mtk_cpufreq_ready = false;
static bool mtk_cpufreq_pause = false;

static bool cpufreq_usb_limit = true;

/*****************************************
* Turbo mode threshold
******************************************/
static int cpufreq_turbo_threshold = 170;
static int cpufreq_turbo_max_count = 5;
static int cpufreq_turbo_count = 0;

static DEFINE_SPINLOCK(mtk_cpufreq_lock);

struct mtk_cpu_freq_info
{
    unsigned int cpufreq_mhz;
};

/***************************
* Operate Point Definition
****************************/
#define OP(cpufreq)         \
{                           \
    .cpufreq_mhz = cpufreq, \
}

/***************************
* MT6575 E1 DVFS Table
****************************/
static struct mtk_cpu_freq_info mt6575_freqs_e1[] = {
    OP(DVFS_F2_MT6575_E1),
    OP(DVFS_F1_MT6575_E1),
};

/***************************
* MT6575 E2 DVFS Table
****************************/
#if defined(ACER_Z2)
static struct mtk_cpu_freq_info mt6575_freqs_e2[] = {
    //OP(DVFS_F4_MT6575_E2),//mask 166M for SRS audio play glitch issue
    OP(DVFS_F3_MT6575_E2),
    OP(DVFS_F2_MT6575_E2),
    OP(DVFS_F1_MT6575_E2),
};
#else
static struct mtk_cpu_freq_info mt6575_freqs_e2[] = {
    OP(DVFS_F4_MT6575_E2),
    OP(DVFS_F3_MT6575_E2),
    OP(DVFS_F2_MT6575_E2),
    OP(DVFS_F1_MT6575_E2),
};
#endif
/***************************
* MT6577 E1 1.0G DVFS Table
****************************/
static struct mtk_cpu_freq_info mt6577_freqs_e1_1_0[] = {
    OP(DVFS_F6_MT6577_E1_1_0),
    OP(DVFS_F5_MT6577_E1_1_0),
    OP(DVFS_F4_MT6577_E1_1_0),
    OP(DVFS_F3_MT6577_E1_1_0),
    OP(DVFS_F2_MT6577_E1_1_0),
    OP(DVFS_F1_MT6577_E1_1_0),
};

/***************************
* MT6577 E1 1.2G DVFS Table
****************************/
static struct mtk_cpu_freq_info mt6577_freqs_e1_1_2[] = {
    OP(DVFS_F7_MT6577_E1_1_2),
    OP(DVFS_F6_MT6577_E1_1_2),
    OP(DVFS_F5_MT6577_E1_1_2),
    OP(DVFS_F4_MT6577_E1_1_2),
    OP(DVFS_F3_MT6577_E1_1_2),
    OP(DVFS_F2_MT6577_E1_1_2),
    OP(DVFS_F1_MT6577_E1_1_2),
};

static unsigned int mtk_cpu_freqs_num;
static struct mtk_cpu_freq_info *mtk_cpu_freqs;
static struct cpufreq_frequency_table *mtk_cpu_freqs_table;

extern struct kobject *power_kobj;
extern bool clkmgr_high_speed_check(void);
extern int cpufreq_state_set(int enable);
extern CHIP_VER get_chip_ver(void);
extern ssize_t mt6329_read_byte(u8 cmd, u8 *returnData);
extern int cpufreq_gov_dbs_get_sum_load(void);

/***********************************************
* register frequency table to cpufreq subsystem
************************************************/
static int setup_freqs_table(struct cpufreq_policy *policy, struct mtk_cpu_freq_info *freqs, int num)
{
    struct cpufreq_frequency_table *table;
    int i, ret;

    table = kzalloc((num + 1) * sizeof(*table), GFP_KERNEL);
    if (table == NULL)
        return -ENOMEM;

    for (i = 0; i < num; i++) {
        table[i].index = i;
        table[i].frequency = freqs[i].cpufreq_mhz;
    }
    table[num].frequency = i;
    table[num].frequency = CPUFREQ_TABLE_END;

    mtk_cpu_freqs = freqs;
    mtk_cpu_freqs_num = num;
    mtk_cpu_freqs_table = table;

    ret = cpufreq_frequency_table_cpuinfo(policy, table);
    if (!ret)
        cpufreq_frequency_table_get_attr(mtk_cpu_freqs_table, policy->cpu);

    return 0;
}

static int mtk_cpufreq_verify(struct cpufreq_policy *policy)
{
    dprintk("call mtk_cpufreq_verify!\n");
    return cpufreq_frequency_table_verify(policy, mtk_cpu_freqs_table);
}

static unsigned int mtk_cpufreq_get(unsigned int cpu)
{
    dprintk("call mtk_cpufreq_get: %d!\n", g_cur_freq);
    return g_cur_freq;
}

/*****************************************
* frequency ramp up and ramp down handler
******************************************/
/***********************************************************
* [note]
* 1. frequency ramp up need to wait voltage settle
* 2. frequency ramp down do not need to wait voltage settle
************************************************************/
static void mtk_cpufreq_set(unsigned int freq_old, unsigned int freq_new)
{
    if (freq_new == DVFS_F1) /* change ARMPLL to 1.2G mode */
    {
        #ifdef MTK_BUCK_ADJUST
        DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x00));

        mb();
        udelay(PMIC_SETTLE_TIME);
        #endif

        DRV_WriteReg32(TOP_CKDIV1, 0x00);
        DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x0FF3));

        DRV_WriteReg32(ARMPLL_CON0, 0x5CA0);
        udelay(PMIC_SETTLE_TIME);

        DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));

        g_cur_freq = freq_new;
    }
    else if (freq_new == DVFS_F2) /* change ARMPLL to 1.0G mode */
    {
        if (freq_new > freq_old)
        {
            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x03));

            mb();
            udelay(PMIC_SETTLE_TIME);
            #endif

            DRV_WriteReg32(TOP_CKDIV1, 0x00);
        }
        else
        {
            DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x0FF3));

            DRV_WriteReg32(ARMPLL_CON0, 0x4CA0);
            udelay(PMIC_SETTLE_TIME);

            DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));
            mb();

            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x03));
            #endif
        }

        g_cur_freq = freq_new;
    }
    else if (freq_new == DVFS_F3) /* set ARMPLL divider to 5/6 */
    {
        if (freq_new > freq_old)
        {
            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x03));

            mb();
            udelay(PMIC_SETTLE_TIME);
            #endif

            DRV_WriteReg32(TOP_CKDIV1, 0x19);
        }
        else
        {
            if (DRV_Reg32(ARMPLL_CON0) != 0x4CA0)
            {
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x0FF3));

                DRV_WriteReg32(ARMPLL_CON0, 0x4CA0);
                udelay(PMIC_SETTLE_TIME);

                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));
            }

            DRV_WriteReg32(TOP_CKDIV1, 0x19);
            mb();

            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x03));
            #endif
        }

        g_cur_freq = freq_new;
    }
    else if (freq_new == DVFS_F4) /* set ARMPLL divider to 3/4 */
    {
        if (freq_new > freq_old)
        {
            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x03));

            mb();
            udelay(PMIC_SETTLE_TIME);
            #endif

            DRV_WriteReg32(TOP_CKDIV1, 0x09);
        }
        else
        {
            if (DRV_Reg32(ARMPLL_CON0) != 0x4CA0)
            {
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x0FF3));

                DRV_WriteReg32(ARMPLL_CON0, 0x4CA0);
                udelay(PMIC_SETTLE_TIME);

                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));
            }

            DRV_WriteReg32(TOP_CKDIV1, 0x09);
            mb();

            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x03));
            #endif
        }

        g_cur_freq = freq_new;
    }
    else if (freq_new == DVFS_F5) /* set ARMPLL divider to 2/3 */
    {
        if (freq_new > freq_old)
        {
            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x03));

            mb();
            udelay(PMIC_SETTLE_TIME);
            #endif

            DRV_WriteReg32(TOP_CKDIV1, 0x1A);
        }
        else
        {
            if (DRV_Reg32(ARMPLL_CON0) != 0x4CA0)
            {
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x0FF3));

                DRV_WriteReg32(ARMPLL_CON0, 0x4CA0);
                udelay(PMIC_SETTLE_TIME);

                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));
            }

            DRV_WriteReg32(TOP_CKDIV1, 0x1A);
            mb();

            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x03));
            #endif
        }

        g_cur_freq = freq_new;
    }
    else if (freq_new == DVFS_F6) /* set ARMPLL divider to 1/2 */
    {
        if (freq_new > freq_old)
        {
            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x02));

            mb();
            udelay(PMIC_SETTLE_TIME);
            #endif

            DRV_WriteReg32(TOP_CKDIV1, 0x0A);
        }
        else
        {
            if (DRV_Reg32(ARMPLL_CON0) != 0x4CA0)
            {
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x0FF3));

                DRV_WriteReg32(ARMPLL_CON0, 0x4CA0);
                udelay(PMIC_SETTLE_TIME);

                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));
            }

            DRV_WriteReg32(TOP_CKDIV1, 0x0A);
            mb();

            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x02));
            #endif
        }

        g_cur_freq = freq_new;
    }
    else if (freq_new == DVFS_F7) /* set ARMPLL divider to 1/4 */
    {
        if (freq_new > freq_old)
        {
            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x01));

            mb();
            udelay(PMIC_SETTLE_TIME);
            #endif

            DRV_WriteReg32(TOP_CKDIV1, 0x0B);
        }
        else
        {
            if (DRV_Reg32(ARMPLL_CON0) != 0x4CA0)
            {
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x0FF3));

                DRV_WriteReg32(ARMPLL_CON0, 0x4CA0);
                udelay(PMIC_SETTLE_TIME);

                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));
            }

            DRV_WriteReg32(TOP_CKDIV1, 0x0B);
            mb();

            #ifdef MTK_BUCK_ADJUST
            DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x01));
            #endif
        }

        g_cur_freq = freq_new;
    }
    else if (freq_new == DVFS_F8) /* set ARMPLL divider to 1/6 */
    {
        DRV_WriteReg32(TOP_CKDIV1, 0x1F);
        mb();

        #ifdef MTK_BUCK_ADJUST
        DRV_WriteReg32(SC_AP_DVFS_CON, ((DRV_Reg32(SC_AP_DVFS_CON) & 0xFFFFFFFC) | 0x00));
        #endif

        g_cur_freq = freq_new;
    }
    else
    {
        dprintk("target frequency (%d Khz) not support, keep original setting\n", freq_new);
    }

    dprintk("ARMPLL_CON0 = 0x%x, TOP_CKDIV1 = 0x%x\n", DRV_Reg32(ARMPLL_CON0), DRV_Reg32(TOP_CKDIV1));
}

/**************************************
* check if maximum frequency is needed
***************************************/
static int mtk_cpufreq_keep_max_freq(unsigned int freq_old, unsigned int freq_new)
{
    if (cpufreq_usb_limit)
    {
        /* if usb connected, keep maximum frequency */
        if ((DRV_Reg32(UPLL_CON0) & 0x1) == 0)
            return 1;
    }

    if (mtk_cpufreq_pause)
        return 1;

    /* check if system is going to ramp down */
    if (freq_new < freq_old)
        g_ramp_down_count++;
    else
        g_ramp_down_count = 0;

    if (g_ramp_down_count < RAMP_DOWN_TIMES)
        return 1;

    return 0;
}

#ifdef MTK_DVFS_RANDOM_TEST
static int mtk_cpufreq_idx_get(int num)
{
    int random = 0, mult = 0, idx;
    randon = jiffies & 0xF;

    while (1)
    {
        if ((mult * num) >= random)
        {
            idx = (mult * num) - random;
            break;
        }
        mult++;
    }
    return idx;
}
#endif

/**********************************
* cpufreq target callback function
***********************************/
/*************************************************
* [note]
* 1. handle frequency change request
* 2. call mtk_cpufreq_set to set target frequency
**************************************************/
static int mtk_cpufreq_target(struct cpufreq_policy *policy, unsigned int target_freq, unsigned int relation)
{
    struct mtk_cpu_freq_info *next;
    struct cpufreq_freqs freqs;
    unsigned int cpu;
    unsigned long flags;
    int idx;

    if (!mtk_cpufreq_ready)
        return -ENOSYS;

    if (policy->cpu >= num_possible_cpus())
        return -EINVAL;

    /******************************
    * look up the target frequency
    *******************************/
    if (cpufreq_frequency_table_target(policy, mtk_cpu_freqs_table, target_freq, relation, &idx))
        return -EINVAL;

    #ifdef MTK_DVFS_RANDOM_TEST
    if (get_chip_ver() >= CHIP_6577_E1)
    {
        if ((DRV_Reg32(HW_RESV) & (0x1 << 23)) && ((DRV_Reg32(HW_RESV) & (0x1 << 20)) == 0))
        {
            mtk_cpufreq_idx_get(7);
        }
        else
        {
            if (DRV_Reg32(HW_RESV) & (0x1 << 12))
            {
                if ((DRV_Reg32(HW_RESV) & (0x1 << 17)) && ((DRV_Reg32(HW_RESV) & (0x1 << 16)) == 0))
                {
                    mtk_cpufreq_idx_get(7);
                }
                else
                {
                    mtk_cpufreq_idx_get(6);
                }
            }
            else
            {
                mtk_cpufreq_idx_get(6);
            }
        }
    }
    else if (get_chip_ver() >= CHIP_6575_E2)
    {
        mtk_cpufreq_idx_get(4);
    }
    else
    {
        mtk_cpufreq_idx_get(2);
    }
    #endif

    if (get_chip_ver() >= CHIP_6577_E1)
    {
        if ((DRV_Reg32(HW_RESV) & (0x1 << 23)) && ((DRV_Reg32(HW_RESV) & (0x1 << 20)) == 0))
        {
            next = &mt6577_freqs_e1_1_2[idx];
        }
        else
        {
            if (DRV_Reg32(HW_RESV) & (0x1 << 12))
            {
                if ((DRV_Reg32(HW_RESV) & (0x1 << 17)) && ((DRV_Reg32(HW_RESV) & (0x1 << 16)) == 0))
                    next = &mt6577_freqs_e1_1_2[idx];
                else
                    next = &mt6577_freqs_e1_1_0[idx];
            }
            else
            {
                next = &mt6577_freqs_e1_1_0[idx];
            }
        }
    }
    else if (get_chip_ver() >= CHIP_6575_E2)
    {
        next = &mt6575_freqs_e2[idx];
    }
    else
    {
        next = &mt6575_freqs_e1[idx];
    }

    freqs.old = policy->cur;
    freqs.new = next->cpufreq_mhz;
    freqs.cpu = policy->cpu;

    #ifdef MTK_DVFS_RANDOM_TEST
    dprintk("idx = %d, freqs.old = %d, freqs.new = %d\n", idx, freqs.old, freqs.new);
    #endif

    #ifndef MTK_DVFS_RANDOM_TEST
    if (mtk_cpufreq_keep_max_freq(freqs.old, freqs.new))
    {
        freqs.new = policy->max;
    }

    if (g_is_sreen_off)
    {
        freqs.new = DVFS_F2;
    }

    if (freqs.new > g_limited_freq)
    {
        dprintk("CPU frequency has been limited to %d Mhz, request %d Mhz will be limited\n", g_limited_freq / 1000, freqs.new / 1000);
        freqs.new = g_limited_freq;
    }

    if (get_chip_ver() >= CHIP_6577_E1)
    {
        if (freqs.new > DVFS_F2 && num_online_cpus() == 1)
            freqs.new = DVFS_F2;

        if (cpufreq_gov_dbs_get_sum_load() < cpufreq_turbo_threshold)
        {
            cpufreq_turbo_count = 0;

            if (freqs.new > DVFS_F2)
                freqs.new = DVFS_F2;
        }
        else
        {
            if (cpufreq_turbo_count < cpufreq_turbo_max_count)
            {
                if (freqs.new > DVFS_F2)
                {
                    cpufreq_turbo_count++;
                    freqs.new = DVFS_F2;
                }
                else
                {
                    cpufreq_turbo_count = 0;
                }
            }
            else
            {
                cpufreq_turbo_count = 0;
            }
        }
    }

    if (freqs.new < g_limited_min_freq)
    {
        dprintk("cannot switch CPU frequency to %d Mhz due to voltage limitation\n", g_limited_min_freq / 1000);
        freqs.new = g_limited_min_freq;
    }
    #endif

    /************************************************
    * target frequency == existing frequency, skip it
    *************************************************/
    if (freqs.old == freqs.new)
    {
        dprintk("CPU frequency from %d MHz to %d MHz (skipped) due to same frequency\n", freqs.old / 1000, freqs.new / 1000);
        return 0;
    }

    for_each_online_cpu(cpu)
    {
        freqs.cpu = cpu;
        cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);
    }

    spin_lock_irqsave(&mtk_cpufreq_lock, flags);

    /*********************************************
    * update current frequency due to last change
    **********************************************/
    freqs.old = g_cur_freq;

    /******************************
    * set to the target freeuency
    *******************************/
    mtk_cpufreq_set(freqs.old, freqs.new);

    spin_unlock_irqrestore(&mtk_cpufreq_lock, flags);

    for_each_online_cpu(cpu)
    {
        freqs.cpu = cpu;
        cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);
    }

    return 0;
}

/*********************************************************
* set up frequency table and register to cpufreq subsystem
**********************************************************/
static int mtk_cpufreq_init(struct cpufreq_policy *policy)
{
    int ret = -EINVAL;

    if (policy->cpu >= num_possible_cpus())
        return -EINVAL;

    policy->shared_type = CPUFREQ_SHARED_TYPE_ANY;
    cpumask_setall(policy->cpus);

    /*******************************************************
    * 1 us, assumed, will be overwrited by min_sampling_rate
    ********************************************************/
    policy->cpuinfo.transition_latency = 1000;

    /*********************************************
    * set default policy and cpuinfo, unit : Khz
    **********************************************/
    if (get_chip_ver() >= CHIP_6577_E1)
    {
        if ((DRV_Reg32(HW_RESV) & (0x1 << 23)) && ((DRV_Reg32(HW_RESV) & (0x1 << 20)) == 0))
        {
            policy->cpuinfo.min_freq = DVFS_F7_MT6577_E1_1_2;
            policy->cpuinfo.max_freq = DVFS_F1_MT6577_E1_1_2;

            policy->cur = DVFS_F1_MT6577_E1_1_2;
            policy->max = DVFS_F1_MT6577_E1_1_2;
            policy->min = DVFS_F7_MT6577_E1_1_2;
            ret = setup_freqs_table(policy, ARRAY_AND_SIZE(mt6577_freqs_e1_1_2));
        }
        else
        {
            if (DRV_Reg32(HW_RESV) & (0x1 << 12))
            {
                if ((DRV_Reg32(HW_RESV) & (0x1 << 17)) && ((DRV_Reg32(HW_RESV) & (0x1 << 16)) == 0))
                {
                    policy->cpuinfo.min_freq = DVFS_F7_MT6577_E1_1_2;
                    policy->cpuinfo.max_freq = DVFS_F1_MT6577_E1_1_2;

                    policy->cur = DVFS_F1_MT6577_E1_1_2;
                    policy->max = DVFS_F1_MT6577_E1_1_2;
                    policy->min = DVFS_F7_MT6577_E1_1_2;
                    ret = setup_freqs_table(policy, ARRAY_AND_SIZE(mt6577_freqs_e1_1_2));
                }
                else
                {
                    policy->cpuinfo.min_freq = DVFS_F6_MT6577_E1_1_0;
                    policy->cpuinfo.max_freq = DVFS_F1_MT6577_E1_1_0;

                    policy->cur = DVFS_F1_MT6577_E1_1_0;
                    policy->max = DVFS_F1_MT6577_E1_1_0;
                    policy->min = DVFS_F6_MT6577_E1_1_0;
                    ret = setup_freqs_table(policy, ARRAY_AND_SIZE(mt6577_freqs_e1_1_0));
                }
            }
            else
            {
                policy->cpuinfo.min_freq = DVFS_F6_MT6577_E1_1_0;
                policy->cpuinfo.max_freq = DVFS_F1_MT6577_E1_1_0;

                policy->cur = DVFS_F1_MT6577_E1_1_0;
                policy->max = DVFS_F1_MT6577_E1_1_0;
                policy->min = DVFS_F6_MT6577_E1_1_0;
                ret = setup_freqs_table(policy, ARRAY_AND_SIZE(mt6577_freqs_e1_1_0));
            }
        }
    }
    else if (get_chip_ver() >= CHIP_6575_E2)
    {
        policy->cpuinfo.min_freq = DVFS_F4_MT6575_E2;
        policy->cpuinfo.max_freq = DVFS_F1_MT6575_E2;

        policy->cur = DVFS_F1_MT6575_E2;
        policy->max = DVFS_F1_MT6575_E2;
        policy->min = DVFS_F4_MT6575_E2;
        ret = setup_freqs_table(policy, ARRAY_AND_SIZE(mt6575_freqs_e2));
    }
    else
    {
        policy->cpuinfo.min_freq = DVFS_F2_MT6575_E1;
        policy->cpuinfo.max_freq = DVFS_F1_MT6575_E1;

        policy->cur = DVFS_F1_MT6575_E1;
        policy->max = DVFS_F1_MT6575_E1;
        policy->min = DVFS_F2_MT6575_E1;
        ret = setup_freqs_table(policy, ARRAY_AND_SIZE(mt6575_freqs_e1));
    }

    if (ret) {
        xlog_printk(ANDROID_LOG_ERROR, "Power/DVFS", "failed to setup frequency table\n");
        return ret;
    }

    return 0;
}

static struct cpufreq_driver mtk_cpufreq_driver = {
    .verify = mtk_cpufreq_verify,
    .target = mtk_cpufreq_target,
    .init   = mtk_cpufreq_init,
    .get    = mtk_cpufreq_get,
    .name   = "mtk-cpufreq",
};

/*********************************
* early suspend callback function
**********************************/
void mtk_cpufreq_early_suspend(struct early_suspend *h)
{
    struct cpufreq_policy *policy;

    #ifndef MTK_DVFS_RANDOM_TEST

    policy = cpufreq_cpu_get(0);

    if (!policy)
        goto no_policy;

    g_is_sreen_off = true;
    
    if (get_chip_ver() >= CHIP_6575_E2 && get_chip_ver() < CHIP_6577_E1)
        g_limited_min_freq = DVFS_F7;

    cpufreq_state_set(0);
    cpufreq_driver_target(policy, DVFS_F2, CPUFREQ_RELATION_L);

    mt6329_read_byte(0x47, &g_dvs_volt);

    upmu_buck_vosel_dvs_00(BUCK_VPROC, 0x08);
    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "enter early suspend - change dvs_00 to sleep voltage for power saving\n");

    cpufreq_cpu_put(policy);

    #endif

no_policy:
    return;
}

/*******************************
* late resume callback function
********************************/
void mtk_cpufreq_late_resume(struct early_suspend *h)
{
    #ifndef MTK_DVFS_RANDOM_TEST

    upmu_buck_vosel_dvs_00(BUCK_VPROC, g_dvs_volt);
    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "enter late resume - restore dvs_00 to working voltage (%u) for DVFS\n", g_dvs_volt);

    g_is_sreen_off = false;

    if (get_chip_ver() >= CHIP_6575_E2 && get_chip_ver() < CHIP_6577_E1)
        g_limited_min_freq = DVFS_F8;

    cpufreq_state_set(1);

    #endif

    return;
}

/************************************************
* frequency adjust interface for thermal protect
*************************************************/
/************************************************************
* parameter: target frequency (0 means no frequency limited)
*************************************************************/
void cpufreq_thermal_protect(unsigned int limited_opp)
{
    struct cpufreq_policy *policy;

    policy = cpufreq_cpu_get(0);

    if (!policy)
        goto no_policy;

    if (limited_opp == DVFS_OPP0)
    {
        if ((DRV_Reg32(HW_RESV) & (0x1 << 23)) && ((DRV_Reg32(HW_RESV) & (0x1 << 20)) == 0))
        {
            g_limited_freq = DVFS_F1;
        }
        else
        {
            if (DRV_Reg32(HW_RESV) & (0x1 << 12))
            {
                if ((DRV_Reg32(HW_RESV) & (0x1 << 17)) && ((DRV_Reg32(HW_RESV) & (0x1 << 16)) == 0))
                    g_limited_freq = DVFS_F1;
                else
                    g_limited_freq = DVFS_F2;
            }
            else
            {
                g_limited_freq = DVFS_F2;
            }
        }
    }
    else if (limited_opp == DVFS_OPP1)
    {
        g_limited_freq = DVFS_F2;
    }
    else if (limited_opp == DVFS_OPP2)
    {
        g_limited_freq = DVFS_F3;
    }
    else if (limited_opp == DVFS_OPP3)
    {
        g_limited_freq = DVFS_F4;
    }
    else if (limited_opp == DVFS_OPP4)
    {
        g_limited_freq = DVFS_F5;
    }
    else if (limited_opp == DVFS_OPP5)
    {
        g_limited_freq = DVFS_F6;
    }
    else if (limited_opp == DVFS_OPP6)
    {
        g_limited_freq = DVFS_F7;
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "limited operation point not support, limited_opp = %d\n", limited_opp);
        goto no_opp;
    }

    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "lower frequency upper bound due to hot temperature protect, g_limited_freq = %d\n", g_limited_freq);

    cpufreq_driver_target(policy, g_limited_freq, CPUFREQ_RELATION_L);

no_opp:
    cpufreq_cpu_put(policy);

no_policy:
    return;
}
EXPORT_SYMBOL(cpufreq_thermal_protect);

/*****************************
* set DVFS status (on/off)
******************************/
int cpufreq_state_set(int enabled)
{
    /***********************************
    * use to start/stop DVFS by request
    ************************************/

    if (enabled)
    {
        if (!mtk_cpufreq_pause)
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "cpufreq has already enabled\n");
            return 0;
        }

        /*************
        * enable DVFS
        **************/
        g_dvfs_disable_count--;
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "enable DVFS: g_dvfs_disable_count = %d\n", g_dvfs_disable_count);

        /***********************************************
        * enable DVFS if no any module still disable it
        ************************************************/
        if (g_dvfs_disable_count <= 0)
        {
            mtk_cpufreq_pause = false;
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "someone still disable cpufreq, cannot enable it\n");
        }
    }
    else
    {
        /**************
        * disable DVFS
        ***************/
        g_dvfs_disable_count++;
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "disable DVFS: g_dvfs_disable_count = %d\n", g_dvfs_disable_count);
        
        if (mtk_cpufreq_pause)
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "cpufreq has already disabled\n");
            return 0;
        }

        mtk_cpufreq_pause = true;
    }

    return 0;
}
EXPORT_SYMBOL(cpufreq_state_set);

/***************************
* show current DVFS stauts
****************************/
static ssize_t cpufreq_state_show(struct kobject *kobj, struct kobj_attribute *attr, char *buf)
{
    int len = 0;
    char *p = buf;

    if (!mtk_cpufreq_pause)
        p += sprintf(p, "current governor is ondemand governor - enable DVFS\n");
    else
        p += sprintf(p, "current governor is userdefine governor - disable DVFS\n");

    len = p - buf;
    return len;
}

/************************************
* set DVFS stauts by sysfs interface
*************************************/
static ssize_t cpufreq_state_store(struct kobject *kobj, struct kobj_attribute *attr,const char *buf, size_t n)
{
    char cpufreq_mode[20];

    if (sscanf(buf, "%s", cpufreq_mode) == 1)
    {
        if (!strncmp(cpufreq_mode, "enable", 6))
        {
            cpufreq_state_set(1);
        }
        else if (!strncmp(cpufreq_mode, "disable", 7))
        {
            cpufreq_state_set(0);
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! argument should be \"enable\" or \"disable\"\n");
        }
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! argument should be \"enable\" or \"disable\"\n");
    }

    return n;
}
cpufreq_attr(cpufreq_state);

/****************************
* show current limited freq
*****************************/
static ssize_t cpufreq_limited_freq_show(struct kobject *kobj, struct kobj_attribute *attr, char *buf)
{
    int len = 0;
    char *p = buf;

    p += sprintf(p, "g_limited_freq = %d\n", g_limited_freq);

    len = p - buf;
    return len;
}

/**********************************
* limited freq for thermal protect
***********************************/
static ssize_t cpufreq_limited_freq_store(struct kobject *kobj, struct kobj_attribute *attr,const char *buf, size_t n)
{
    int opp = 0;

    if (sscanf(buf, "%d", &opp) == 1)
    {
        cpufreq_thermal_protect(opp);
        return n;
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! please provide the maximum limited frequency\n");
    }

    return -EINVAL;
}
cpufreq_attr(cpufreq_limited_freq);

/***************************
* show current debug status
****************************/
static ssize_t cpufreq_debug_show(struct kobject *kobj, struct kobj_attribute *attr, char *buf)
{
    int len = 0;
    char *p = buf;

    if (mtk_cpufreq_debug)
        p += sprintf(p, "cpufreq debug enabled\n");
    else
        p += sprintf(p, "cpufreq debug disabled\n");

    len = p - buf;
    return len;
}

/***********************
* enable debug message
************************/
static ssize_t cpufreq_debug_store(struct kobject *kobj, struct kobj_attribute *attr,const char *buf, size_t n)
{
    int debug = 0;

    if (sscanf(buf, "%d", &debug) == 1)
    {
        if (debug == 0) 
        {
            mtk_cpufreq_debug = 0;
            return n;
        }
        else if (debug == 1)
        {
            mtk_cpufreq_debug = 1;
            return n;
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! argument should be 0 or 1 [0: disable, 1: enable]\n");
        }
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! argument should be 0 or 1 [0: disable, 1: enable]\n");
    }

    return -EINVAL;
}
cpufreq_attr(cpufreq_debug);

/*******************************************
* cpufrqe platform driver callback function
********************************************/
static int cpufreq_pdrv_probe(struct platform_device *pdev)
{
    kal_uint32 ret;

    #ifdef CONFIG_HAS_EARLYSUSPEND
    mtk_cpufreq_early_suspend_handler.suspend = mtk_cpufreq_early_suspend;
    mtk_cpufreq_early_suspend_handler.resume = mtk_cpufreq_late_resume;
    register_early_suspend(&mtk_cpufreq_early_suspend_handler);
    #endif

    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mediatek cpufreq initialized\n");

    /************************************************
    * voltage scaling need to wait PMIC driver ready
    *************************************************/
    mtk_cpufreq_ready = true;

    ret = sysfs_create_file(power_kobj, &cpufreq_state_attr.attr);
    ret = sysfs_create_file(power_kobj, &cpufreq_limited_freq_attr.attr);
    ret = sysfs_create_file(power_kobj, &cpufreq_debug_attr.attr);

    if (get_chip_ver() >= CHIP_6577_E1)
    {
        if ((DRV_Reg32(HW_RESV) & (0x1 << 23)) && ((DRV_Reg32(HW_RESV) & (0x1 << 20)) == 0))
        {
            g_cur_freq = DVFS_F1_MT6577_E1_1_2;
            g_limited_freq = DVFS_F1_MT6577_E1_1_2;
            g_limited_min_freq = DVFS_F7_MT6577_E1_1_2;
        }
        else
        {
            if (DRV_Reg32(HW_RESV) & (0x1 << 12))
            {
                if ((DRV_Reg32(HW_RESV) & (0x1 << 17)) && ((DRV_Reg32(HW_RESV) & (0x1 << 16)) == 0))
                {
                    g_cur_freq = DVFS_F1_MT6577_E1_1_2;
                    g_limited_freq = DVFS_F1_MT6577_E1_1_2;
                    g_limited_min_freq = DVFS_F7_MT6577_E1_1_2;
                }
                else
                {
                    g_cur_freq = DVFS_F1_MT6577_E1_1_0;
                    g_limited_freq = DVFS_F1_MT6577_E1_1_0;
                    g_limited_min_freq = DVFS_F6_MT6577_E1_1_0;
                }
            }
            else
            {
                g_cur_freq = DVFS_F1_MT6577_E1_1_0;
                g_limited_freq = DVFS_F1_MT6577_E1_1_0;
                g_limited_min_freq = DVFS_F6_MT6577_E1_1_0;
            }
        }
    }
    else if (get_chip_ver() >= CHIP_6575_E2)
    {
        g_cur_freq = DVFS_F1_MT6575_E2;
        g_limited_freq = DVFS_F1_MT6575_E2;
        g_limited_min_freq = DVFS_F4_MT6575_E2;
    }
    else
    {
        g_cur_freq = DVFS_F1_MT6575_E1;
        g_limited_freq = DVFS_F1_MT6575_E1;
        g_limited_min_freq = DVFS_F2_MT6575_E1;
    }

    return cpufreq_register_driver(&mtk_cpufreq_driver);
}

/***************************************
* this function should never be called
****************************************/
static int cpufreq_pdrv_remove(struct platform_device *pdev)
{
    return 0;
}

static struct platform_driver mtk_cpufreq_pdrv = {
    .probe      = cpufreq_pdrv_probe,
    .remove     = cpufreq_pdrv_remove,
    .suspend    = NULL,
    .resume     = NULL,
    .driver     = {
        .name   = "mtk-cpufreq",
        .owner  = THIS_MODULE,
    },
};

/*******************************************
 * Add for CPU CLKSQ <-> ARMPLL stress begin
 *******************************************/
enum hrtimer_restart cpu_ss_timer_func(struct hrtimer *timer)
{
    cpu_ss_dprintk("[%s]: enter timer function\n", __FUNCTION__);

    cpu_ss_timer_flag = 1; wake_up_interruptible(&cpu_ss_timer_waiter);

    return HRTIMER_NORESTART;
}

int cpu_ss_thread_handler(void *unused)
{
    kal_uint32 flag = 0;

    do
    {
        ktime_t ktime = ktime_set(cpu_ss_period_s, cpu_ss_period_ns);

        wait_event_interruptible(cpu_ss_timer_waiter, cpu_ss_timer_flag != 0);
        cpu_ss_timer_flag = 0;

        if (!flag)
        {
            if (get_chip_ver() < CHIP_6577_E1)
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x01ff));
            DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x0ff3));
            flag = 1;
        }
        else
        {
            DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));
            if (get_chip_ver() < CHIP_6577_E1)
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0200));
            flag = 0;
        }

        cpu_ss_dprintk("[%s]: CLKMUX = 0x%x\n", __FUNCTION__, DRV_Reg32(TOP_CKMUXSEL));

        hrtimer_start(&cpu_ss_timer, ktime, HRTIMER_MODE_REL);

    } while (!kthread_should_stop());

    return 0;
}

static int cpu_ss_mode_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int len = 0;
    char *p = buf;

    if ((DRV_Reg32(TOP_CKMUXSEL) & 0x000C) == 0)
        p += sprintf(p, "CA9 runs at CLKSQ\n");
    else
        p += sprintf(p, "CA9 runs at ARMPLL\n");

    *start = buf + off;

    len = p - buf;
    if (len > off)
        len -= off;
    else
        len = 0;

    return len < count ? len  : count;
}

static ssize_t cpu_ss_mode_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int len = 0, mode = 0;
    char desc[32];

    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len))
    {
        return 0;
    }
    desc[len] = '\0';

    printk("\n=============== CPU Speed Switch Mode ================\n");
    if (sscanf(desc, "%d", &mode) == 1)
    {
        if (mode)
        {
            printk("  config cpu speed switch mode = ARMPLL\n");
            DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));
            if (get_chip_ver() < CHIP_6577_E1)
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0200));
        }
        else
        {
            printk("  config cpu speed switch mode = CLKSQ\n");
            if (get_chip_ver() < CHIP_6577_E1)
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x01ff));
            DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) & 0x0ff3));
        }

        printk("==========================================\n");
        return count;
    }
    else
    {
        printk("  bad argument!!\n");
        printk(  "==========================================\n");
    }

    return -EINVAL;
}

static int cpu_ss_period_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int len = 0;
    char *p = buf;

    p += sprintf(p, "%d (s) %d (ns)\n", cpu_ss_period_s, cpu_ss_period_ns);

    *start = buf + off;

    len = p - buf;
    if (len > off)
        len -= off;
    else
        len = 0;

    return len < count ? len  : count;
}

static ssize_t cpu_ss_period_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int len = 0, s = 0, ns = 0;
    char desc[32];

    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len))
    {
        return 0;
    }
    desc[len] = '\0';

    printk("\n=============== CPU Speed Switch Period Mode ================\n");
    if (sscanf(desc, "%d %d", &s, &ns) == 2)
    {
        printk("  config cpu speed switch period = %d (s), %d (ns)\n", s, ns);
        cpu_ss_period_s = s;
        cpu_ss_period_ns = ns;
        printk("==========================================\n");
        return count;
    }
    else
    {
        printk("  bad argument!!\n");
        printk(  "==========================================\n");
    }

    return -EINVAL;
}

static int cpu_ss_period_mode_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int len = 0;
    char *p = buf;

    if (cpu_ss_period_mode)
        p += sprintf(p, "enable");
    else
        p += sprintf(p, "disable");

    *start = buf + off;

    len = p - buf;
    if (len > off)
        len -= off;
    else
        len = 0;

    return len < count ? len  : count;
}

static ssize_t cpu_ss_period_mode_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int len = 0;
    char mode[20], desc[32];
    ktime_t ktime = ktime_set(cpu_ss_period_s, cpu_ss_period_ns);

    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len)) 
    {
        return 0;
    }
    desc[len] = '\0';

    printk("\n=============== CPU Speed Switch Period Mode ================\n");
    if (sscanf(desc, "%s", mode) == 1)
    {
        if (!strcmp(mode, "enable"))
        {
            printk("  enable cpu speed switch period mode\n");
            cpu_ss_period_mode = true;

            cpu_ss_thread = kthread_run(cpu_ss_thread_handler, 0, "cpu speed switch");
            if (IS_ERR(cpu_ss_thread))
            {
                printk("[%s]: failed to create cpu speed switch thread\n", __FUNCTION__);
            }

            hrtimer_start(&cpu_ss_timer, ktime, HRTIMER_MODE_REL);
            printk("==========================================\n");
            return count;
        }
        else if (!strcmp(mode, "disable"))
        {
            printk("  disable cpu speed switch period mode\n");
            cpu_ss_period_mode = false;

            kthread_stop(cpu_ss_thread);

            DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0008));
            if (get_chip_ver() < CHIP_6577_E1)
                DRV_WriteReg32(TOP_CKMUXSEL, (DRV_Reg32(TOP_CKMUXSEL) | 0x0200));

            cpu_ss_dprintk("[%s]: CLKMUX = 0x%x\n", __FUNCTION__, DRV_Reg32(TOP_CKMUXSEL));

            hrtimer_cancel(&cpu_ss_timer);
            printk("==========================================\n");
            return count;
        }
        else
        {
            printk("  bad argument!! argument should be \"enable\" or \"disable\"\n");
            printk(  "==========================================\n");
        }
    }
    else
    {
        printk("  bad argument!!\n");
        printk(  "==========================================\n");
    }

    return -EINVAL;
}

static int cpu_ss_debug_mode_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int len = 0;
    char *p = buf;

    if (cpu_ss_debug_mode)
        p += sprintf(p, "enable");
    else
        p += sprintf(p, "disable");

    *start = buf + off;

    len = p - buf;
    if (len > off)
        len -= off;
    else
        len = 0;

    return len < count ? len  : count;
}

static ssize_t cpu_ss_debug_mode_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int len = 0;
    char mode[20], desc[32];

    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len)) 
    {
        return 0;
    }
    desc[len] = '\0';

    printk("\n=============== CPU Speed Switch Debug Mode ================\n");
    if (sscanf(desc, "%s", mode) == 1)
    {
        if (!strcmp(mode, "enable"))
        {
            printk("  enable cpu speed switch debug mode\n");
            cpu_ss_debug_mode = true;
            printk("==========================================\n");
            return count;
        }
        else if (!strcmp(mode, "disable"))
        {
            printk("  disable cpu speed switch debug mode\n");
            cpu_ss_debug_mode = false;
            printk("==========================================\n");
            return count;
        }
        else
        {
            printk("  bad argument!! argument should be \"enable\" or \"disable\"\n");
            printk(  "==========================================\n");
        }
    }
    else
    {
        printk("  bad argument!!\n");
        printk(  "==========================================\n");
    }

    return -EINVAL;
}
/*******************************************
 * Add for CPU CLKSQ <-> ARMPLL stress end
 *******************************************/

/***********************************************************
* cpufreq initialization to register cpufreq platform driver
************************************************************/
static int __init cpufreq_init(void)
{
    int ret = 0;

    /*******************************************
     * Add for CPU CLKSQ <-> ARMPLL stress begin 
     *******************************************/
    struct proc_dir_entry *entry = NULL;
    struct proc_dir_entry *cpu_ss_dir = NULL;

    hrtimer_init(&cpu_ss_timer, CLOCK_MONOTONIC, HRTIMER_MODE_REL);
    cpu_ss_timer.function = cpu_ss_timer_func;

    cpu_ss_dir = proc_mkdir("cpu_ss", NULL);
    if (!cpu_ss_dir)
    {
        pr_err("[%s]: mkdir /proc/cpu_ss failed\n", __FUNCTION__);
    }
    else
    {
        entry = create_proc_entry("cpu_ss_debug_mode", S_IRUGO | S_IWUSR | S_IWGRP, cpu_ss_dir);
        if (entry)
        {
            entry->read_proc = cpu_ss_debug_mode_read;
            entry->write_proc = cpu_ss_debug_mode_write;
        }

        entry = create_proc_entry("cpu_ss_period_mode", S_IRUGO | S_IWUSR | S_IWGRP, cpu_ss_dir);
        if (entry)
        {
            entry->read_proc = cpu_ss_period_mode_read;
            entry->write_proc = cpu_ss_period_mode_write;
        }

        entry = create_proc_entry("cpu_ss_period", S_IRUGO | S_IWUSR | S_IWGRP, cpu_ss_dir);
        if (entry)
        {
            entry->read_proc = cpu_ss_period_read;
            entry->write_proc = cpu_ss_period_write;
        }

        entry = create_proc_entry("cpu_ss_mode", S_IRUGO | S_IWUSR | S_IWGRP, cpu_ss_dir);
        if (entry)
        {
            entry->read_proc = cpu_ss_mode_read;
            entry->write_proc = cpu_ss_mode_write;
        }
    }
    /*******************************************
     * Add for CPU CLKSQ <-> ARMPLL stress end 
     *******************************************/

    ret = platform_driver_register(&mtk_cpufreq_pdrv);
    if (ret)
    {
        xlog_printk(ANDROID_LOG_ERROR, "Power/DVFS", "failed to register cpufreq driver\n");
        return ret;
    }
    else
    {
        xlog_printk(ANDROID_LOG_ERROR, "Power/DVFS", "cpufreq driver registration done\n");
        return 0;
    }
}
module_init(cpufreq_init);

static void __exit cpufreq_exit(void)
{
    cpufreq_unregister_driver(&mtk_cpufreq_driver);
}
module_exit(cpufreq_exit);

module_param(cpufreq_turbo_threshold, int, 0644);
module_param(cpufreq_turbo_max_count, int, 0644);

MODULE_DESCRIPTION("MediaTek CPU Frequency Scaling driver");
MODULE_LICENSE("GPL");