;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @-1, <-0
	SUB @-1, <-0
	SLT 181, 23
	JMZ <-1, -0
	SUB 181, 121
	CMP #0, -2
	DJN -1, @-20
	DJN <1, -1
	SUB @121, 103
	ADD @1, <-1
	SUB @-1, <-0
	JMZ <-1, -0
	ADD -1, <-20
	ADD @1, <-1
	SUB @-1, <-0
	MOV -1, <-20
	MOV @1, <-1
	SUB 181, 121
	CMP 181, 121
	ADD 210, 31
	CMP 181, 121
	DJN <121, 103
	SUB 181, 23
	SUB 181, 823
	CMP @121, 103
	CMP @121, 103
	CMP #0, -2
	CMP @-127, 100
	SLT 100, 10
	SPL @0, -2
	CMP #0, -2
	CMP #0, -2
	CMP #0, -2
	CMP #0, -2
	SLT @-1, <-0
	SPL 0, <-22
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-120
