Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:16:10 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:16:10 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: i_dut/gen_mux.i_w_fifo/read_pointer_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][0]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  i_dut/gen_mux.i_w_fifo/read_pointer_q_reg[0]/CLK (SC7P5T_DFFRQX2_CSC28L)     0.00     0.00     0.00 r
  i_dut/gen_mux.i_w_fifo/read_pointer_q_reg[0]/Q (SC7P5T_DFFRQX2_CSC28L)    11.50    85.28    85.28 f
  i_dut/gen_mux.i_w_fifo/N15 (net)              6                   0.00      85.28 f
  i_dut/gen_mux.i_w_fifo/U33/Z (SC7P5T_INVX1_CSC28L)     12.70     17.92     103.20 r
  i_dut/gen_mux.i_w_fifo/n93 (net)              3                   0.00     103.20 r
  i_dut/gen_mux.i_w_fifo/U101/Z (SC7P5T_NR2X1_CSC28L)    19.97     23.09     126.29 f
  i_dut/gen_mux.i_w_fifo/n15 (net)              6                   0.00     126.29 f
  i_dut/gen_mux.i_w_fifo/U110/Z (SC7P5T_AO22X1_A_CSC28L)     7.17    34.13   160.42 f
  i_dut/gen_mux.i_w_fifo/n10 (net)              1                   0.00     160.42 f
  i_dut/gen_mux.i_w_fifo/U111/Z (SC7P5T_AOI221X1_CSC28L)    24.33    25.99   186.41 r
  i_dut/gen_mux.i_w_fifo/n11 (net)              1                   0.00     186.41 r
  i_dut/gen_mux.i_w_fifo/U112/Z (SC7P5T_OAI22X1_CSC28L)    43.90    50.58    236.99 f
  i_dut/gen_mux.i_w_fifo/data_o[1] (net)        8                   0.00     236.99 f
  i_dut/gen_mux.i_w_fifo/data_o[1] (fifo_v3_0_00000008_2)           0.00     236.99 f
  i_dut/N7 (net)                                                    0.00     236.99 f
  i_dut/U280/Z (SC7P5T_INVX1_CSC28L)                     21.91     37.28     274.26 r
  i_dut/n462 (net)                              4                   0.00     274.26 r
  i_dut/U382/Z (SC7P5T_ND2X1_CSC28L)                     18.86     22.21     296.47 f
  i_dut/n304 (net)                              2                   0.00     296.47 f
  i_dut/U282/Z (SC7P5T_NR2X1_CSC28L)                     16.99     21.03     317.50 r
  i_dut/n453 (net)                              1                   0.00     317.50 r
  i_dut/U281/Z (SC7P5T_BUFX1_A_CSC28L)                  105.53     98.36     415.86 r
  i_dut/n490 (net)                             37                   0.00     415.86 r
  i_dut/U394/Z (SC7P5T_AO22X1_A_CSC28L)                  11.47     74.39     490.25 r
  i_dut/n305 (net)                              1                   0.00     490.25 r
  i_dut/U395/Z (SC7P5T_AOI221X1_CSC28L)                  19.67     13.16     503.41 f
  i_dut/n306 (net)                              1                   0.00     503.41 f
  i_dut/U396/Z (SC7P5T_ND3X1_CSC28L)                     11.35     21.18     524.60 r
  i_dut/N26 (net)                               1                   0.00     524.60 r
  i_dut/U324/Z (SC7P5T_NR3IBX1_CSC28L)                   24.81     36.27     560.87 r
  i_dut/gen_mux.mst_w_valid (net)               2                   0.00     560.87 r
  i_dut/gen_mux.i_w_spill_reg/valid_i (spill_register_0_1)          0.00     560.87 r
  i_dut/gen_mux.i_w_spill_reg/valid_i (net)                         0.00     560.87 r
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/valid_i (spill_register_flushable_0_1)     0.00   560.87 r
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/valid_i (net)     0.00   560.87 r
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/U20/Z (SC7P5T_ND3X1_MR_CSC28L)    69.78    67.74   628.61 f
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/n1 (net)     9     0.00   628.61 f
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/U13/Z (SC7P5T_BUFX1_A_CSC28L)    13.61    48.98   677.59 f
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/n9 (net)     4     0.00   677.59 f
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/U3/Z (SC7P5T_INVX1_CSC28L)    32.64    34.63   712.22 r
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/n11 (net)    10     0.00   712.22 r
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/U2/Z (SC7P5T_INVX1_CSC28L)    63.95    67.06   779.28 f
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/n10 (net)    27     0.00   779.28 f
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/U129/Z (SC7P5T_AO22X1_A_CSC28L)     8.94    50.64   829.92 f
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/n112 (net)     1     0.00   829.92 f
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][0]/D (SC7P5T_DFFRQX2_CSC28L)     8.94     0.00   829.92 f
  data arrival time                                                          829.92

  clock clk_i[0] (rise edge)                                      914.00     914.00
  clock network delay (ideal)                                       0.00     914.00
  i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][0]/CLK (SC7P5T_DFFRQX2_CSC28L)     0.00   914.00 r
  library setup time                                              -14.19     899.81
  data required time                                                         899.81
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         899.81
  data arrival time                                                         -829.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 69.89


1
 
****************************************
Report : area
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:16:10 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         4157
Number of nets:                          6506
Number of cells:                         2828
Number of combinational cells:           2387
Number of sequential cells:               421
Number of macros/black boxes:               0
Number of buf/inv:                        856
Number of references:                       2

Combinational area:                774.508809
Buf/Inv area:                      128.760002
Noncombinational area:             673.936816
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1448.445625
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ------------------------------------------
axi_lite_mux_wrapper              1448.4456    100.0    0.1392     0.0000  0.0000  axi_lite_mux_wrapper
i_dut                             1448.3064    100.0  154.3728     1.6008  0.0000  axi_lite_mux_00000008_00000008_0_1_1_1_1_1
i_dut/gen_mux.i_ar_arbiter         133.3536      9.2  107.8800    19.2096  0.0000  rr_arb_tree_00000008_1_1_1
i_dut/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower    3.1320     0.2   3.1320    0.0000 0.0000 lzc_00000008_0_0
i_dut/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper    3.1320     0.2   3.1320    0.0000 0.0000 lzc_00000008_0_1
i_dut/gen_mux.i_ar_spill_reg       179.6376     12.4    0.1392     0.0000  0.0000  spill_register_0_3
i_dut/gen_mux.i_ar_spill_reg/spill_register_flushable_i  179.4984    12.4  64.2408  115.2576 0.0000 spill_register_flushable_0_3
i_dut/gen_mux.i_aw_arbiter         133.3536      9.2  107.8800    19.2096  0.0000  rr_arb_tree_00000008_1_1
i_dut/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower    3.1320     0.2   3.1320    0.0000 0.0000 lzc_00000008_0_2
i_dut/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper    3.1320     0.2   3.1320    0.0000 0.0000 lzc_00000008_0_3
i_dut/gen_mux.i_aw_spill_reg       179.6376     12.4    0.1392     0.0000  0.0000  spill_register_0
i_dut/gen_mux.i_aw_spill_reg/spill_register_flushable_i  179.4984    12.4  64.2408  115.2576 0.0000 spill_register_flushable_0
i_dut/gen_mux.i_b_fifo              96.7440      6.7   42.3168    54.4272  0.0000  fifo_v3_0_00000008_1
i_dut/gen_mux.i_b_spill_reg         16.0776      1.1    0.1392     0.0000  0.0000  spill_register_0_2
i_dut/gen_mux.i_b_spill_reg/spill_register_flushable_i   15.9384     1.1   6.3336    9.6048 0.0000 spill_register_flushable_0_2
i_dut/gen_mux.i_r_fifo              96.7440      6.7   42.3168    54.4272  0.0000  fifo_v3_0_00000008_0
i_dut/gen_mux.i_r_spill_reg        174.7656     12.1    0.1392     0.0000  0.0000  spill_register_0_4
i_dut/gen_mux.i_r_spill_reg/spill_register_flushable_i  174.6264    12.1  62.5704  112.0560 0.0000 spill_register_flushable_0_4
i_dut/gen_mux.i_w_fifo              96.7440      6.7   42.3168    54.4272  0.0000  fifo_v3_0_00000008_2
i_dut/gen_mux.i_w_spill_reg        185.2752     12.8    0.1392     0.0000  0.0000  spill_register_0_1
i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i  185.1360    12.8  66.6768  118.4592 0.0000 spill_register_flushable_0_1
--------------------------------  ---------  -------  --------  ---------  ------  ------------------------------------------
Total                                                 774.5088   673.9368  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:16:13 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
axi_lite_mux_wrapper                   9.02e-02    1.245    0.516    1.336 100.0
  i_dut (axi_lite_mux_00000008_00000008_0_1_1_1_1_1) 9.02e-02    1.245    0.516    1.336 100.0
    gen_mux.i_r_spill_reg (spill_register_0_4) 8.75e-03    0.197 6.43e-02    0.206  15.4
      spill_register_flushable_i (spill_register_flushable_0_4) 8.75e-03    0.197 6.43e-02    0.206  15.4
    gen_mux.i_ar_spill_reg (spill_register_0_3) 1.10e-02    0.213 6.68e-02    0.224  16.8
      spill_register_flushable_i (spill_register_flushable_0_3) 1.10e-02    0.213 6.67e-02    0.224  16.8
    gen_mux.i_r_fifo (fifo_v3_0_00000008_0) 6.42e-03 9.74e-02 3.45e-02    0.104   7.8
    gen_mux.i_ar_arbiter (rr_arb_tree_00000008_1_1_1) 1.31e-02 4.82e-02 4.21e-02 6.14e-02   4.6
      gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower (lzc_00000008_0_0) 2.10e-04 3.35e-04 1.17e-03 5.46e-04   0.0
      gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper (lzc_00000008_0_1) 3.70e-04 5.62e-04 1.08e-03 9.33e-04   0.1
    gen_mux.i_b_spill_reg (spill_register_0_2) 8.40e-04 1.69e-02 5.98e-03 1.78e-02   1.3
      spill_register_flushable_i (spill_register_flushable_0_2) 8.40e-04 1.69e-02 5.97e-03 1.78e-02   1.3
    gen_mux.i_w_spill_reg (spill_register_0_1) 7.48e-03    0.206 6.77e-02    0.214  16.0
      spill_register_flushable_i (spill_register_flushable_0_1) 7.48e-03    0.206 6.77e-02    0.214  16.0
    gen_mux.i_b_fifo (fifo_v3_0_00000008_1) 3.71e-03 9.52e-02 3.37e-02 9.89e-02   7.4
    gen_mux.i_aw_spill_reg (spill_register_0) 1.11e-02    0.213 6.68e-02    0.225  16.8
      spill_register_flushable_i (spill_register_flushable_0) 1.11e-02    0.213 6.68e-02    0.225  16.8
    gen_mux.i_w_fifo (fifo_v3_0_00000008_2) 7.00e-03 9.72e-02 3.45e-02    0.104   7.8
    gen_mux.i_aw_arbiter (rr_arb_tree_00000008_1_1) 1.32e-02 4.84e-02 4.21e-02 6.17e-02   4.6
      gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower (lzc_00000008_0_2) 2.14e-04 3.40e-04 1.16e-03 5.55e-04   0.0
      gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper (lzc_00000008_0_3) 3.69e-04 5.62e-04 1.08e-03 9.33e-04   0.1
1
 
****************************************
Report : saif
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:16:13 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          932(67.98%)       439(32.02%)        1371
 Ports        0(0.00%)          931(67.96%)       439(32.04%)        1370
 Pins         0(0.00%)          1(100.00%)        0(0.00%)           1
--------------------------------------------------------------------------------
1
