###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           19   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           30   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1913   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61816   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938184   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           89   # Read request latency (cycles)
read_latency[40-59]            =          260   # Read request latency (cycles)
read_latency[60-79]            =          463   # Read request latency (cycles)
read_latency[80-99]            =          219   # Read request latency (cycles)
read_latency[100-119]          =          200   # Read request latency (cycles)
read_latency[120-139]          =          340   # Read request latency (cycles)
read_latency[140-159]          =           97   # Read request latency (cycles)
read_latency[160-179]          =           31   # Read request latency (cycles)
read_latency[180-199]          =           29   # Read request latency (cycles)
read_latency[200-]             =          294   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50328e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07986e+06   # Active standby energy rank.0
average_read_latency           =      123.033   # Average read request latency (cycles)
average_interarrival           =      31.9971   # Average request interarrival latency (cycles)
total_energy                   =  6.80118e+07   # Total energy (pJ)
average_power                  =      68.0118   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            7   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           30   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2025   # Number of ACT commands
num_pre_cmds                   =         2025   # Number of PRE commands
num_ondemand_pres              =         1912   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61834   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938166   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           89   # Read request latency (cycles)
read_latency[40-59]            =          259   # Read request latency (cycles)
read_latency[60-79]            =          457   # Read request latency (cycles)
read_latency[80-99]            =          219   # Read request latency (cycles)
read_latency[100-119]          =          197   # Read request latency (cycles)
read_latency[120-139]          =          342   # Read request latency (cycles)
read_latency[140-159]          =          101   # Read request latency (cycles)
read_latency[160-179]          =           32   # Read request latency (cycles)
read_latency[180-199]          =           32   # Read request latency (cycles)
read_latency[200-]             =          294   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =   1.6767e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   4.5032e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08104e+06   # Active standby energy rank.0
average_read_latency           =      122.915   # Average read request latency (cycles)
average_interarrival           =      31.9976   # Average request interarrival latency (cycles)
total_energy                   =  6.80113e+07   # Total energy (pJ)
average_power                  =      68.0113   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           19   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           30   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2025   # Number of ACT commands
num_pre_cmds                   =         2025   # Number of PRE commands
num_ondemand_pres              =         1909   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61795   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938205   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          257   # Read request latency (cycles)
read_latency[60-79]            =          453   # Read request latency (cycles)
read_latency[80-99]            =          215   # Read request latency (cycles)
read_latency[100-119]          =          199   # Read request latency (cycles)
read_latency[120-139]          =          344   # Read request latency (cycles)
read_latency[140-159]          =          107   # Read request latency (cycles)
read_latency[160-179]          =           36   # Read request latency (cycles)
read_latency[180-199]          =           33   # Read request latency (cycles)
read_latency[200-]             =          288   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =   1.6767e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50338e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07847e+06   # Active standby energy rank.0
average_read_latency           =      122.543   # Average read request latency (cycles)
average_interarrival           =       31.998   # Average request interarrival latency (cycles)
total_energy                   =  6.80106e+07   # Total energy (pJ)
average_power                  =      68.0106   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           13   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           30   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2023   # Number of ACT commands
num_pre_cmds                   =         2023   # Number of PRE commands
num_ondemand_pres              =         1907   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61782   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938218   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           27   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          255   # Read request latency (cycles)
read_latency[60-79]            =          450   # Read request latency (cycles)
read_latency[80-99]            =          215   # Read request latency (cycles)
read_latency[100-119]          =          198   # Read request latency (cycles)
read_latency[120-139]          =          344   # Read request latency (cycles)
read_latency[140-159]          =          113   # Read request latency (cycles)
read_latency[160-179]          =           35   # Read request latency (cycles)
read_latency[180-199]          =           30   # Read request latency (cycles)
read_latency[200-]             =          291   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67504e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50345e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07761e+06   # Active standby energy rank.0
average_read_latency           =      122.164   # Average read request latency (cycles)
average_interarrival           =      31.9985   # Average request interarrival latency (cycles)
total_energy                   =  6.80088e+07   # Total energy (pJ)
average_power                  =      68.0088   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 4
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           18   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           30   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2024   # Number of ACT commands
num_pre_cmds                   =         2024   # Number of PRE commands
num_ondemand_pres              =         1908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61782   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938218   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           27   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          255   # Read request latency (cycles)
read_latency[60-79]            =          449   # Read request latency (cycles)
read_latency[80-99]            =          214   # Read request latency (cycles)
read_latency[100-119]          =          197   # Read request latency (cycles)
read_latency[120-139]          =          339   # Read request latency (cycles)
read_latency[140-159]          =          114   # Read request latency (cycles)
read_latency[160-179]          =           37   # Read request latency (cycles)
read_latency[180-199]          =           33   # Read request latency (cycles)
read_latency[200-]             =          293   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67587e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50345e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07761e+06   # Active standby energy rank.0
average_read_latency           =      121.951   # Average read request latency (cycles)
average_interarrival           =       31.999   # Average request interarrival latency (cycles)
total_energy                   =  6.80096e+07   # Total energy (pJ)
average_power                  =      68.0096   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 5
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           12   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           30   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2022   # Number of ACT commands
num_pre_cmds                   =         2022   # Number of PRE commands
num_ondemand_pres              =         1908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61772   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938228   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           27   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          255   # Read request latency (cycles)
read_latency[60-79]            =          452   # Read request latency (cycles)
read_latency[80-99]            =          211   # Read request latency (cycles)
read_latency[100-119]          =          195   # Read request latency (cycles)
read_latency[120-139]          =          339   # Read request latency (cycles)
read_latency[140-159]          =          120   # Read request latency (cycles)
read_latency[160-179]          =           33   # Read request latency (cycles)
read_latency[180-199]          =           33   # Read request latency (cycles)
read_latency[200-]             =          293   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67422e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50349e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07695e+06   # Active standby energy rank.0
average_read_latency           =      121.456   # Average read request latency (cycles)
average_interarrival           =      31.9995   # Average request interarrival latency (cycles)
total_energy                   =  6.80077e+07   # Total energy (pJ)
average_power                  =      68.0077   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 6
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2049   # Number of read requests issued
hbm_dual_cmds                  =           10   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           30   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2022   # Number of ACT commands
num_pre_cmds                   =         2022   # Number of PRE commands
num_ondemand_pres              =         1906   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61754   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938246   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           58   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           27   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          256   # Read request latency (cycles)
read_latency[60-79]            =          451   # Read request latency (cycles)
read_latency[80-99]            =          213   # Read request latency (cycles)
read_latency[100-119]          =          194   # Read request latency (cycles)
read_latency[120-139]          =          337   # Read request latency (cycles)
read_latency[140-159]          =          119   # Read request latency (cycles)
read_latency[160-179]          =           33   # Read request latency (cycles)
read_latency[180-199]          =           34   # Read request latency (cycles)
read_latency[200-]             =          295   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67422e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50358e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07576e+06   # Active standby energy rank.0
average_read_latency           =      121.403   # Average read request latency (cycles)
average_interarrival           =      31.9849   # Average request interarrival latency (cycles)
total_energy                   =  6.80074e+07   # Total energy (pJ)
average_power                  =      68.0074   # Average power (mW)
average_bandwidth              =     0.131136   # Average bandwidth
###########################################
## Statistics of Channel 7
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           10   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           30   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2024   # Number of ACT commands
num_pre_cmds                   =         2024   # Number of PRE commands
num_ondemand_pres              =         1908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61729   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938271   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           58   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           27   # Read request latency (cycles)
read_latency[20-39]            =           91   # Read request latency (cycles)
read_latency[40-59]            =          257   # Read request latency (cycles)
read_latency[60-79]            =          452   # Read request latency (cycles)
read_latency[80-99]            =          212   # Read request latency (cycles)
read_latency[100-119]          =          196   # Read request latency (cycles)
read_latency[120-139]          =          338   # Read request latency (cycles)
read_latency[140-159]          =          115   # Read request latency (cycles)
read_latency[160-179]          =           27   # Read request latency (cycles)
read_latency[180-199]          =           30   # Read request latency (cycles)
read_latency[200-]             =          303   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67587e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   4.5037e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07411e+06   # Active standby energy rank.0
average_read_latency           =      121.872   # Average read request latency (cycles)
average_interarrival           =      31.9849   # Average request interarrival latency (cycles)
total_energy                   =  6.80086e+07   # Total energy (pJ)
average_power                  =      68.0086   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 8
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           10   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1910   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61717   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938283   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          260   # Read request latency (cycles)
read_latency[60-79]            =          457   # Read request latency (cycles)
read_latency[80-99]            =          214   # Read request latency (cycles)
read_latency[100-119]          =          195   # Read request latency (cycles)
read_latency[120-139]          =          329   # Read request latency (cycles)
read_latency[140-159]          =          111   # Read request latency (cycles)
read_latency[160-179]          =           27   # Read request latency (cycles)
read_latency[180-199]          =           29   # Read request latency (cycles)
read_latency[200-]             =          310   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50376e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07332e+06   # Active standby energy rank.0
average_read_latency           =      122.729   # Average read request latency (cycles)
average_interarrival           =      31.9854   # Average request interarrival latency (cycles)
total_energy                   =  6.80101e+07   # Total energy (pJ)
average_power                  =      68.0101   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 9
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            9   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2028   # Number of ACT commands
num_pre_cmds                   =         2028   # Number of PRE commands
num_ondemand_pres              =         1915   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61721   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938279   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          260   # Read request latency (cycles)
read_latency[60-79]            =          462   # Read request latency (cycles)
read_latency[80-99]            =          211   # Read request latency (cycles)
read_latency[100-119]          =          197   # Read request latency (cycles)
read_latency[120-139]          =          324   # Read request latency (cycles)
read_latency[140-159]          =          107   # Read request latency (cycles)
read_latency[160-179]          =           27   # Read request latency (cycles)
read_latency[180-199]          =           30   # Read request latency (cycles)
read_latency[200-]             =          314   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67918e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50374e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07359e+06   # Active standby energy rank.0
average_read_latency           =      123.968   # Average read request latency (cycles)
average_interarrival           =      31.9858   # Average request interarrival latency (cycles)
total_energy                   =  6.80118e+07   # Total energy (pJ)
average_power                  =      68.0118   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 10
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            9   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2028   # Number of ACT commands
num_pre_cmds                   =         2028   # Number of PRE commands
num_ondemand_pres              =         1917   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61714   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938286   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          260   # Read request latency (cycles)
read_latency[60-79]            =          467   # Read request latency (cycles)
read_latency[80-99]            =          214   # Read request latency (cycles)
read_latency[100-119]          =          193   # Read request latency (cycles)
read_latency[120-139]          =          328   # Read request latency (cycles)
read_latency[140-159]          =          104   # Read request latency (cycles)
read_latency[160-179]          =           26   # Read request latency (cycles)
read_latency[180-199]          =           28   # Read request latency (cycles)
read_latency[200-]             =          312   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67918e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50377e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07312e+06   # Active standby energy rank.0
average_read_latency           =      124.451   # Average read request latency (cycles)
average_interarrival           =      31.9863   # Average request interarrival latency (cycles)
total_energy                   =  6.80117e+07   # Total energy (pJ)
average_power                  =      68.0117   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 11
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           17   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2027   # Number of ACT commands
num_pre_cmds                   =         2027   # Number of PRE commands
num_ondemand_pres              =         1915   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61711   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938289   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           92   # Read request latency (cycles)
read_latency[40-59]            =          261   # Read request latency (cycles)
read_latency[60-79]            =          466   # Read request latency (cycles)
read_latency[80-99]            =          215   # Read request latency (cycles)
read_latency[100-119]          =          194   # Read request latency (cycles)
read_latency[120-139]          =          331   # Read request latency (cycles)
read_latency[140-159]          =           97   # Read request latency (cycles)
read_latency[160-179]          =           28   # Read request latency (cycles)
read_latency[180-199]          =           29   # Read request latency (cycles)
read_latency[200-]             =          309   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67836e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50379e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07293e+06   # Active standby energy rank.0
average_read_latency           =      124.275   # Average read request latency (cycles)
average_interarrival           =      31.9868   # Average request interarrival latency (cycles)
total_energy                   =  6.80108e+07   # Total energy (pJ)
average_power                  =      68.0108   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 12
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            6   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2027   # Number of ACT commands
num_pre_cmds                   =         2027   # Number of PRE commands
num_ondemand_pres              =         1913   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61666   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938334   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           92   # Read request latency (cycles)
read_latency[40-59]            =          263   # Read request latency (cycles)
read_latency[60-79]            =          462   # Read request latency (cycles)
read_latency[80-99]            =          217   # Read request latency (cycles)
read_latency[100-119]          =          196   # Read request latency (cycles)
read_latency[120-139]          =          332   # Read request latency (cycles)
read_latency[140-159]          =           95   # Read request latency (cycles)
read_latency[160-179]          =           28   # Read request latency (cycles)
read_latency[180-199]          =           29   # Read request latency (cycles)
read_latency[200-]             =          308   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67836e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =    4.504e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.06996e+06   # Active standby energy rank.0
average_read_latency           =      123.972   # Average read request latency (cycles)
average_interarrival           =      31.9873   # Average request interarrival latency (cycles)
total_energy                   =    6.801e+07   # Total energy (pJ)
average_power                  =        68.01   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 13
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           13   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1912   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61637   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938363   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           92   # Read request latency (cycles)
read_latency[40-59]            =          263   # Read request latency (cycles)
read_latency[60-79]            =          462   # Read request latency (cycles)
read_latency[80-99]            =          218   # Read request latency (cycles)
read_latency[100-119]          =          199   # Read request latency (cycles)
read_latency[120-139]          =          332   # Read request latency (cycles)
read_latency[140-159]          =           94   # Read request latency (cycles)
read_latency[160-179]          =           28   # Read request latency (cycles)
read_latency[180-199]          =           30   # Read request latency (cycles)
read_latency[200-]             =          304   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50414e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.06804e+06   # Active standby energy rank.0
average_read_latency           =      123.485   # Average read request latency (cycles)
average_interarrival           =      31.9878   # Average request interarrival latency (cycles)
total_energy                   =  6.80086e+07   # Total energy (pJ)
average_power                  =      68.0086   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 14
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            4   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1912   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61642   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938358   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           93   # Read request latency (cycles)
read_latency[40-59]            =          258   # Read request latency (cycles)
read_latency[60-79]            =          468   # Read request latency (cycles)
read_latency[80-99]            =          219   # Read request latency (cycles)
read_latency[100-119]          =          199   # Read request latency (cycles)
read_latency[120-139]          =          334   # Read request latency (cycles)
read_latency[140-159]          =           95   # Read request latency (cycles)
read_latency[160-179]          =           26   # Read request latency (cycles)
read_latency[180-199]          =           31   # Read request latency (cycles)
read_latency[200-]             =          299   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50412e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.06837e+06   # Active standby energy rank.0
average_read_latency           =      122.914   # Average read request latency (cycles)
average_interarrival           =      31.9883   # Average request interarrival latency (cycles)
total_energy                   =  6.80087e+07   # Total energy (pJ)
average_power                  =      68.0087   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 15
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            7   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2025   # Number of ACT commands
num_pre_cmds                   =         2025   # Number of PRE commands
num_ondemand_pres              =         1908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61675   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938325   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            3   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           93   # Read request latency (cycles)
read_latency[40-59]            =          258   # Read request latency (cycles)
read_latency[60-79]            =          466   # Read request latency (cycles)
read_latency[80-99]            =          220   # Read request latency (cycles)
read_latency[100-119]          =          201   # Read request latency (cycles)
read_latency[120-139]          =          336   # Read request latency (cycles)
read_latency[140-159]          =           97   # Read request latency (cycles)
read_latency[160-179]          =           28   # Read request latency (cycles)
read_latency[180-199]          =           33   # Read request latency (cycles)
read_latency[200-]             =          290   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =   1.6767e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50396e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07055e+06   # Active standby energy rank.0
average_read_latency           =      122.033   # Average read request latency (cycles)
average_interarrival           =      31.9888   # Average request interarrival latency (cycles)
total_energy                   =  6.80085e+07   # Total energy (pJ)
average_power                  =      68.0085   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 16
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            8   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2027   # Number of ACT commands
num_pre_cmds                   =         2027   # Number of PRE commands
num_ondemand_pres              =         1911   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61665   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938335   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           93   # Read request latency (cycles)
read_latency[40-59]            =          259   # Read request latency (cycles)
read_latency[60-79]            =          460   # Read request latency (cycles)
read_latency[80-99]            =          222   # Read request latency (cycles)
read_latency[100-119]          =          201   # Read request latency (cycles)
read_latency[120-139]          =          338   # Read request latency (cycles)
read_latency[140-159]          =           96   # Read request latency (cycles)
read_latency[160-179]          =           29   # Read request latency (cycles)
read_latency[180-199]          =           31   # Read request latency (cycles)
read_latency[200-]             =          293   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67836e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50401e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.06989e+06   # Active standby energy rank.0
average_read_latency           =      122.168   # Average read request latency (cycles)
average_interarrival           =      31.9893   # Average request interarrival latency (cycles)
total_energy                   =    6.801e+07   # Total energy (pJ)
average_power                  =        68.01   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 17
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            6   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2025   # Number of ACT commands
num_pre_cmds                   =         2025   # Number of PRE commands
num_ondemand_pres              =         1907   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61684   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938316   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           27   # Read request latency (cycles)
read_latency[20-39]            =           91   # Read request latency (cycles)
read_latency[40-59]            =          258   # Read request latency (cycles)
read_latency[60-79]            =          460   # Read request latency (cycles)
read_latency[80-99]            =          217   # Read request latency (cycles)
read_latency[100-119]          =          199   # Read request latency (cycles)
read_latency[120-139]          =          344   # Read request latency (cycles)
read_latency[140-159]          =          101   # Read request latency (cycles)
read_latency[160-179]          =           29   # Read request latency (cycles)
read_latency[180-199]          =           32   # Read request latency (cycles)
read_latency[200-]             =          290   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =   1.6767e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50392e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07114e+06   # Active standby energy rank.0
average_read_latency           =       121.59   # Average read request latency (cycles)
average_interarrival           =      31.9897   # Average request interarrival latency (cycles)
total_energy                   =  6.80086e+07   # Total energy (pJ)
average_power                  =      68.0086   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 18
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           10   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1906   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61757   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938243   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           27   # Read request latency (cycles)
read_latency[20-39]            =           91   # Read request latency (cycles)
read_latency[40-59]            =          255   # Read request latency (cycles)
read_latency[60-79]            =          457   # Read request latency (cycles)
read_latency[80-99]            =          213   # Read request latency (cycles)
read_latency[100-119]          =          202   # Read request latency (cycles)
read_latency[120-139]          =          346   # Read request latency (cycles)
read_latency[140-159]          =          107   # Read request latency (cycles)
read_latency[160-179]          =           28   # Read request latency (cycles)
read_latency[180-199]          =           31   # Read request latency (cycles)
read_latency[200-]             =          291   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50357e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07596e+06   # Active standby energy rank.0
average_read_latency           =       121.85   # Average read request latency (cycles)
average_interarrival           =      31.9902   # Average request interarrival latency (cycles)
total_energy                   =  6.80108e+07   # Total energy (pJ)
average_power                  =      68.0108   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 19
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           12   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2027   # Number of ACT commands
num_pre_cmds                   =         2027   # Number of PRE commands
num_ondemand_pres              =         1907   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61765   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938235   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          175   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           27   # Read request latency (cycles)
read_latency[20-39]            =           91   # Read request latency (cycles)
read_latency[40-59]            =          254   # Read request latency (cycles)
read_latency[60-79]            =          450   # Read request latency (cycles)
read_latency[80-99]            =          221   # Read request latency (cycles)
read_latency[100-119]          =          201   # Read request latency (cycles)
read_latency[120-139]          =          343   # Read request latency (cycles)
read_latency[140-159]          =          113   # Read request latency (cycles)
read_latency[160-179]          =           29   # Read request latency (cycles)
read_latency[180-199]          =           31   # Read request latency (cycles)
read_latency[200-]             =          288   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67836e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50353e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07649e+06   # Active standby energy rank.0
average_read_latency           =      121.723   # Average read request latency (cycles)
average_interarrival           =      31.9907   # Average request interarrival latency (cycles)
total_energy                   =  6.80118e+07   # Total energy (pJ)
average_power                  =      68.0118   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 20
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            8   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2024   # Number of ACT commands
num_pre_cmds                   =         2024   # Number of PRE commands
num_ondemand_pres              =         1905   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61796   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938204   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          175   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           91   # Read request latency (cycles)
read_latency[40-59]            =          255   # Read request latency (cycles)
read_latency[60-79]            =          454   # Read request latency (cycles)
read_latency[80-99]            =          218   # Read request latency (cycles)
read_latency[100-119]          =          200   # Read request latency (cycles)
read_latency[120-139]          =          338   # Read request latency (cycles)
read_latency[140-159]          =          116   # Read request latency (cycles)
read_latency[160-179]          =           29   # Read request latency (cycles)
read_latency[180-199]          =           32   # Read request latency (cycles)
read_latency[200-]             =          289   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67587e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50338e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07854e+06   # Active standby energy rank.0
average_read_latency           =      121.051   # Average read request latency (cycles)
average_interarrival           =      31.9912   # Average request interarrival latency (cycles)
total_energy                   =  6.80098e+07   # Total energy (pJ)
average_power                  =      68.0098   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 21
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            5   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1909   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61831   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938169   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          175   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          254   # Read request latency (cycles)
read_latency[60-79]            =          455   # Read request latency (cycles)
read_latency[80-99]            =          212   # Read request latency (cycles)
read_latency[100-119]          =          196   # Read request latency (cycles)
read_latency[120-139]          =          336   # Read request latency (cycles)
read_latency[140-159]          =          117   # Read request latency (cycles)
read_latency[160-179]          =           31   # Read request latency (cycles)
read_latency[180-199]          =           32   # Read request latency (cycles)
read_latency[200-]             =          299   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50321e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08085e+06   # Active standby energy rank.0
average_read_latency           =      122.046   # Average read request latency (cycles)
average_interarrival           =      31.9917   # Average request interarrival latency (cycles)
total_energy                   =  6.80121e+07   # Total energy (pJ)
average_power                  =      68.0121   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 22
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =           10   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61826   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938174   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           56   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          175   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           48   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           90   # Read request latency (cycles)
read_latency[40-59]            =          258   # Read request latency (cycles)
read_latency[60-79]            =          452   # Read request latency (cycles)
read_latency[80-99]            =          218   # Read request latency (cycles)
read_latency[100-119]          =          193   # Read request latency (cycles)
read_latency[120-139]          =          334   # Read request latency (cycles)
read_latency[140-159]          =          114   # Read request latency (cycles)
read_latency[160-179]          =           33   # Read request latency (cycles)
read_latency[180-199]          =           33   # Read request latency (cycles)
read_latency[200-]             =          297   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50324e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08052e+06   # Active standby energy rank.0
average_read_latency           =      121.564   # Average read request latency (cycles)
average_interarrival           =      31.9922   # Average request interarrival latency (cycles)
total_energy                   =   6.8012e+07   # Total energy (pJ)
average_power                  =       68.012   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 23
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            9   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           29   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61817   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938183   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           27   # Read request latency (cycles)
read_latency[20-39]            =           88   # Read request latency (cycles)
read_latency[40-59]            =          260   # Read request latency (cycles)
read_latency[60-79]            =          454   # Read request latency (cycles)
read_latency[80-99]            =          215   # Read request latency (cycles)
read_latency[100-119]          =          193   # Read request latency (cycles)
read_latency[120-139]          =          333   # Read request latency (cycles)
read_latency[140-159]          =          119   # Read request latency (cycles)
read_latency[160-179]          =           33   # Read request latency (cycles)
read_latency[180-199]          =           31   # Read request latency (cycles)
read_latency[200-]             =          295   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50328e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07992e+06   # Active standby energy rank.0
average_read_latency           =       121.69   # Average read request latency (cycles)
average_interarrival           =      31.9927   # Average request interarrival latency (cycles)
total_energy                   =  6.80119e+07   # Total energy (pJ)
average_power                  =      68.0119   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 24
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            7   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1913   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61789   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938211   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           88   # Read request latency (cycles)
read_latency[40-59]            =          261   # Read request latency (cycles)
read_latency[60-79]            =          456   # Read request latency (cycles)
read_latency[80-99]            =          214   # Read request latency (cycles)
read_latency[100-119]          =          194   # Read request latency (cycles)
read_latency[120-139]          =          330   # Read request latency (cycles)
read_latency[140-159]          =          121   # Read request latency (cycles)
read_latency[160-179]          =           31   # Read request latency (cycles)
read_latency[180-199]          =           32   # Read request latency (cycles)
read_latency[200-]             =          295   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50341e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07807e+06   # Active standby energy rank.0
average_read_latency           =      122.174   # Average read request latency (cycles)
average_interarrival           =      31.9932   # Average request interarrival latency (cycles)
total_energy                   =  6.80114e+07   # Total energy (pJ)
average_power                  =      68.0114   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 25
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            4   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2026   # Number of ACT commands
num_pre_cmds                   =         2026   # Number of PRE commands
num_ondemand_pres              =         1912   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61789   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938211   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           88   # Read request latency (cycles)
read_latency[40-59]            =          261   # Read request latency (cycles)
read_latency[60-79]            =          458   # Read request latency (cycles)
read_latency[80-99]            =          210   # Read request latency (cycles)
read_latency[100-119]          =          198   # Read request latency (cycles)
read_latency[120-139]          =          327   # Read request latency (cycles)
read_latency[140-159]          =          117   # Read request latency (cycles)
read_latency[160-179]          =           33   # Read request latency (cycles)
read_latency[180-199]          =           31   # Read request latency (cycles)
read_latency[200-]             =          299   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67753e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50341e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07807e+06   # Active standby energy rank.0
average_read_latency           =      122.647   # Average read request latency (cycles)
average_interarrival           =      31.9937   # Average request interarrival latency (cycles)
total_energy                   =  6.80114e+07   # Total energy (pJ)
average_power                  =      68.0114   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 26
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            6   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2028   # Number of ACT commands
num_pre_cmds                   =         2028   # Number of PRE commands
num_ondemand_pres              =         1917   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61786   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938214   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           87   # Read request latency (cycles)
read_latency[40-59]            =          261   # Read request latency (cycles)
read_latency[60-79]            =          464   # Read request latency (cycles)
read_latency[80-99]            =          211   # Read request latency (cycles)
read_latency[100-119]          =          188   # Read request latency (cycles)
read_latency[120-139]          =          328   # Read request latency (cycles)
read_latency[140-159]          =          110   # Read request latency (cycles)
read_latency[160-179]          =           30   # Read request latency (cycles)
read_latency[180-199]          =           35   # Read request latency (cycles)
read_latency[200-]             =          308   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67918e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50343e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07788e+06   # Active standby energy rank.0
average_read_latency           =      124.305   # Average read request latency (cycles)
average_interarrival           =      31.9941   # Average request interarrival latency (cycles)
total_energy                   =   6.8013e+07   # Total energy (pJ)
average_power                  =       68.013   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 27
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            7   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2027   # Number of ACT commands
num_pre_cmds                   =         2027   # Number of PRE commands
num_ondemand_pres              =         1920   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61775   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938225   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           87   # Read request latency (cycles)
read_latency[40-59]            =          263   # Read request latency (cycles)
read_latency[60-79]            =          465   # Read request latency (cycles)
read_latency[80-99]            =          212   # Read request latency (cycles)
read_latency[100-119]          =          194   # Read request latency (cycles)
read_latency[120-139]          =          329   # Read request latency (cycles)
read_latency[140-159]          =          105   # Read request latency (cycles)
read_latency[160-179]          =           27   # Read request latency (cycles)
read_latency[180-199]          =           32   # Read request latency (cycles)
read_latency[200-]             =          308   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67836e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50348e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07715e+06   # Active standby energy rank.0
average_read_latency           =      124.283   # Average read request latency (cycles)
average_interarrival           =      31.9946   # Average request interarrival latency (cycles)
total_energy                   =  6.80119e+07   # Total energy (pJ)
average_power                  =      68.0119   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 28
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            8   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2029   # Number of ACT commands
num_pre_cmds                   =         2029   # Number of PRE commands
num_ondemand_pres              =         1919   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61739   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938261   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          174   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           87   # Read request latency (cycles)
read_latency[40-59]            =          265   # Read request latency (cycles)
read_latency[60-79]            =          461   # Read request latency (cycles)
read_latency[80-99]            =          217   # Read request latency (cycles)
read_latency[100-119]          =          195   # Read request latency (cycles)
read_latency[120-139]          =          331   # Read request latency (cycles)
read_latency[140-159]          =          100   # Read request latency (cycles)
read_latency[160-179]          =           29   # Read request latency (cycles)
read_latency[180-199]          =           27   # Read request latency (cycles)
read_latency[200-]             =          310   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.68001e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50365e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07477e+06   # Active standby energy rank.0
average_read_latency           =      124.972   # Average read request latency (cycles)
average_interarrival           =      31.9951   # Average request interarrival latency (cycles)
total_energy                   =  6.80129e+07   # Total energy (pJ)
average_power                  =      68.0129   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 29
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            7   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2028   # Number of ACT commands
num_pre_cmds                   =         2028   # Number of PRE commands
num_ondemand_pres              =         1916   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61772   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938228   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           87   # Read request latency (cycles)
read_latency[40-59]            =          267   # Read request latency (cycles)
read_latency[60-79]            =          459   # Read request latency (cycles)
read_latency[80-99]            =          218   # Read request latency (cycles)
read_latency[100-119]          =          196   # Read request latency (cycles)
read_latency[120-139]          =          333   # Read request latency (cycles)
read_latency[140-159]          =           98   # Read request latency (cycles)
read_latency[160-179]          =           27   # Read request latency (cycles)
read_latency[180-199]          =           29   # Read request latency (cycles)
read_latency[200-]             =          308   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67918e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50349e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07695e+06   # Active standby energy rank.0
average_read_latency           =      124.631   # Average read request latency (cycles)
average_interarrival           =      31.9956   # Average request interarrival latency (cycles)
total_energy                   =  6.80127e+07   # Total energy (pJ)
average_power                  =      68.0127   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 30
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            5   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2028   # Number of ACT commands
num_pre_cmds                   =         2028   # Number of PRE commands
num_ondemand_pres              =         1914   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61769   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938231   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           57   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           49   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           88   # Read request latency (cycles)
read_latency[40-59]            =          260   # Read request latency (cycles)
read_latency[60-79]            =          468   # Read request latency (cycles)
read_latency[80-99]            =          217   # Read request latency (cycles)
read_latency[100-119]          =          197   # Read request latency (cycles)
read_latency[120-139]          =          337   # Read request latency (cycles)
read_latency[140-159]          =           95   # Read request latency (cycles)
read_latency[160-179]          =           26   # Read request latency (cycles)
read_latency[180-199]          =           29   # Read request latency (cycles)
read_latency[200-]             =          305   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67918e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50351e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07675e+06   # Active standby energy rank.0
average_read_latency           =      124.115   # Average read request latency (cycles)
average_interarrival           =      31.9961   # Average request interarrival latency (cycles)
total_energy                   =  6.80127e+07   # Total energy (pJ)
average_power                  =      68.0127   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 31
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            4   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2028   # Number of ACT commands
num_pre_cmds                   =         2028   # Number of PRE commands
num_ondemand_pres              =         1914   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61675   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938325   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           58   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          172   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           50   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =           87   # Read request latency (cycles)
read_latency[40-59]            =          261   # Read request latency (cycles)
read_latency[60-79]            =          465   # Read request latency (cycles)
read_latency[80-99]            =          220   # Read request latency (cycles)
read_latency[100-119]          =          198   # Read request latency (cycles)
read_latency[120-139]          =          335   # Read request latency (cycles)
read_latency[140-159]          =          102   # Read request latency (cycles)
read_latency[160-179]          =           28   # Read request latency (cycles)
read_latency[180-199]          =           29   # Read request latency (cycles)
read_latency[200-]             =          297   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =  1.67918e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50396e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.07055e+06   # Active standby energy rank.0
average_read_latency           =      123.484   # Average read request latency (cycles)
average_interarrival           =      31.9966   # Average request interarrival latency (cycles)
total_energy                   =   6.8011e+07   # Total energy (pJ)
average_power                  =       68.011   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
