Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Sep 13 00:53:03 2018
| Host         : Ceres running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bonton_in/dbsign_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_divider/divcounter_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_divider/divcounter_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_divider/divcounter_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_divider/divcounter_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.997        0.000                      0                  122        0.098        0.000                      0                  122        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.997        0.000                      0                  122        0.098        0.000                      0                  122        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 bonton_in/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.014ns (23.382%)  route 3.323ns (76.618%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    bonton_in/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  bonton_in/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.599 r  bonton_in/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.003     6.602    bonton_in/divcounter_reg_n_0_[20]
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.726 f  bonton_in/divcounter[23]_i_11/O
                         net (fo=2, routed)           0.464     7.190    bonton_in/divcounter[23]_i_11_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.314 f  bonton_in/divcounter[23]_i_8/O
                         net (fo=1, routed)           0.378     7.692    bonton_in/divcounter[23]_i_8_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.816 r  bonton_in/divcounter[23]_i_3/O
                         net (fo=2, routed)           0.513     8.329    bonton_in/divcounter[23]_i_3_n_0
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.453 r  bonton_in/divcounter[23]_i_1/O
                         net (fo=17, routed)          0.965     9.418    bonton_in/divcounter[23]_i_1_n_0
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453    14.794    bonton_in/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[1]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X54Y49         FDSE (Setup_fdse_C_S)       -0.524    14.415    bonton_in/divcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 bonton_in/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.014ns (23.382%)  route 3.323ns (76.618%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    bonton_in/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  bonton_in/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.599 r  bonton_in/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.003     6.602    bonton_in/divcounter_reg_n_0_[20]
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.726 f  bonton_in/divcounter[23]_i_11/O
                         net (fo=2, routed)           0.464     7.190    bonton_in/divcounter[23]_i_11_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.314 f  bonton_in/divcounter[23]_i_8/O
                         net (fo=1, routed)           0.378     7.692    bonton_in/divcounter[23]_i_8_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.816 r  bonton_in/divcounter[23]_i_3/O
                         net (fo=2, routed)           0.513     8.329    bonton_in/divcounter[23]_i_3_n_0
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.453 r  bonton_in/divcounter[23]_i_1/O
                         net (fo=17, routed)          0.965     9.418    bonton_in/divcounter[23]_i_1_n_0
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453    14.794    bonton_in/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[2]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X54Y49         FDSE (Setup_fdse_C_S)       -0.524    14.415    bonton_in/divcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 bonton_in/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.014ns (23.382%)  route 3.323ns (76.618%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    bonton_in/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  bonton_in/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.599 r  bonton_in/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.003     6.602    bonton_in/divcounter_reg_n_0_[20]
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.726 f  bonton_in/divcounter[23]_i_11/O
                         net (fo=2, routed)           0.464     7.190    bonton_in/divcounter[23]_i_11_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.314 f  bonton_in/divcounter[23]_i_8/O
                         net (fo=1, routed)           0.378     7.692    bonton_in/divcounter[23]_i_8_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.816 r  bonton_in/divcounter[23]_i_3/O
                         net (fo=2, routed)           0.513     8.329    bonton_in/divcounter[23]_i_3_n_0
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.453 r  bonton_in/divcounter[23]_i_1/O
                         net (fo=17, routed)          0.965     9.418    bonton_in/divcounter[23]_i_1_n_0
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453    14.794    bonton_in/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[3]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X54Y49         FDSE (Setup_fdse_C_S)       -0.524    14.415    bonton_in/divcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 bonton_in/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.014ns (23.382%)  route 3.323ns (76.618%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    bonton_in/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  bonton_in/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.599 r  bonton_in/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.003     6.602    bonton_in/divcounter_reg_n_0_[20]
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.726 f  bonton_in/divcounter[23]_i_11/O
                         net (fo=2, routed)           0.464     7.190    bonton_in/divcounter[23]_i_11_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.314 f  bonton_in/divcounter[23]_i_8/O
                         net (fo=1, routed)           0.378     7.692    bonton_in/divcounter[23]_i_8_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.816 r  bonton_in/divcounter[23]_i_3/O
                         net (fo=2, routed)           0.513     8.329    bonton_in/divcounter[23]_i_3_n_0
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.453 r  bonton_in/divcounter[23]_i_1/O
                         net (fo=17, routed)          0.965     9.418    bonton_in/divcounter[23]_i_1_n_0
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453    14.794    bonton_in/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[4]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X54Y49         FDSE (Setup_fdse_C_S)       -0.524    14.415    bonton_in/divcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 bonton_in/divcounter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.704ns (15.897%)  route 3.725ns (84.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.572     5.093    bonton_in/clk_IBUF_BUFG
    SLICE_X57Y49         FDSE                                         r  bonton_in/divcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDSE (Prop_fdse_C_Q)         0.456     5.549 f  bonton_in/divcounter_reg[7]/Q
                         net (fo=6, routed)           1.462     7.012    bonton_in/divcounter_reg_n_0_[7]
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.136 f  bonton_in/divcounter[23]_i_6/O
                         net (fo=18, routed)          1.391     8.527    bonton_in/divcounter[23]_i_6_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.651 r  bonton_in/divcounter[22]_i_1/O
                         net (fo=7, routed)           0.871     9.522    bonton_in/p_1_in[15]
    SLICE_X55Y49         FDRE                                         r  bonton_in/divcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453    14.794    bonton_in/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  bonton_in/divcounter_reg[8]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y49         FDRE (Setup_fdre_C_R)       -0.429    14.590    bonton_in/divcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 clk_divider/divcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divcounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.890ns (21.007%)  route 3.347ns (78.993%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.638     5.159    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  clk_divider/divcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  clk_divider/divcounter_reg[1]/Q
                         net (fo=2, routed)           0.949     6.626    clk_divider/divcounter_reg_n_0_[1]
    SLICE_X61Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  clk_divider/divcounter[25]_i_5/O
                         net (fo=1, routed)           0.405     7.155    clk_divider/divcounter[25]_i_5_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.279 f  clk_divider/divcounter[25]_i_2/O
                         net (fo=1, routed)           1.105     8.384    clk_divider/divcounter[25]_i_2_n_0
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.508 r  clk_divider/divcounter[25]_i_1/O
                         net (fo=26, routed)          0.888     9.396    clk_divider/divcounter[25]_i_1_n_0
    SLICE_X60Y53         FDRE                                         r  clk_divider/divcounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.508    14.849    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  clk_divider/divcounter_reg[25]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y53         FDRE (Setup_fdre_C_R)       -0.524    14.469    clk_divider/divcounter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 bonton_in/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.014ns (23.853%)  route 3.237ns (76.147%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    bonton_in/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  bonton_in/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.599 r  bonton_in/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.003     6.602    bonton_in/divcounter_reg_n_0_[20]
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.726 f  bonton_in/divcounter[23]_i_11/O
                         net (fo=2, routed)           0.464     7.190    bonton_in/divcounter[23]_i_11_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.314 f  bonton_in/divcounter[23]_i_8/O
                         net (fo=1, routed)           0.378     7.692    bonton_in/divcounter[23]_i_8_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.816 r  bonton_in/divcounter[23]_i_3/O
                         net (fo=2, routed)           0.513     8.329    bonton_in/divcounter[23]_i_3_n_0
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.453 r  bonton_in/divcounter[23]_i_1/O
                         net (fo=17, routed)          0.879     9.332    bonton_in/divcounter[23]_i_1_n_0
    SLICE_X56Y49         FDSE                                         r  bonton_in/divcounter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.454    14.795    bonton_in/clk_IBUF_BUFG
    SLICE_X56Y49         FDSE                                         r  bonton_in/divcounter_reg[6]/C
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X56Y49         FDSE (Setup_fdse_C_S)       -0.524    14.416    bonton_in/divcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 bonton_in/divcounter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.704ns (16.640%)  route 3.527ns (83.360%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.572     5.093    bonton_in/clk_IBUF_BUFG
    SLICE_X57Y49         FDSE                                         r  bonton_in/divcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDSE (Prop_fdse_C_Q)         0.456     5.549 f  bonton_in/divcounter_reg[7]/Q
                         net (fo=6, routed)           1.462     7.012    bonton_in/divcounter_reg_n_0_[7]
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.136 f  bonton_in/divcounter[23]_i_6/O
                         net (fo=18, routed)          1.391     8.527    bonton_in/divcounter[23]_i_6_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.651 r  bonton_in/divcounter[22]_i_1/O
                         net (fo=7, routed)           0.673     9.324    bonton_in/p_1_in[15]
    SLICE_X55Y50         FDRE                                         r  bonton_in/divcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    bonton_in/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  bonton_in/divcounter_reg[10]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y50         FDRE (Setup_fdre_C_R)       -0.429    14.499    bonton_in/divcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 bonton_in/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.014ns (23.853%)  route 3.237ns (76.147%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    bonton_in/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  bonton_in/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.599 r  bonton_in/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.003     6.602    bonton_in/divcounter_reg_n_0_[20]
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.726 f  bonton_in/divcounter[23]_i_11/O
                         net (fo=2, routed)           0.464     7.190    bonton_in/divcounter[23]_i_11_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.314 f  bonton_in/divcounter[23]_i_8/O
                         net (fo=1, routed)           0.378     7.692    bonton_in/divcounter[23]_i_8_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.816 r  bonton_in/divcounter[23]_i_3/O
                         net (fo=2, routed)           0.513     8.329    bonton_in/divcounter[23]_i_3_n_0
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.453 r  bonton_in/divcounter[23]_i_1/O
                         net (fo=17, routed)          0.879     9.332    bonton_in/divcounter[23]_i_1_n_0
    SLICE_X57Y49         FDSE                                         r  bonton_in/divcounter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.454    14.795    bonton_in/clk_IBUF_BUFG
    SLICE_X57Y49         FDSE                                         r  bonton_in/divcounter_reg[5]/C
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X57Y49         FDSE (Setup_fdse_C_S)       -0.429    14.511    bonton_in/divcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 bonton_in/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.014ns (23.853%)  route 3.237ns (76.147%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    bonton_in/clk_IBUF_BUFG
    SLICE_X56Y52         FDSE                                         r  bonton_in/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDSE (Prop_fdse_C_Q)         0.518     5.599 r  bonton_in/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.003     6.602    bonton_in/divcounter_reg_n_0_[20]
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.726 f  bonton_in/divcounter[23]_i_11/O
                         net (fo=2, routed)           0.464     7.190    bonton_in/divcounter[23]_i_11_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.314 f  bonton_in/divcounter[23]_i_8/O
                         net (fo=1, routed)           0.378     7.692    bonton_in/divcounter[23]_i_8_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.816 r  bonton_in/divcounter[23]_i_3/O
                         net (fo=2, routed)           0.513     8.329    bonton_in/divcounter[23]_i_3_n_0
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.453 r  bonton_in/divcounter[23]_i_1/O
                         net (fo=17, routed)          0.879     9.332    bonton_in/divcounter[23]_i_1_n_0
    SLICE_X57Y49         FDSE                                         r  bonton_in/divcounter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.454    14.795    bonton_in/clk_IBUF_BUFG
    SLICE_X57Y49         FDSE                                         r  bonton_in/divcounter_reg[7]/C
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X57Y49         FDSE (Setup_fdse_C_S)       -0.429    14.511    bonton_in/divcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk_divider/divcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divcounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.478    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  clk_divider/divcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider/divcounter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.768    clk_divider/divcounter_reg_n_0_[11]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  clk_divider/divcounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.925    clk_divider/divcounter1_carry__1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.978 r  clk_divider/divcounter1_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.978    clk_divider/data0[13]
    SLICE_X60Y50         FDRE                                         r  clk_divider/divcounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  clk_divider/divcounter_reg[13]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    clk_divider/divcounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk_divider/divcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divcounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.478    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  clk_divider/divcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider/divcounter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.768    clk_divider/divcounter_reg_n_0_[11]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  clk_divider/divcounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.925    clk_divider/divcounter1_carry__1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.991 r  clk_divider/divcounter1_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.991    clk_divider/data0[15]
    SLICE_X60Y50         FDRE                                         r  clk_divider/divcounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  clk_divider/divcounter_reg[15]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    clk_divider/divcounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clk_divider/divcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divcounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.478    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  clk_divider/divcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider/divcounter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.768    clk_divider/divcounter_reg_n_0_[11]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  clk_divider/divcounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.925    clk_divider/divcounter1_carry__1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.014 r  clk_divider/divcounter1_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.014    clk_divider/data0[14]
    SLICE_X60Y50         FDRE                                         r  clk_divider/divcounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  clk_divider/divcounter_reg[14]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    clk_divider/divcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clk_divider/divcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divcounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.478    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  clk_divider/divcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider/divcounter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.768    clk_divider/divcounter_reg_n_0_[11]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  clk_divider/divcounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.925    clk_divider/divcounter1_carry__1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.016 r  clk_divider/divcounter1_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.016    clk_divider/data0[16]
    SLICE_X60Y50         FDRE                                         r  clk_divider/divcounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  clk_divider/divcounter_reg[16]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    clk_divider/divcounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk_divider/divcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divcounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.478    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  clk_divider/divcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider/divcounter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.768    clk_divider/divcounter_reg_n_0_[11]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  clk_divider/divcounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.925    clk_divider/divcounter1_carry__1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  clk_divider/divcounter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.965    clk_divider/divcounter1_carry__2_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.018 r  clk_divider/divcounter1_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.018    clk_divider/data0[17]
    SLICE_X60Y51         FDRE                                         r  clk_divider/divcounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  clk_divider/divcounter_reg[17]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    clk_divider/divcounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bonton_in/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/dbsign_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.177%)  route 0.314ns (62.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.567     1.450    bonton_in/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  bonton_in/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  bonton_in/divcounter_reg[8]/Q
                         net (fo=6, routed)           0.314     1.905    bonton_in/divcounter_reg_n_0_[8]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.950 r  bonton_in/dbsign_i_1/O
                         net (fo=1, routed)           0.000     1.950    bonton_in/dbsign_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  bonton_in/dbsign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.835     1.963    bonton_in/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  bonton_in/dbsign_reg/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.091     1.810    bonton_in/dbsign_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clk_divider/divcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divcounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.478    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  clk_divider/divcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider/divcounter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.768    clk_divider/divcounter_reg_n_0_[11]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  clk_divider/divcounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.925    clk_divider/divcounter1_carry__1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  clk_divider/divcounter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.965    clk_divider/divcounter1_carry__2_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.031 r  clk_divider/divcounter1_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.031    clk_divider/data0[19]
    SLICE_X60Y51         FDRE                                         r  clk_divider/divcounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  clk_divider/divcounter_reg[19]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    clk_divider/divcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bonton_in/divcounter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.406ns (74.948%)  route 0.136ns (25.052%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.567     1.450    bonton_in/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.164     1.614 r  bonton_in/divcounter_reg[3]/Q
                         net (fo=5, routed)           0.135     1.749    bonton_in/divcounter_reg_n_0_[3]
    SLICE_X55Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.862 r  bonton_in/divcounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.862    bonton_in/divcounter_reg[8]_i_2_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  bonton_in/divcounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    bonton_in/divcounter_reg[8]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.992 r  bonton_in/divcounter_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.992    bonton_in/divcounter_reg[10]_i_1_n_6
    SLICE_X55Y50         FDRE                                         r  bonton_in/divcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.835     1.963    bonton_in/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  bonton_in/divcounter_reg[10]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    bonton_in/divcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bonton_in/divcounter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bonton_in/divcounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.409ns (75.086%)  route 0.136ns (24.914%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.567     1.450    bonton_in/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  bonton_in/divcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.164     1.614 r  bonton_in/divcounter_reg[3]/Q
                         net (fo=5, routed)           0.135     1.749    bonton_in/divcounter_reg_n_0_[3]
    SLICE_X55Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.862 r  bonton_in/divcounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.862    bonton_in/divcounter_reg[8]_i_2_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  bonton_in/divcounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    bonton_in/divcounter_reg[8]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  bonton_in/divcounter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    bonton_in/divcounter_reg[10]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.995 r  bonton_in/divcounter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    bonton_in/divcounter_reg[15]_i_1_n_7
    SLICE_X55Y51         FDRE                                         r  bonton_in/divcounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.835     1.963    bonton_in/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  bonton_in/divcounter_reg[13]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.105     1.824    bonton_in/divcounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk_divider/divcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/divcounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.478    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  clk_divider/divcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider/divcounter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.768    clk_divider/divcounter_reg_n_0_[11]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  clk_divider/divcounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.925    clk_divider/divcounter1_carry__1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  clk_divider/divcounter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.965    clk_divider/divcounter1_carry__2_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.054 r  clk_divider/divcounter1_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.054    clk_divider/data0[18]
    SLICE_X60Y51         FDRE                                         r  clk_divider/divcounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  clk_divider/divcounter_reg[18]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    clk_divider/divcounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y45   bonton_in/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y45   bonton_in/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y51   bonton_in/dbsign_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y50   bonton_in/divcounter_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y50   bonton_in/divcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   bonton_in/divcounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   bonton_in/divcounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   bonton_in/divcounter_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   bonton_in/divcounter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   bonton_in/dbsign_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   bonton_in/divcounter_reg[16]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   bonton_in/divcounter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   display/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   display/refresh_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   display/refresh_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   display/refresh_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   display/refresh_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   display/refresh_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   display/refresh_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y48   clk_divider/divcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   clk_divider/divcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   clk_divider/divcounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   clk_divider/divcounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   clk_divider/divcounter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y47   clk_divider/divcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y47   clk_divider/divcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y47   clk_divider/divcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y48   clk_divider/divcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y48   clk_divider/divcounter_reg[6]/C



