==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.285 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.19 seconds. CPU system time: 1.27 seconds. Elapsed time: 13.46 seconds; current allocated memory: 218.422 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' into 'rsa(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:76:5)
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' into 'rsa(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'mod_inverse(ap_uint<256>, ap_uint<256>)' into 'rsa(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:71:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.85 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.22 seconds; current allocated memory: 218.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 229.949 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.738 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('x0.V', rsa.cpp:50) and 'mul' operation ('mul_ln50', rsa.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('x0.V', rsa.cpp:50) and 'mul' operation ('mul_ln50', rsa.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('x0.V', rsa.cpp:50) and 'mul' operation ('mul_ln50', rsa.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('x0.V', rsa.cpp:50) and 'mul' operation ('mul_ln50', rsa.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'store' operation ('a_V_1_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'a.V' and 'load' operation ('mod.V') on local variable 'a.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'store' operation ('a_V_1_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'a.V' and 'load' operation ('mod.V') on local variable 'a.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'store' operation ('a_V_1_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'a.V' and 'load' operation ('mod.V') on local variable 'a.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'store' operation ('a_V_1_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'a.V' and 'load' operation ('mod.V') on local variable 'a.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'store' operation ('a_V_1_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'a.V' and 'load' operation ('mod.V') on local variable 'a.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'store' operation ('a_V_1_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'a.V' and 'load' operation ('mod.V') on local variable 'a.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'store' operation ('a_V_1_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'a.V' and 'load' operation ('mod.V') on local variable 'a.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'store' operation ('a_V_1_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'a.V' and 'load' operation ('mod.V') on local variable 'a.V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_43_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 281.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 281.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_20_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 284.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.3 seconds. CPU system time: 0 seconds. Elapsed time: 2.31 seconds; current allocated memory: 291.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_20_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_20_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 293.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 213.930 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.11 seconds. CPU system time: 1.35 seconds. Elapsed time: 13.49 seconds; current allocated memory: 218.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' into 'rsa(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' into 'rsa(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'mod_inverse(ap_uint<256>, ap_uint<256>)' into 'rsa(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:73:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.32 seconds; current allocated memory: 219.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 224.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 230.734 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 258.883 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 283.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('x0.V', rsa.cpp:52) and 'mul' operation ('mul_ln52', rsa.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('x0.V', rsa.cpp:52) and 'mul' operation ('mul_ln52', rsa.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('x0.V', rsa.cpp:52) and 'mul' operation ('mul_ln52', rsa.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('x0.V', rsa.cpp:52) and 'mul' operation ('mul_ln52', rsa.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'store' operation ('mod_V_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'mod.V' and 'load' operation ('mod.V', rsa.cpp:47) on local variable 'mod.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'store' operation ('mod_V_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'mod.V' and 'load' operation ('mod.V', rsa.cpp:47) on local variable 'mod.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'store' operation ('mod_V_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'mod.V' and 'load' operation ('mod.V', rsa.cpp:47) on local variable 'mod.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'store' operation ('mod_V_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'mod.V' and 'load' operation ('mod.V', rsa.cpp:47) on local variable 'mod.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'store' operation ('mod_V_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'mod.V' and 'load' operation ('mod.V', rsa.cpp:47) on local variable 'mod.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'store' operation ('mod_V_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'mod.V' and 'load' operation ('mod.V', rsa.cpp:47) on local variable 'mod.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'store' operation ('mod_V_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'mod.V' and 'load' operation ('mod.V', rsa.cpp:47) on local variable 'mod.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'store' operation ('mod_V_write_ln43', rsa.cpp:43) of variable 'ret.V' on local variable 'mod.V' and 'load' operation ('mod.V', rsa.cpp:47) on local variable 'mod.V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_43_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 283.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 283.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_20_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 285.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.33 seconds; current allocated memory: 292.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_20_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_20_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 294.910 MB.
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 213.930 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12 seconds. CPU system time: 1.45 seconds. Elapsed time: 13.46 seconds; current allocated memory: 218.539 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'mod_inverse(ap_uint<128>, ap_uint<128>)' into 'rsa(ap_uint<128>, ap_uint<128>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:126:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.88 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.25 seconds; current allocated memory: 219.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 233.973 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.133 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 273.207 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 273.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 273.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 274.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 277.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 284.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_130s_128ns_256_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_257ns_129ns_129_261_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_256ns_256s_128_260_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 295.359 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rsa_add_256ns_256ns_256_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 302.023 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 310.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rsa.
INFO: [VLOG 209-307] Generating Verilog RTL for rsa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.76 seconds. CPU system time: 2 seconds. Elapsed time: 21.76 seconds; current allocated memory: 96.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.383 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.15 seconds. CPU system time: 1.38 seconds. Elapsed time: 13.52 seconds; current allocated memory: 218.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'mod_inverse(ap_uint<128>, ap_uint<128>)' into 'rsa(ap_uint<128>, ap_uint<128>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:126:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.92 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.34 seconds; current allocated memory: 219.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 233.891 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 263.098 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 273.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 273.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 273.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 274.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 277.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 284.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_130s_128ns_256_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_257ns_129ns_129_261_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_256ns_256s_128_260_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 295.320 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rsa_add_256ns_256ns_256_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 302.043 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 310.809 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rsa.
INFO: [VLOG 209-307] Generating Verilog RTL for rsa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.92 seconds. CPU system time: 1.93 seconds. Elapsed time: 21.86 seconds; current allocated memory: 96.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 215.793 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.23 seconds. CPU system time: 1.35 seconds. Elapsed time: 13.56 seconds; current allocated memory: 221.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'mod_inverse(ap_uint<128>, ap_uint<128>)' into 'rsa(ap_uint<128>, ap_uint<128>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:126:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.81 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.3 seconds; current allocated memory: 222.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 228.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.777 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 265.945 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 276.016 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 276.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 276.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 276.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 280.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 287.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_130s_128ns_256_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_257ns_129ns_129_261_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_256ns_256s_128_260_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 298.207 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rsa_add_256ns_256ns_256_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 304.930 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 313.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rsa.
INFO: [VLOG 209-307] Generating Verilog RTL for rsa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.92 seconds. CPU system time: 2.01 seconds. Elapsed time: 21.92 seconds; current allocated memory: 97.887 MB.
ERROR: [HLS 200-101] 'report_timing_path': Unknown option '-resource'.
ERROR: [HLS 200-101] 'report_timing_path': Unknown option 'rsa'.
INFO: [HLS 200-1510] Running: set_top rsa 
ERROR: [HLS 200-101] 'report_timing_path': Unknown option 'top'.
INFO: [HLS 200-112] Total CPU user time: 21.02 seconds. Total CPU system time: 2.73 seconds. Total elapsed time: 335.95 seconds; peak allocated memory: 314.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.383 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.25 seconds. CPU system time: 1.31 seconds. Elapsed time: 13.56 seconds; current allocated memory: 218.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'mod_inverse(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' into 'rsa(ap_uint<128>, ap_uint<128>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:127:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.27 seconds; current allocated memory: 219.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 233.938 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.992 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 273.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 273.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 273.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 273.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 277.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 284.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_130s_128ns_256_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_257ns_129ns_129_261_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_256ns_256s_128_260_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 295.035 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rsa_add_256ns_256ns_256_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 301.344 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 310.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rsa.
INFO: [VLOG 209-307] Generating Verilog RTL for rsa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.9 seconds. CPU system time: 1.91 seconds. Elapsed time: 21.82 seconds; current allocated memory: 96.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.383 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.18 seconds. CPU system time: 1.36 seconds. Elapsed time: 13.55 seconds; current allocated memory: 218.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:76:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.84 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.31 seconds; current allocated memory: 219.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 233.895 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 263.023 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 281.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 281.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 281.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 282.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 283.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 286.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_inverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 288.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 296.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_130s_128ns_256_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_257ns_129ns_129_261_seq_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.379 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.07 seconds. CPU system time: 1.33 seconds. Elapsed time: 13.4 seconds; current allocated memory: 218.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'modulo(ap_uint<256>, ap_uint<128>, ap_uint<128>&)' into 'rsa(ap_uint<128>, ap_uint<128>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:130:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.93 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.35 seconds; current allocated memory: 219.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 233.887 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 263.004 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.031 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 281.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 281.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 281.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 282.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 283.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 286.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_inverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 288.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 296.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_257_5_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.383 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.11 seconds. CPU system time: 1.33 seconds. Elapsed time: 13.45 seconds; current allocated memory: 218.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:76:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.86 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.31 seconds; current allocated memory: 219.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 234.020 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 263.102 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 289.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modulo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 289.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 289.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 289.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 289.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 290.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 292.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 294.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 294.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modulo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_256ns_128ns_128_260_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modulo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 297.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_inverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 300.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 308.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.383 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.21 seconds. CPU system time: 1.31 seconds. Elapsed time: 13.5 seconds; current allocated memory: 218.609 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:76:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.48 seconds; current allocated memory: 219.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 234.125 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 263.148 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modulo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 297.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 297.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 298.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 298.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 300.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 302.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 303.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 304.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 305.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modulo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_256ns_128ns_128_260_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modulo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 307.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 213.930 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.23 seconds. CPU system time: 1.26 seconds. Elapsed time: 13.5 seconds; current allocated memory: 218.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.92 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.4 seconds; current allocated memory: 218.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.922 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 233.852 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_product'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.918 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modulo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 306.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 306.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 308.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 308.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 309.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 309.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 310.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 312.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 313.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 313.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 314.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 314.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modulo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.379 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.05 seconds. CPU system time: 1.32 seconds. Elapsed time: 13.36 seconds; current allocated memory: 218.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:76:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.84 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.24 seconds; current allocated memory: 219.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 233.891 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 263.016 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 281.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 281.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 281.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 282.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 283.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 286.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_inverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 288.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 296.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_130s_128ns_256_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_257ns_129ns_129_261_seq_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.379 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.22 seconds. CPU system time: 1.26 seconds. Elapsed time: 13.5 seconds; current allocated memory: 218.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.28 seconds; current allocated memory: 219.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 233.516 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.480 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 279.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 279.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 279.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 279.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 281.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 283.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 285.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_inverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 287.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 295.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_130s_128ns_256_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_257ns_129ns_129_261_seq_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.383 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.26 seconds. CPU system time: 1.4 seconds. Elapsed time: 13.65 seconds; current allocated memory: 218.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'barrett_mod(ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' into 'rsa(ap_uint<256>, ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:110:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.92 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.39 seconds; current allocated memory: 219.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 234.012 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 263.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 281.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 281.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 281.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 282.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 284.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 284.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_inverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 286.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 294.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/mu_p' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/mu_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.379 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.51 seconds. CPU system time: 1.43 seconds. Elapsed time: 13.94 seconds; current allocated memory: 218.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'barrett_mod(ap_uint<256>, ap_uint<128>, ap_uint<129>, int, ap_uint<128>&)' into 'rsa(ap_uint<129>, ap_uint<129>, ap_uint<128>, ap_uint<128>, ap_uint<256>, ap_uint<256>, ap_uint<256>, ap_uint<256>&)' (rsa.cpp:110:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.35 seconds; current allocated memory: 219.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 219.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 234.094 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 263.523 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 281.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 281.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 281.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 282.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 284.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 284.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_inverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 286.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 294.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/mu_p' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/mu_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.383 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'mu_p' (rsa.cpp:110:65)
WARNING: [HLS 207-5292] unused parameter 'mu_q' (rsa.cpp:110:88)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.09 seconds. CPU system time: 1.33 seconds. Elapsed time: 13.43 seconds; current allocated memory: 218.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_product(ap_uint<256>, ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<256>, ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (rsa.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.91 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.32 seconds; current allocated memory: 219.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 233.586 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:21:5) in function 'mod_exp'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.605 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 279.270 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 279.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 279.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 279.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 281.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 283.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 285.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_129s_128ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_inverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 287.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256ns_256ns_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_512ns_128ns_128_516_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 295.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/mu_p' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/mu_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'rsa/mu_p' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
