// Seed: 1296314404
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd14,
    parameter id_20 = 32'd87,
    parameter id_22 = 32'd56
) (
    input supply0 id_0,
    output uwire id_1,
    output wire id_2,
    input wor id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input tri0 id_7
);
  assign id_2 = id_7#(
      .id_6(1 ==? 1),
      .id_4(-1),
      .id_4(1'b0 == -1)
  );
  logic [7:0] id_9, id_10, id_11, _id_12, id_13, id_14, id_15, id_16, id_17;
  logic id_18;
  wire [1 'b0 : ""] id_19, _id_20, id_21, _id_22;
  parameter id_23 = -1;
  assign id_21 = id_4;
  always @(negedge id_16) id_10[1] = -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5,
      id_3
  );
  wire id_24;
  struct packed {
    logic [1 : id_22] id_25;
    logic [id_20 : id_12] id_26;
  } id_27 = 1;
  logic id_28;
  ;
endmodule
