Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb  1 08:44:57 2021
| Host         : MobileSickHorse running 64-bit major release  (build 9200)
| Command      : report_methodology -file mblaze_test_wrapper_methodology_drc_routed.rpt -pb mblaze_test_wrapper_methodology_drc_routed.pb -rpx mblaze_test_wrapper_methodology_drc_routed.rpx
| Design       : mblaze_test_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 124
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                     | 83         |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin       | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 5          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 12         |
| TIMING-9  | Warning          | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning          | Missing input or output delay                   | 3          |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects     | 1          |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF               | 16         |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock mblaze_test_i/axi_ethernetlite_0/U0/phy_rx_clk is created on an inappropriate pin mblaze_test_i/axi_ethernetlite_0/U0/phy_rx_clk. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Critical Warning
Invalid primary clock source pin  
A primary clock mblaze_test_i/axi_ethernetlite_0/U0/phy_tx_clk is created on an inappropriate pin mblaze_test_i/axi_ethernetlite_0/U0/phy_tx_clk. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_dv_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d4_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_crs_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_begin_packet_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_begin_packet_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/FSM_onehot_present_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/FSM_onehot_present_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/FSM_onehot_present_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/FSM_onehot_present_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_tx_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_tx_en_d_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2phy_tx_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2phy_txd_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rmii2phy_txd_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_test_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock mblaze_test_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin mblaze_test_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mblaze_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mblaze_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell mblaze_test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell mblaze_test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR, mblaze_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/PRE, mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/PRE (the first 15 of 15 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X30Y124 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X29Y123 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X32Y126 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X33Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X33Y123 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X31Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X31Y124 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X30Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X32Y124 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X32Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X32Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X31Y126 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) mblaze_test_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) mblaze_test_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) mblaze_test_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '22' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/user_design/constraints/mblaze_test_mig_7series_0_0.xdc (Line: 344)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
mblaze_test_i/mig_7series_0/u_mblaze_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


