{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535727194607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535727194608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 01 00:53:07 2018 " "Processing started: Sat Sep 01 00:53:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535727194608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535727194608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535727194609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1535727194900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535727195351 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535727195351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535727195351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayHEX-Behavior " "Found design unit 1: displayHEX-Behavior" {  } { { "displayHEX.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/displayHEX.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535727195355 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayHEX " "Found entity 1: displayHEX" {  } { { "displayHEX.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/displayHEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535727195355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535727195355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-arch " "Found design unit 1: part5-arch" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535727195357 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535727195357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535727195357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535727195388 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "seconds\[0\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for seconds\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195490 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds\[0\] part5.vhd(21) " "Inferred latch for \"seconds\[0\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195490 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "seconds\[1\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for seconds\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195490 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds\[1\] part5.vhd(21) " "Inferred latch for \"seconds\[1\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195490 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "seconds\[2\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for seconds\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195491 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds\[2\] part5.vhd(21) " "Inferred latch for \"seconds\[2\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195491 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "seconds\[3\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for seconds\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195491 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds\[3\] part5.vhd(21) " "Inferred latch for \"seconds\[3\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195491 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[0\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195491 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] part5.vhd(21) " "Inferred latch for \"counter\[0\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195491 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[1\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195492 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] part5.vhd(21) " "Inferred latch for \"counter\[1\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195492 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[2\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195492 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] part5.vhd(21) " "Inferred latch for \"counter\[2\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195492 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[3\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195492 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] part5.vhd(21) " "Inferred latch for \"counter\[3\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195492 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[4\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195492 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] part5.vhd(21) " "Inferred latch for \"counter\[4\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195492 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[5\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195493 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] part5.vhd(21) " "Inferred latch for \"counter\[5\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195493 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[6\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195493 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] part5.vhd(21) " "Inferred latch for \"counter\[6\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195493 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[7\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195493 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] part5.vhd(21) " "Inferred latch for \"counter\[7\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195493 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[8\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195493 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] part5.vhd(21) " "Inferred latch for \"counter\[8\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195494 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[9\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[9\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195494 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] part5.vhd(21) " "Inferred latch for \"counter\[9\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195494 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[10\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[10\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195494 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] part5.vhd(21) " "Inferred latch for \"counter\[10\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195494 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[11\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[11\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195494 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] part5.vhd(21) " "Inferred latch for \"counter\[11\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195494 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[12\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[12\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195494 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] part5.vhd(21) " "Inferred latch for \"counter\[12\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195495 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[13\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[13\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195495 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] part5.vhd(21) " "Inferred latch for \"counter\[13\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195495 "|part5"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[14\] part5.vhd(23) " "Netlist error at part5.vhd(23): can't infer register for counter\[14\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 23 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1535727195495 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] part5.vhd(21) " "Inferred latch for \"counter\[14\]\" at part5.vhd(21)" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab05/Part 5/part5.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535727195495 "|part5"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1535727195501 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535727195665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 01 00:53:15 2018 " "Processing ended: Sat Sep 01 00:53:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535727195665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535727195665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535727195665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535727195665 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 0 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535727196275 ""}
