<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group Instance : uvma_isacov_pkg.rv32zbs_binv_cg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76,
      initClosed: true
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: true
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a> | <a href="hvp.CVA6 Verification Master Plan.html" ><b>hvp</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-north">
</div>
<div class="ui-layout-west-inner-center">
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs1">Summary for Variable cp_rs1</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">561</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">530</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">504</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">519</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">573</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">550</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">526</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">559</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">544</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">554</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">536</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">580</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">570</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">572</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">525</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">547</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">534</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">531</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">552</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">552</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">525</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">532</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">545</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">552</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">552</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">522</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">536</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">509</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">561</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">593</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs2"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs2">Summary for Variable cp_rs2</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs2</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">519</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">580</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">544</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">537</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">570</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">530</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">531</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">539</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">592</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">598</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">561</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">514</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">544</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">520</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">537</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">577</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">570</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">500</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">562</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">529</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">523</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">571</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">531</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">555</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">551</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">543</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">554</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">533</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">580</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">643</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">570</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">517</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">560</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">536</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">504</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">556</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">551</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">576</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">559</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">556</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">521</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">568</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">517</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">539</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">546</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">537</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">518</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">570</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">549</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">558</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">538</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">515</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">503</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">589</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">508</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">568</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">554</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">585</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">544</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_rs1_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_rs1_hazard">Summary for Variable cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">77</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">69</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">60</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">64</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">57</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">66</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">47</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">66</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">78</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">64</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">73</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">67</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">73</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">72</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">58</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">64</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">66</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">66</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">68</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">60</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">62</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">66</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">64</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">57</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">64</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">64</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">63</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">65</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">65</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_rs2_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_rs2_hazard">Summary for Variable cp_rd_rs2_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs2_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">54</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">63</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">61</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">52</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">63</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">71</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">67</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">64</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">72</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">67</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">67</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">55</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">57</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">69</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">65</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">67</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">57</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">55</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">56</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">58</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">71</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">67</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">62</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">65</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">67</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">65</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs1_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs1_value">Summary for Variable cp_rs1_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">6041</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">11419</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs2_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs2_value">Summary for Variable cp_rs2_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs2_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">6025</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">11435</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">415</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">17045</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs1_toggle">Summary for Variable cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">5281</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3482</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3466</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3475</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3330</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3360</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3297</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3375</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3347</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3330</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">3292</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3333</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">3339</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">3355</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3362</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3564</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">4300</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">4220</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4523</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">4268</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">4743</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">4729</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">4291</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3728</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4467</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">4014</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">4247</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">5360</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">5398</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">5325</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">4230</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">4906</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">12179</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">13978</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">13994</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">13985</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">14130</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">14100</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">14163</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">14085</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">14113</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">14130</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">14168</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">14127</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">14121</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">14105</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">14098</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">13896</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">13160</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">13240</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">12937</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">13192</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">12717</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">12731</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">13169</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">13732</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">12993</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">13446</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">13213</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12100</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">12062</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12135</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">13230</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">12554</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs2_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs2_toggle">Summary for Variable cp_rs2_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs2_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">5316</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3425</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3411</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3445</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3289</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3328</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3287</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3286</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3311</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3297</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">3232</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">3313</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">3328</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3308</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3444</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">4266</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">4196</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4457</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">4205</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">4768</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">4750</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">4188</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3679</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4470</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">3991</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">4222</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">5321</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">5468</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">5400</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">4284</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">4850</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">12144</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">14035</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">14049</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">14015</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">14171</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">14132</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">14173</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">14174</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">14149</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">14163</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">14228</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">14156</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">14147</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">14132</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">14152</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">14016</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">13194</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">13264</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">13003</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">13255</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">12692</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">12710</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">13272</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">13781</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">12990</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">13469</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">13238</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12139</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">11992</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12060</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">13176</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">12610</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">5518</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3635</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3568</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">4315</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3436</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3457</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3384</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3445</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3424</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">3382</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3467</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">3397</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">3443</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3449</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3778</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">4387</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">4312</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4579</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">4374</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">4827</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">4827</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">4372</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3868</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4538</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">4115</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">4349</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">5457</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">5498</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">5441</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">4916</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">9230</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">11942</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">13825</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">13892</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">13145</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">14024</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">14003</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">14076</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">13949</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">14015</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">14036</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">14078</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">13993</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">14063</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">14017</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">14011</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">13682</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">13073</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">13148</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">12881</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">13086</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">12633</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">12633</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">13088</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">13592</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">12922</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">13345</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">13111</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12003</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">11962</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12019</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">12544</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">8230</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cross_rd_rs1_rs2"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cross_rd_rs1_rs2">Summary for Cross cross_rd_rs1_rs2</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs1 cp_rs2<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs1_rs2</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cross_rs1_rs2_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cross_rs1_rs2_value">Summary for Cross cross_rs1_rs2_value</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rs1_value cp_rs2_value<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cross_rs1_rs2_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_rs2_value</td><td>COUNT</td><td class="alfsrt">STATUS</td><th nowrap width=80></th></tr><tr class="wht">
<td>[auto_ZERO , auto_NON_ZERO]</td>
<td>[auto_POSITIVE , auto_NEGATIVE]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(4 bins)</td>
</tr><tr class="wht">
<td>[auto_POSITIVE , auto_NEGATIVE]</td>
<td>[auto_ZERO , auto_NON_ZERO , auto_POSITIVE , auto_NEGATIVE]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(8 bins)</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_rs2_value</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">2917</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_NON_ZERO</td>
<td class="rt">3124</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">3108</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_NON_ZERO</td>
<td class="rt">8311</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs1">Variable : cp_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs2">Variable : cp_rs2</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_rs1_hazard">Variable : cp_rd_rs1_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_rs2_hazard">Variable : cp_rd_rs2_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs1_value">Variable : cp_rs1_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs2_value">Variable : cp_rs2_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs1_toggle">Variable : cp_rs1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rs2_toggle">Variable : cp_rs2_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cross_rd_rs1_rs2">Cross : cross_rd_rs1_rs2</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbs_binv_cg.cross_rs1_rs2_value">Cross : cross_rs1_rs2_value</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
