

================================================================
== Vivado HLS Report for 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s'
================================================================
* Date:           Wed Oct 25 04:40:29 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.066 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      511| 2.044 us | 2.044 us |  511|  511|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |      510|      510|         7|          -|          -|    73|    no    |
        | + ReuseLoop      |        4|        4|         2|          1|          1|     4|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      0|        0|    3969|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        0|      34|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|    1368|    -|
|Register             |        -|      -|     2159|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|     2159|    5371|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |       1|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |              Instance             |            Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |alveo_hls4ml_mux_42_560_1_1_U5916  |alveo_hls4ml_mux_42_560_1_1  |        0|      0|  0|  17|    0|
    |alveo_hls4ml_mux_42_8_1_1_U5915    |alveo_hls4ml_mux_42_8_1_1    |        0|      0|  0|  17|    0|
    +-----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |Total                              |                             |        0|      0|  0|  34|    0|
    +-----------------------------------+-----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_10_fu_2249_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_11_fu_2279_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_12_fu_2309_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_13_fu_2339_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_14_fu_2369_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_15_fu_2399_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_16_fu_2429_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_17_fu_2459_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_18_fu_2489_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_19_fu_2519_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_1_fu_1979_p2           |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_20_fu_2549_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_21_fu_2579_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_22_fu_2609_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_23_fu_2639_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_24_fu_2669_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_25_fu_2699_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_26_fu_2729_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_27_fu_2759_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_28_fu_2789_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_29_fu_2819_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_2_fu_2009_p2           |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_30_fu_2849_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_31_fu_2879_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_32_fu_2909_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_33_fu_2939_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_34_fu_2969_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_35_fu_2999_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_36_fu_3029_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_37_fu_3059_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_38_fu_3089_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_39_fu_3119_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_3_fu_2039_p2           |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_40_fu_3149_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_41_fu_3179_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_42_fu_3209_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_43_fu_3239_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_44_fu_3269_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_45_fu_3299_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_46_fu_3329_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_47_fu_3359_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_48_fu_3389_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_49_fu_3419_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_4_fu_2069_p2           |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_50_fu_3449_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_51_fu_3479_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_52_fu_3509_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_53_fu_3539_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_54_fu_3569_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_55_fu_3599_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_56_fu_3629_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_57_fu_3659_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_58_fu_3689_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_59_fu_3719_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_5_fu_2099_p2           |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_60_fu_3749_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_61_fu_3779_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_62_fu_3809_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_63_fu_3839_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_64_fu_3869_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_65_fu_3899_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_66_fu_3929_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_67_fu_3959_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_68_fu_3989_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_69_fu_4019_p2          |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_6_fu_2129_p2           |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_7_fu_2159_p2           |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_8_fu_2189_p2           |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_9_fu_2219_p2           |     *    |      0|  0|  40|           8|           8|
    |mul_ln1118_fu_1949_p2             |     *    |      0|  0|  40|           8|           8|
    |acc_0_V_fu_4060_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_10_V_fu_4160_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_11_V_fu_4170_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_12_V_fu_4180_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_13_V_fu_4190_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_14_V_fu_4200_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_15_V_fu_4210_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_16_V_fu_4220_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_17_V_fu_4230_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_18_V_fu_4240_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_19_V_fu_4250_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_4070_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_20_V_fu_4260_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_21_V_fu_4270_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_22_V_fu_4280_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_23_V_fu_4290_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_24_V_fu_4300_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_25_V_fu_4310_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_26_V_fu_4320_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_27_V_fu_4330_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_28_V_fu_4340_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_29_V_fu_4350_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_4080_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_30_V_fu_4360_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_31_V_fu_4370_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_32_V_fu_4380_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_33_V_fu_4390_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_34_V_fu_4400_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_35_V_fu_4410_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_36_V_fu_4420_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_37_V_fu_4430_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_38_V_fu_4440_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_39_V_fu_4450_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_4090_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_40_V_fu_4460_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_41_V_fu_4470_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_42_V_fu_4480_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_43_V_fu_4490_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_44_V_fu_4500_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_45_V_fu_4510_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_46_V_fu_4520_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_47_V_fu_4530_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_48_V_fu_4540_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_49_V_fu_4550_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_4_V_fu_4100_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_50_V_fu_4560_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_51_V_fu_4570_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_52_V_fu_4580_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_53_V_fu_4590_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_54_V_fu_4600_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_55_V_fu_4610_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_56_V_fu_4620_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_57_V_fu_4630_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_58_V_fu_4640_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_59_V_fu_4650_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_5_V_fu_4110_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_60_V_fu_4660_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_61_V_fu_4670_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_62_V_fu_4680_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_63_V_fu_4690_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_64_V_fu_4700_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_65_V_fu_4710_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_66_V_fu_4720_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_67_V_fu_4730_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_68_V_fu_4740_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_69_V_fu_4750_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_6_V_fu_4120_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_7_V_fu_4130_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_8_V_fu_4140_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_9_V_fu_4150_p2                |     +    |      0|  0|  16|          16|          16|
    |i_iw_fu_1903_p2                   |     +    |      0|  0|   7|           7|           1|
    |w_index_fu_4035_p2                |     +    |      0|  0|   4|           1|           3|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln43_1_fu_4045_p2            |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln43_fu_4051_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln59_fu_4757_p2              |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|3969|        1705|        1703|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_w_index71_phi_fu_1126_p4  |   9|          2|    2|          4|
    |data_0_V_V_blk_n                     |   9|          2|    1|          2|
    |data_1_V_V_blk_n                     |   9|          2|    1|          2|
    |data_2_V_V_blk_n                     |   9|          2|    1|          2|
    |data_3_V_V_blk_n                     |   9|          2|    1|          2|
    |i_iw_072_reg_1110                    |   9|          2|    7|         14|
    |res_0_V_V_blk_n                      |   9|          2|    1|          2|
    |res_10_V_V_blk_n                     |   9|          2|    1|          2|
    |res_11_V_V_blk_n                     |   9|          2|    1|          2|
    |res_12_V_V_blk_n                     |   9|          2|    1|          2|
    |res_13_V_V_blk_n                     |   9|          2|    1|          2|
    |res_14_V_V_blk_n                     |   9|          2|    1|          2|
    |res_15_V_V_blk_n                     |   9|          2|    1|          2|
    |res_16_V_V_blk_n                     |   9|          2|    1|          2|
    |res_17_V_V_blk_n                     |   9|          2|    1|          2|
    |res_18_V_V_blk_n                     |   9|          2|    1|          2|
    |res_19_V_V_blk_n                     |   9|          2|    1|          2|
    |res_1_V_V_blk_n                      |   9|          2|    1|          2|
    |res_20_V_V_blk_n                     |   9|          2|    1|          2|
    |res_21_V_V_blk_n                     |   9|          2|    1|          2|
    |res_22_V_V_blk_n                     |   9|          2|    1|          2|
    |res_23_V_V_blk_n                     |   9|          2|    1|          2|
    |res_24_V_V_blk_n                     |   9|          2|    1|          2|
    |res_25_V_V_blk_n                     |   9|          2|    1|          2|
    |res_26_V_V_blk_n                     |   9|          2|    1|          2|
    |res_27_V_V_blk_n                     |   9|          2|    1|          2|
    |res_28_V_V_blk_n                     |   9|          2|    1|          2|
    |res_29_V_V_blk_n                     |   9|          2|    1|          2|
    |res_2_V_V_blk_n                      |   9|          2|    1|          2|
    |res_30_V_V_blk_n                     |   9|          2|    1|          2|
    |res_31_V_V_blk_n                     |   9|          2|    1|          2|
    |res_32_V_V_blk_n                     |   9|          2|    1|          2|
    |res_33_V_V_blk_n                     |   9|          2|    1|          2|
    |res_34_V_V_blk_n                     |   9|          2|    1|          2|
    |res_35_V_V_blk_n                     |   9|          2|    1|          2|
    |res_36_V_V_blk_n                     |   9|          2|    1|          2|
    |res_37_V_V_blk_n                     |   9|          2|    1|          2|
    |res_38_V_V_blk_n                     |   9|          2|    1|          2|
    |res_39_V_V_blk_n                     |   9|          2|    1|          2|
    |res_3_V_V_blk_n                      |   9|          2|    1|          2|
    |res_40_V_V_blk_n                     |   9|          2|    1|          2|
    |res_41_V_V_blk_n                     |   9|          2|    1|          2|
    |res_42_V_V_blk_n                     |   9|          2|    1|          2|
    |res_43_V_V_blk_n                     |   9|          2|    1|          2|
    |res_44_V_V_blk_n                     |   9|          2|    1|          2|
    |res_45_V_V_blk_n                     |   9|          2|    1|          2|
    |res_46_V_V_blk_n                     |   9|          2|    1|          2|
    |res_47_V_V_blk_n                     |   9|          2|    1|          2|
    |res_48_V_V_blk_n                     |   9|          2|    1|          2|
    |res_49_V_V_blk_n                     |   9|          2|    1|          2|
    |res_4_V_V_blk_n                      |   9|          2|    1|          2|
    |res_50_V_V_blk_n                     |   9|          2|    1|          2|
    |res_51_V_V_blk_n                     |   9|          2|    1|          2|
    |res_52_V_V_blk_n                     |   9|          2|    1|          2|
    |res_53_V_V_blk_n                     |   9|          2|    1|          2|
    |res_54_V_V_blk_n                     |   9|          2|    1|          2|
    |res_55_V_V_blk_n                     |   9|          2|    1|          2|
    |res_56_V_V_blk_n                     |   9|          2|    1|          2|
    |res_57_V_V_blk_n                     |   9|          2|    1|          2|
    |res_58_V_V_blk_n                     |   9|          2|    1|          2|
    |res_59_V_V_blk_n                     |   9|          2|    1|          2|
    |res_5_V_V_blk_n                      |   9|          2|    1|          2|
    |res_60_V_V_blk_n                     |   9|          2|    1|          2|
    |res_61_V_V_blk_n                     |   9|          2|    1|          2|
    |res_62_V_V_blk_n                     |   9|          2|    1|          2|
    |res_63_V_V_blk_n                     |   9|          2|    1|          2|
    |res_64_V_V_blk_n                     |   9|          2|    1|          2|
    |res_65_V_V_blk_n                     |   9|          2|    1|          2|
    |res_66_V_V_blk_n                     |   9|          2|    1|          2|
    |res_67_V_V_blk_n                     |   9|          2|    1|          2|
    |res_68_V_V_blk_n                     |   9|          2|    1|          2|
    |res_69_V_V_blk_n                     |   9|          2|    1|          2|
    |res_6_V_V_blk_n                      |   9|          2|    1|          2|
    |res_7_V_V_blk_n                      |   9|          2|    1|          2|
    |res_8_V_V_blk_n                      |   9|          2|    1|          2|
    |res_9_V_V_blk_n                      |   9|          2|    1|          2|
    |tmp_V_10038_reg_1485                 |   9|          2|   16|         32|
    |tmp_V_10137_reg_1496                 |   9|          2|   16|         32|
    |tmp_V_10236_reg_1507                 |   9|          2|   16|         32|
    |tmp_V_10335_reg_1518                 |   9|          2|   16|         32|
    |tmp_V_10434_reg_1529                 |   9|          2|   16|         32|
    |tmp_V_10533_reg_1540                 |   9|          2|   16|         32|
    |tmp_V_10632_reg_1551                 |   9|          2|   16|         32|
    |tmp_V_10731_reg_1562                 |   9|          2|   16|         32|
    |tmp_V_10830_reg_1573                 |   9|          2|   16|         32|
    |tmp_V_10929_reg_1584                 |   9|          2|   16|         32|
    |tmp_V_11028_reg_1595                 |   9|          2|   16|         32|
    |tmp_V_11127_reg_1606                 |   9|          2|   16|         32|
    |tmp_V_11226_reg_1617                 |   9|          2|   16|         32|
    |tmp_V_11325_reg_1628                 |   9|          2|   16|         32|
    |tmp_V_11424_reg_1639                 |   9|          2|   16|         32|
    |tmp_V_11523_reg_1650                 |   9|          2|   16|         32|
    |tmp_V_11622_reg_1661                 |   9|          2|   16|         32|
    |tmp_V_11721_reg_1672                 |   9|          2|   16|         32|
    |tmp_V_11820_reg_1683                 |   9|          2|   16|         32|
    |tmp_V_11919_reg_1694                 |   9|          2|   16|         32|
    |tmp_V_12018_reg_1705                 |   9|          2|   16|         32|
    |tmp_V_12117_reg_1716                 |   9|          2|   16|         32|
    |tmp_V_12216_reg_1727                 |   9|          2|   16|         32|
    |tmp_V_12315_reg_1738                 |   9|          2|   16|         32|
    |tmp_V_12414_reg_1749                 |   9|          2|   16|         32|
    |tmp_V_12513_reg_1760                 |   9|          2|   16|         32|
    |tmp_V_12612_reg_1771                 |   9|          2|   16|         32|
    |tmp_V_12711_reg_1782                 |   9|          2|   16|         32|
    |tmp_V_12810_reg_1793                 |   9|          2|   16|         32|
    |tmp_V_1299_reg_1804                  |   9|          2|   16|         32|
    |tmp_V_1308_reg_1815                  |   9|          2|   16|         32|
    |tmp_V_1317_reg_1826                  |   9|          2|   16|         32|
    |tmp_V_1326_reg_1837                  |   9|          2|   16|         32|
    |tmp_V_1335_reg_1848                  |   9|          2|   16|         32|
    |tmp_V_1344_reg_1859                  |   9|          2|   16|         32|
    |tmp_V_1353_reg_1870                  |   9|          2|   16|         32|
    |tmp_V_1362_reg_1881                  |   9|          2|   16|         32|
    |tmp_V_1371_reg_1892                  |   9|          2|   16|         32|
    |tmp_V_6770_reg_1133                  |   9|          2|   16|         32|
    |tmp_V_6969_reg_1144                  |   9|          2|   16|         32|
    |tmp_V_7068_reg_1155                  |   9|          2|   16|         32|
    |tmp_V_7167_reg_1166                  |   9|          2|   16|         32|
    |tmp_V_7266_reg_1177                  |   9|          2|   16|         32|
    |tmp_V_7365_reg_1188                  |   9|          2|   16|         32|
    |tmp_V_7464_reg_1199                  |   9|          2|   16|         32|
    |tmp_V_7563_reg_1210                  |   9|          2|   16|         32|
    |tmp_V_7662_reg_1221                  |   9|          2|   16|         32|
    |tmp_V_7761_reg_1232                  |   9|          2|   16|         32|
    |tmp_V_7860_reg_1243                  |   9|          2|   16|         32|
    |tmp_V_7959_reg_1254                  |   9|          2|   16|         32|
    |tmp_V_8058_reg_1265                  |   9|          2|   16|         32|
    |tmp_V_8157_reg_1276                  |   9|          2|   16|         32|
    |tmp_V_8256_reg_1287                  |   9|          2|   16|         32|
    |tmp_V_8355_reg_1298                  |   9|          2|   16|         32|
    |tmp_V_8454_reg_1309                  |   9|          2|   16|         32|
    |tmp_V_8553_reg_1320                  |   9|          2|   16|         32|
    |tmp_V_8652_reg_1331                  |   9|          2|   16|         32|
    |tmp_V_8751_reg_1342                  |   9|          2|   16|         32|
    |tmp_V_8850_reg_1353                  |   9|          2|   16|         32|
    |tmp_V_8949_reg_1364                  |   9|          2|   16|         32|
    |tmp_V_9048_reg_1375                  |   9|          2|   16|         32|
    |tmp_V_9147_reg_1386                  |   9|          2|   16|         32|
    |tmp_V_9246_reg_1397                  |   9|          2|   16|         32|
    |tmp_V_9345_reg_1408                  |   9|          2|   16|         32|
    |tmp_V_9444_reg_1419                  |   9|          2|   16|         32|
    |tmp_V_9543_reg_1430                  |   9|          2|   16|         32|
    |tmp_V_9642_reg_1441                  |   9|          2|   16|         32|
    |tmp_V_9741_reg_1452                  |   9|          2|   16|         32|
    |tmp_V_9840_reg_1463                  |   9|          2|   16|         32|
    |tmp_V_9939_reg_1474                  |   9|          2|   16|         32|
    |w_index71_reg_1122                   |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |1368|        303| 1208|       2419|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_iw_072_reg_1110        |   7|   0|    7|          0|
    |i_iw_reg_4783            |   7|   0|    7|          0|
    |icmp_ln43_1_reg_5143     |   1|   0|    1|          0|
    |icmp_ln43_reg_5147       |   1|   0|    1|          0|
    |tmp_V_10038_reg_1485     |  16|   0|   16|          0|
    |tmp_V_10137_reg_1496     |  16|   0|   16|          0|
    |tmp_V_10236_reg_1507     |  16|   0|   16|          0|
    |tmp_V_10335_reg_1518     |  16|   0|   16|          0|
    |tmp_V_10434_reg_1529     |  16|   0|   16|          0|
    |tmp_V_10533_reg_1540     |  16|   0|   16|          0|
    |tmp_V_10632_reg_1551     |  16|   0|   16|          0|
    |tmp_V_10731_reg_1562     |  16|   0|   16|          0|
    |tmp_V_10830_reg_1573     |  16|   0|   16|          0|
    |tmp_V_10929_reg_1584     |  16|   0|   16|          0|
    |tmp_V_11028_reg_1595     |  16|   0|   16|          0|
    |tmp_V_11127_reg_1606     |  16|   0|   16|          0|
    |tmp_V_11226_reg_1617     |  16|   0|   16|          0|
    |tmp_V_11325_reg_1628     |  16|   0|   16|          0|
    |tmp_V_11424_reg_1639     |  16|   0|   16|          0|
    |tmp_V_11523_reg_1650     |  16|   0|   16|          0|
    |tmp_V_11622_reg_1661     |  16|   0|   16|          0|
    |tmp_V_11721_reg_1672     |  16|   0|   16|          0|
    |tmp_V_11820_reg_1683     |  16|   0|   16|          0|
    |tmp_V_11919_reg_1694     |  16|   0|   16|          0|
    |tmp_V_12018_reg_1705     |  16|   0|   16|          0|
    |tmp_V_12117_reg_1716     |  16|   0|   16|          0|
    |tmp_V_12216_reg_1727     |  16|   0|   16|          0|
    |tmp_V_12315_reg_1738     |  16|   0|   16|          0|
    |tmp_V_12414_reg_1749     |  16|   0|   16|          0|
    |tmp_V_12513_reg_1760     |  16|   0|   16|          0|
    |tmp_V_12612_reg_1771     |  16|   0|   16|          0|
    |tmp_V_12711_reg_1782     |  16|   0|   16|          0|
    |tmp_V_12810_reg_1793     |  16|   0|   16|          0|
    |tmp_V_1299_reg_1804      |  16|   0|   16|          0|
    |tmp_V_1308_reg_1815      |  16|   0|   16|          0|
    |tmp_V_1317_reg_1826      |  16|   0|   16|          0|
    |tmp_V_1326_reg_1837      |  16|   0|   16|          0|
    |tmp_V_1335_reg_1848      |  16|   0|   16|          0|
    |tmp_V_133_reg_4763       |   8|   0|    8|          0|
    |tmp_V_1344_reg_1859      |  16|   0|   16|          0|
    |tmp_V_134_reg_4768       |   8|   0|    8|          0|
    |tmp_V_1353_reg_1870      |  16|   0|   16|          0|
    |tmp_V_135_reg_4773       |   8|   0|    8|          0|
    |tmp_V_1362_reg_1881      |  16|   0|   16|          0|
    |tmp_V_136_reg_4778       |   8|   0|    8|          0|
    |tmp_V_1371_reg_1892      |  16|   0|   16|          0|
    |tmp_V_6770_reg_1133      |  16|   0|   16|          0|
    |tmp_V_6969_reg_1144      |  16|   0|   16|          0|
    |tmp_V_7068_reg_1155      |  16|   0|   16|          0|
    |tmp_V_7167_reg_1166      |  16|   0|   16|          0|
    |tmp_V_7266_reg_1177      |  16|   0|   16|          0|
    |tmp_V_7365_reg_1188      |  16|   0|   16|          0|
    |tmp_V_7464_reg_1199      |  16|   0|   16|          0|
    |tmp_V_7563_reg_1210      |  16|   0|   16|          0|
    |tmp_V_7662_reg_1221      |  16|   0|   16|          0|
    |tmp_V_7761_reg_1232      |  16|   0|   16|          0|
    |tmp_V_7860_reg_1243      |  16|   0|   16|          0|
    |tmp_V_7959_reg_1254      |  16|   0|   16|          0|
    |tmp_V_8058_reg_1265      |  16|   0|   16|          0|
    |tmp_V_8157_reg_1276      |  16|   0|   16|          0|
    |tmp_V_8256_reg_1287      |  16|   0|   16|          0|
    |tmp_V_8355_reg_1298      |  16|   0|   16|          0|
    |tmp_V_8454_reg_1309      |  16|   0|   16|          0|
    |tmp_V_8553_reg_1320      |  16|   0|   16|          0|
    |tmp_V_8652_reg_1331      |  16|   0|   16|          0|
    |tmp_V_8751_reg_1342      |  16|   0|   16|          0|
    |tmp_V_8850_reg_1353      |  16|   0|   16|          0|
    |tmp_V_8949_reg_1364      |  16|   0|   16|          0|
    |tmp_V_9048_reg_1375      |  16|   0|   16|          0|
    |tmp_V_9147_reg_1386      |  16|   0|   16|          0|
    |tmp_V_9246_reg_1397      |  16|   0|   16|          0|
    |tmp_V_9345_reg_1408      |  16|   0|   16|          0|
    |tmp_V_9444_reg_1419      |  16|   0|   16|          0|
    |tmp_V_9543_reg_1430      |  16|   0|   16|          0|
    |tmp_V_9642_reg_1441      |  16|   0|   16|          0|
    |tmp_V_9741_reg_1452      |  16|   0|   16|          0|
    |tmp_V_9840_reg_1463      |  16|   0|   16|          0|
    |tmp_V_9939_reg_1474      |  16|   0|   16|          0|
    |trunc_ln1_reg_4788       |  14|   0|   14|          0|
    |trunc_ln43_reg_5138      |   2|   0|    2|          0|
    |trunc_ln708_10_reg_4843  |  14|   0|   14|          0|
    |trunc_ln708_11_reg_4848  |  14|   0|   14|          0|
    |trunc_ln708_12_reg_4853  |  14|   0|   14|          0|
    |trunc_ln708_13_reg_4858  |  14|   0|   14|          0|
    |trunc_ln708_14_reg_4863  |  14|   0|   14|          0|
    |trunc_ln708_15_reg_4868  |  14|   0|   14|          0|
    |trunc_ln708_16_reg_4873  |  14|   0|   14|          0|
    |trunc_ln708_17_reg_4878  |  14|   0|   14|          0|
    |trunc_ln708_18_reg_4883  |  14|   0|   14|          0|
    |trunc_ln708_19_reg_4888  |  14|   0|   14|          0|
    |trunc_ln708_1_reg_4793   |  14|   0|   14|          0|
    |trunc_ln708_20_reg_4893  |  14|   0|   14|          0|
    |trunc_ln708_21_reg_4898  |  14|   0|   14|          0|
    |trunc_ln708_22_reg_4903  |  14|   0|   14|          0|
    |trunc_ln708_23_reg_4908  |  14|   0|   14|          0|
    |trunc_ln708_24_reg_4913  |  14|   0|   14|          0|
    |trunc_ln708_25_reg_4918  |  14|   0|   14|          0|
    |trunc_ln708_26_reg_4923  |  14|   0|   14|          0|
    |trunc_ln708_27_reg_4928  |  14|   0|   14|          0|
    |trunc_ln708_28_reg_4933  |  14|   0|   14|          0|
    |trunc_ln708_29_reg_4938  |  14|   0|   14|          0|
    |trunc_ln708_2_reg_4798   |  14|   0|   14|          0|
    |trunc_ln708_30_reg_4943  |  14|   0|   14|          0|
    |trunc_ln708_31_reg_4948  |  14|   0|   14|          0|
    |trunc_ln708_32_reg_4953  |  14|   0|   14|          0|
    |trunc_ln708_33_reg_4958  |  14|   0|   14|          0|
    |trunc_ln708_34_reg_4963  |  14|   0|   14|          0|
    |trunc_ln708_35_reg_4968  |  14|   0|   14|          0|
    |trunc_ln708_36_reg_4973  |  14|   0|   14|          0|
    |trunc_ln708_37_reg_4978  |  14|   0|   14|          0|
    |trunc_ln708_38_reg_4983  |  14|   0|   14|          0|
    |trunc_ln708_39_reg_4988  |  14|   0|   14|          0|
    |trunc_ln708_3_reg_4803   |  14|   0|   14|          0|
    |trunc_ln708_40_reg_4993  |  14|   0|   14|          0|
    |trunc_ln708_41_reg_4998  |  14|   0|   14|          0|
    |trunc_ln708_42_reg_5003  |  14|   0|   14|          0|
    |trunc_ln708_43_reg_5008  |  14|   0|   14|          0|
    |trunc_ln708_44_reg_5013  |  14|   0|   14|          0|
    |trunc_ln708_45_reg_5018  |  14|   0|   14|          0|
    |trunc_ln708_46_reg_5023  |  14|   0|   14|          0|
    |trunc_ln708_47_reg_5028  |  14|   0|   14|          0|
    |trunc_ln708_48_reg_5033  |  14|   0|   14|          0|
    |trunc_ln708_49_reg_5038  |  14|   0|   14|          0|
    |trunc_ln708_4_reg_4808   |  14|   0|   14|          0|
    |trunc_ln708_50_reg_5043  |  14|   0|   14|          0|
    |trunc_ln708_51_reg_5048  |  14|   0|   14|          0|
    |trunc_ln708_52_reg_5053  |  14|   0|   14|          0|
    |trunc_ln708_53_reg_5058  |  14|   0|   14|          0|
    |trunc_ln708_54_reg_5063  |  14|   0|   14|          0|
    |trunc_ln708_55_reg_5068  |  14|   0|   14|          0|
    |trunc_ln708_56_reg_5073  |  14|   0|   14|          0|
    |trunc_ln708_57_reg_5078  |  14|   0|   14|          0|
    |trunc_ln708_58_reg_5083  |  14|   0|   14|          0|
    |trunc_ln708_59_reg_5088  |  14|   0|   14|          0|
    |trunc_ln708_5_reg_4813   |  14|   0|   14|          0|
    |trunc_ln708_60_reg_5093  |  14|   0|   14|          0|
    |trunc_ln708_61_reg_5098  |  14|   0|   14|          0|
    |trunc_ln708_62_reg_5103  |  14|   0|   14|          0|
    |trunc_ln708_63_reg_5108  |  14|   0|   14|          0|
    |trunc_ln708_64_reg_5113  |  14|   0|   14|          0|
    |trunc_ln708_65_reg_5118  |  14|   0|   14|          0|
    |trunc_ln708_66_reg_5123  |  14|   0|   14|          0|
    |trunc_ln708_67_reg_5128  |  14|   0|   14|          0|
    |trunc_ln708_68_reg_5133  |  14|   0|   14|          0|
    |trunc_ln708_6_reg_4818   |  14|   0|   14|          0|
    |trunc_ln708_7_reg_4823   |  14|   0|   14|          0|
    |trunc_ln708_8_reg_4828   |  14|   0|   14|          0|
    |trunc_ln708_9_reg_4833   |  14|   0|   14|          0|
    |trunc_ln708_s_reg_4838   |  14|   0|   14|          0|
    |w_index71_reg_1122       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |2159|   0| 2159|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27> | return value |
|ap_done             | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27> | return value |
|data_0_V_V_dout     |  in |    8|   ap_fifo  |                          data_0_V_V                          |    pointer   |
|data_0_V_V_empty_n  |  in |    1|   ap_fifo  |                          data_0_V_V                          |    pointer   |
|data_0_V_V_read     | out |    1|   ap_fifo  |                          data_0_V_V                          |    pointer   |
|data_1_V_V_dout     |  in |    8|   ap_fifo  |                          data_1_V_V                          |    pointer   |
|data_1_V_V_empty_n  |  in |    1|   ap_fifo  |                          data_1_V_V                          |    pointer   |
|data_1_V_V_read     | out |    1|   ap_fifo  |                          data_1_V_V                          |    pointer   |
|data_2_V_V_dout     |  in |    8|   ap_fifo  |                          data_2_V_V                          |    pointer   |
|data_2_V_V_empty_n  |  in |    1|   ap_fifo  |                          data_2_V_V                          |    pointer   |
|data_2_V_V_read     | out |    1|   ap_fifo  |                          data_2_V_V                          |    pointer   |
|data_3_V_V_dout     |  in |    8|   ap_fifo  |                          data_3_V_V                          |    pointer   |
|data_3_V_V_empty_n  |  in |    1|   ap_fifo  |                          data_3_V_V                          |    pointer   |
|data_3_V_V_read     | out |    1|   ap_fifo  |                          data_3_V_V                          |    pointer   |
|res_0_V_V_din       | out |   16|   ap_fifo  |                           res_0_V_V                          |    pointer   |
|res_0_V_V_full_n    |  in |    1|   ap_fifo  |                           res_0_V_V                          |    pointer   |
|res_0_V_V_write     | out |    1|   ap_fifo  |                           res_0_V_V                          |    pointer   |
|res_1_V_V_din       | out |   16|   ap_fifo  |                           res_1_V_V                          |    pointer   |
|res_1_V_V_full_n    |  in |    1|   ap_fifo  |                           res_1_V_V                          |    pointer   |
|res_1_V_V_write     | out |    1|   ap_fifo  |                           res_1_V_V                          |    pointer   |
|res_2_V_V_din       | out |   16|   ap_fifo  |                           res_2_V_V                          |    pointer   |
|res_2_V_V_full_n    |  in |    1|   ap_fifo  |                           res_2_V_V                          |    pointer   |
|res_2_V_V_write     | out |    1|   ap_fifo  |                           res_2_V_V                          |    pointer   |
|res_3_V_V_din       | out |   16|   ap_fifo  |                           res_3_V_V                          |    pointer   |
|res_3_V_V_full_n    |  in |    1|   ap_fifo  |                           res_3_V_V                          |    pointer   |
|res_3_V_V_write     | out |    1|   ap_fifo  |                           res_3_V_V                          |    pointer   |
|res_4_V_V_din       | out |   16|   ap_fifo  |                           res_4_V_V                          |    pointer   |
|res_4_V_V_full_n    |  in |    1|   ap_fifo  |                           res_4_V_V                          |    pointer   |
|res_4_V_V_write     | out |    1|   ap_fifo  |                           res_4_V_V                          |    pointer   |
|res_5_V_V_din       | out |   16|   ap_fifo  |                           res_5_V_V                          |    pointer   |
|res_5_V_V_full_n    |  in |    1|   ap_fifo  |                           res_5_V_V                          |    pointer   |
|res_5_V_V_write     | out |    1|   ap_fifo  |                           res_5_V_V                          |    pointer   |
|res_6_V_V_din       | out |   16|   ap_fifo  |                           res_6_V_V                          |    pointer   |
|res_6_V_V_full_n    |  in |    1|   ap_fifo  |                           res_6_V_V                          |    pointer   |
|res_6_V_V_write     | out |    1|   ap_fifo  |                           res_6_V_V                          |    pointer   |
|res_7_V_V_din       | out |   16|   ap_fifo  |                           res_7_V_V                          |    pointer   |
|res_7_V_V_full_n    |  in |    1|   ap_fifo  |                           res_7_V_V                          |    pointer   |
|res_7_V_V_write     | out |    1|   ap_fifo  |                           res_7_V_V                          |    pointer   |
|res_8_V_V_din       | out |   16|   ap_fifo  |                           res_8_V_V                          |    pointer   |
|res_8_V_V_full_n    |  in |    1|   ap_fifo  |                           res_8_V_V                          |    pointer   |
|res_8_V_V_write     | out |    1|   ap_fifo  |                           res_8_V_V                          |    pointer   |
|res_9_V_V_din       | out |   16|   ap_fifo  |                           res_9_V_V                          |    pointer   |
|res_9_V_V_full_n    |  in |    1|   ap_fifo  |                           res_9_V_V                          |    pointer   |
|res_9_V_V_write     | out |    1|   ap_fifo  |                           res_9_V_V                          |    pointer   |
|res_10_V_V_din      | out |   16|   ap_fifo  |                          res_10_V_V                          |    pointer   |
|res_10_V_V_full_n   |  in |    1|   ap_fifo  |                          res_10_V_V                          |    pointer   |
|res_10_V_V_write    | out |    1|   ap_fifo  |                          res_10_V_V                          |    pointer   |
|res_11_V_V_din      | out |   16|   ap_fifo  |                          res_11_V_V                          |    pointer   |
|res_11_V_V_full_n   |  in |    1|   ap_fifo  |                          res_11_V_V                          |    pointer   |
|res_11_V_V_write    | out |    1|   ap_fifo  |                          res_11_V_V                          |    pointer   |
|res_12_V_V_din      | out |   16|   ap_fifo  |                          res_12_V_V                          |    pointer   |
|res_12_V_V_full_n   |  in |    1|   ap_fifo  |                          res_12_V_V                          |    pointer   |
|res_12_V_V_write    | out |    1|   ap_fifo  |                          res_12_V_V                          |    pointer   |
|res_13_V_V_din      | out |   16|   ap_fifo  |                          res_13_V_V                          |    pointer   |
|res_13_V_V_full_n   |  in |    1|   ap_fifo  |                          res_13_V_V                          |    pointer   |
|res_13_V_V_write    | out |    1|   ap_fifo  |                          res_13_V_V                          |    pointer   |
|res_14_V_V_din      | out |   16|   ap_fifo  |                          res_14_V_V                          |    pointer   |
|res_14_V_V_full_n   |  in |    1|   ap_fifo  |                          res_14_V_V                          |    pointer   |
|res_14_V_V_write    | out |    1|   ap_fifo  |                          res_14_V_V                          |    pointer   |
|res_15_V_V_din      | out |   16|   ap_fifo  |                          res_15_V_V                          |    pointer   |
|res_15_V_V_full_n   |  in |    1|   ap_fifo  |                          res_15_V_V                          |    pointer   |
|res_15_V_V_write    | out |    1|   ap_fifo  |                          res_15_V_V                          |    pointer   |
|res_16_V_V_din      | out |   16|   ap_fifo  |                          res_16_V_V                          |    pointer   |
|res_16_V_V_full_n   |  in |    1|   ap_fifo  |                          res_16_V_V                          |    pointer   |
|res_16_V_V_write    | out |    1|   ap_fifo  |                          res_16_V_V                          |    pointer   |
|res_17_V_V_din      | out |   16|   ap_fifo  |                          res_17_V_V                          |    pointer   |
|res_17_V_V_full_n   |  in |    1|   ap_fifo  |                          res_17_V_V                          |    pointer   |
|res_17_V_V_write    | out |    1|   ap_fifo  |                          res_17_V_V                          |    pointer   |
|res_18_V_V_din      | out |   16|   ap_fifo  |                          res_18_V_V                          |    pointer   |
|res_18_V_V_full_n   |  in |    1|   ap_fifo  |                          res_18_V_V                          |    pointer   |
|res_18_V_V_write    | out |    1|   ap_fifo  |                          res_18_V_V                          |    pointer   |
|res_19_V_V_din      | out |   16|   ap_fifo  |                          res_19_V_V                          |    pointer   |
|res_19_V_V_full_n   |  in |    1|   ap_fifo  |                          res_19_V_V                          |    pointer   |
|res_19_V_V_write    | out |    1|   ap_fifo  |                          res_19_V_V                          |    pointer   |
|res_20_V_V_din      | out |   16|   ap_fifo  |                          res_20_V_V                          |    pointer   |
|res_20_V_V_full_n   |  in |    1|   ap_fifo  |                          res_20_V_V                          |    pointer   |
|res_20_V_V_write    | out |    1|   ap_fifo  |                          res_20_V_V                          |    pointer   |
|res_21_V_V_din      | out |   16|   ap_fifo  |                          res_21_V_V                          |    pointer   |
|res_21_V_V_full_n   |  in |    1|   ap_fifo  |                          res_21_V_V                          |    pointer   |
|res_21_V_V_write    | out |    1|   ap_fifo  |                          res_21_V_V                          |    pointer   |
|res_22_V_V_din      | out |   16|   ap_fifo  |                          res_22_V_V                          |    pointer   |
|res_22_V_V_full_n   |  in |    1|   ap_fifo  |                          res_22_V_V                          |    pointer   |
|res_22_V_V_write    | out |    1|   ap_fifo  |                          res_22_V_V                          |    pointer   |
|res_23_V_V_din      | out |   16|   ap_fifo  |                          res_23_V_V                          |    pointer   |
|res_23_V_V_full_n   |  in |    1|   ap_fifo  |                          res_23_V_V                          |    pointer   |
|res_23_V_V_write    | out |    1|   ap_fifo  |                          res_23_V_V                          |    pointer   |
|res_24_V_V_din      | out |   16|   ap_fifo  |                          res_24_V_V                          |    pointer   |
|res_24_V_V_full_n   |  in |    1|   ap_fifo  |                          res_24_V_V                          |    pointer   |
|res_24_V_V_write    | out |    1|   ap_fifo  |                          res_24_V_V                          |    pointer   |
|res_25_V_V_din      | out |   16|   ap_fifo  |                          res_25_V_V                          |    pointer   |
|res_25_V_V_full_n   |  in |    1|   ap_fifo  |                          res_25_V_V                          |    pointer   |
|res_25_V_V_write    | out |    1|   ap_fifo  |                          res_25_V_V                          |    pointer   |
|res_26_V_V_din      | out |   16|   ap_fifo  |                          res_26_V_V                          |    pointer   |
|res_26_V_V_full_n   |  in |    1|   ap_fifo  |                          res_26_V_V                          |    pointer   |
|res_26_V_V_write    | out |    1|   ap_fifo  |                          res_26_V_V                          |    pointer   |
|res_27_V_V_din      | out |   16|   ap_fifo  |                          res_27_V_V                          |    pointer   |
|res_27_V_V_full_n   |  in |    1|   ap_fifo  |                          res_27_V_V                          |    pointer   |
|res_27_V_V_write    | out |    1|   ap_fifo  |                          res_27_V_V                          |    pointer   |
|res_28_V_V_din      | out |   16|   ap_fifo  |                          res_28_V_V                          |    pointer   |
|res_28_V_V_full_n   |  in |    1|   ap_fifo  |                          res_28_V_V                          |    pointer   |
|res_28_V_V_write    | out |    1|   ap_fifo  |                          res_28_V_V                          |    pointer   |
|res_29_V_V_din      | out |   16|   ap_fifo  |                          res_29_V_V                          |    pointer   |
|res_29_V_V_full_n   |  in |    1|   ap_fifo  |                          res_29_V_V                          |    pointer   |
|res_29_V_V_write    | out |    1|   ap_fifo  |                          res_29_V_V                          |    pointer   |
|res_30_V_V_din      | out |   16|   ap_fifo  |                          res_30_V_V                          |    pointer   |
|res_30_V_V_full_n   |  in |    1|   ap_fifo  |                          res_30_V_V                          |    pointer   |
|res_30_V_V_write    | out |    1|   ap_fifo  |                          res_30_V_V                          |    pointer   |
|res_31_V_V_din      | out |   16|   ap_fifo  |                          res_31_V_V                          |    pointer   |
|res_31_V_V_full_n   |  in |    1|   ap_fifo  |                          res_31_V_V                          |    pointer   |
|res_31_V_V_write    | out |    1|   ap_fifo  |                          res_31_V_V                          |    pointer   |
|res_32_V_V_din      | out |   16|   ap_fifo  |                          res_32_V_V                          |    pointer   |
|res_32_V_V_full_n   |  in |    1|   ap_fifo  |                          res_32_V_V                          |    pointer   |
|res_32_V_V_write    | out |    1|   ap_fifo  |                          res_32_V_V                          |    pointer   |
|res_33_V_V_din      | out |   16|   ap_fifo  |                          res_33_V_V                          |    pointer   |
|res_33_V_V_full_n   |  in |    1|   ap_fifo  |                          res_33_V_V                          |    pointer   |
|res_33_V_V_write    | out |    1|   ap_fifo  |                          res_33_V_V                          |    pointer   |
|res_34_V_V_din      | out |   16|   ap_fifo  |                          res_34_V_V                          |    pointer   |
|res_34_V_V_full_n   |  in |    1|   ap_fifo  |                          res_34_V_V                          |    pointer   |
|res_34_V_V_write    | out |    1|   ap_fifo  |                          res_34_V_V                          |    pointer   |
|res_35_V_V_din      | out |   16|   ap_fifo  |                          res_35_V_V                          |    pointer   |
|res_35_V_V_full_n   |  in |    1|   ap_fifo  |                          res_35_V_V                          |    pointer   |
|res_35_V_V_write    | out |    1|   ap_fifo  |                          res_35_V_V                          |    pointer   |
|res_36_V_V_din      | out |   16|   ap_fifo  |                          res_36_V_V                          |    pointer   |
|res_36_V_V_full_n   |  in |    1|   ap_fifo  |                          res_36_V_V                          |    pointer   |
|res_36_V_V_write    | out |    1|   ap_fifo  |                          res_36_V_V                          |    pointer   |
|res_37_V_V_din      | out |   16|   ap_fifo  |                          res_37_V_V                          |    pointer   |
|res_37_V_V_full_n   |  in |    1|   ap_fifo  |                          res_37_V_V                          |    pointer   |
|res_37_V_V_write    | out |    1|   ap_fifo  |                          res_37_V_V                          |    pointer   |
|res_38_V_V_din      | out |   16|   ap_fifo  |                          res_38_V_V                          |    pointer   |
|res_38_V_V_full_n   |  in |    1|   ap_fifo  |                          res_38_V_V                          |    pointer   |
|res_38_V_V_write    | out |    1|   ap_fifo  |                          res_38_V_V                          |    pointer   |
|res_39_V_V_din      | out |   16|   ap_fifo  |                          res_39_V_V                          |    pointer   |
|res_39_V_V_full_n   |  in |    1|   ap_fifo  |                          res_39_V_V                          |    pointer   |
|res_39_V_V_write    | out |    1|   ap_fifo  |                          res_39_V_V                          |    pointer   |
|res_40_V_V_din      | out |   16|   ap_fifo  |                          res_40_V_V                          |    pointer   |
|res_40_V_V_full_n   |  in |    1|   ap_fifo  |                          res_40_V_V                          |    pointer   |
|res_40_V_V_write    | out |    1|   ap_fifo  |                          res_40_V_V                          |    pointer   |
|res_41_V_V_din      | out |   16|   ap_fifo  |                          res_41_V_V                          |    pointer   |
|res_41_V_V_full_n   |  in |    1|   ap_fifo  |                          res_41_V_V                          |    pointer   |
|res_41_V_V_write    | out |    1|   ap_fifo  |                          res_41_V_V                          |    pointer   |
|res_42_V_V_din      | out |   16|   ap_fifo  |                          res_42_V_V                          |    pointer   |
|res_42_V_V_full_n   |  in |    1|   ap_fifo  |                          res_42_V_V                          |    pointer   |
|res_42_V_V_write    | out |    1|   ap_fifo  |                          res_42_V_V                          |    pointer   |
|res_43_V_V_din      | out |   16|   ap_fifo  |                          res_43_V_V                          |    pointer   |
|res_43_V_V_full_n   |  in |    1|   ap_fifo  |                          res_43_V_V                          |    pointer   |
|res_43_V_V_write    | out |    1|   ap_fifo  |                          res_43_V_V                          |    pointer   |
|res_44_V_V_din      | out |   16|   ap_fifo  |                          res_44_V_V                          |    pointer   |
|res_44_V_V_full_n   |  in |    1|   ap_fifo  |                          res_44_V_V                          |    pointer   |
|res_44_V_V_write    | out |    1|   ap_fifo  |                          res_44_V_V                          |    pointer   |
|res_45_V_V_din      | out |   16|   ap_fifo  |                          res_45_V_V                          |    pointer   |
|res_45_V_V_full_n   |  in |    1|   ap_fifo  |                          res_45_V_V                          |    pointer   |
|res_45_V_V_write    | out |    1|   ap_fifo  |                          res_45_V_V                          |    pointer   |
|res_46_V_V_din      | out |   16|   ap_fifo  |                          res_46_V_V                          |    pointer   |
|res_46_V_V_full_n   |  in |    1|   ap_fifo  |                          res_46_V_V                          |    pointer   |
|res_46_V_V_write    | out |    1|   ap_fifo  |                          res_46_V_V                          |    pointer   |
|res_47_V_V_din      | out |   16|   ap_fifo  |                          res_47_V_V                          |    pointer   |
|res_47_V_V_full_n   |  in |    1|   ap_fifo  |                          res_47_V_V                          |    pointer   |
|res_47_V_V_write    | out |    1|   ap_fifo  |                          res_47_V_V                          |    pointer   |
|res_48_V_V_din      | out |   16|   ap_fifo  |                          res_48_V_V                          |    pointer   |
|res_48_V_V_full_n   |  in |    1|   ap_fifo  |                          res_48_V_V                          |    pointer   |
|res_48_V_V_write    | out |    1|   ap_fifo  |                          res_48_V_V                          |    pointer   |
|res_49_V_V_din      | out |   16|   ap_fifo  |                          res_49_V_V                          |    pointer   |
|res_49_V_V_full_n   |  in |    1|   ap_fifo  |                          res_49_V_V                          |    pointer   |
|res_49_V_V_write    | out |    1|   ap_fifo  |                          res_49_V_V                          |    pointer   |
|res_50_V_V_din      | out |   16|   ap_fifo  |                          res_50_V_V                          |    pointer   |
|res_50_V_V_full_n   |  in |    1|   ap_fifo  |                          res_50_V_V                          |    pointer   |
|res_50_V_V_write    | out |    1|   ap_fifo  |                          res_50_V_V                          |    pointer   |
|res_51_V_V_din      | out |   16|   ap_fifo  |                          res_51_V_V                          |    pointer   |
|res_51_V_V_full_n   |  in |    1|   ap_fifo  |                          res_51_V_V                          |    pointer   |
|res_51_V_V_write    | out |    1|   ap_fifo  |                          res_51_V_V                          |    pointer   |
|res_52_V_V_din      | out |   16|   ap_fifo  |                          res_52_V_V                          |    pointer   |
|res_52_V_V_full_n   |  in |    1|   ap_fifo  |                          res_52_V_V                          |    pointer   |
|res_52_V_V_write    | out |    1|   ap_fifo  |                          res_52_V_V                          |    pointer   |
|res_53_V_V_din      | out |   16|   ap_fifo  |                          res_53_V_V                          |    pointer   |
|res_53_V_V_full_n   |  in |    1|   ap_fifo  |                          res_53_V_V                          |    pointer   |
|res_53_V_V_write    | out |    1|   ap_fifo  |                          res_53_V_V                          |    pointer   |
|res_54_V_V_din      | out |   16|   ap_fifo  |                          res_54_V_V                          |    pointer   |
|res_54_V_V_full_n   |  in |    1|   ap_fifo  |                          res_54_V_V                          |    pointer   |
|res_54_V_V_write    | out |    1|   ap_fifo  |                          res_54_V_V                          |    pointer   |
|res_55_V_V_din      | out |   16|   ap_fifo  |                          res_55_V_V                          |    pointer   |
|res_55_V_V_full_n   |  in |    1|   ap_fifo  |                          res_55_V_V                          |    pointer   |
|res_55_V_V_write    | out |    1|   ap_fifo  |                          res_55_V_V                          |    pointer   |
|res_56_V_V_din      | out |   16|   ap_fifo  |                          res_56_V_V                          |    pointer   |
|res_56_V_V_full_n   |  in |    1|   ap_fifo  |                          res_56_V_V                          |    pointer   |
|res_56_V_V_write    | out |    1|   ap_fifo  |                          res_56_V_V                          |    pointer   |
|res_57_V_V_din      | out |   16|   ap_fifo  |                          res_57_V_V                          |    pointer   |
|res_57_V_V_full_n   |  in |    1|   ap_fifo  |                          res_57_V_V                          |    pointer   |
|res_57_V_V_write    | out |    1|   ap_fifo  |                          res_57_V_V                          |    pointer   |
|res_58_V_V_din      | out |   16|   ap_fifo  |                          res_58_V_V                          |    pointer   |
|res_58_V_V_full_n   |  in |    1|   ap_fifo  |                          res_58_V_V                          |    pointer   |
|res_58_V_V_write    | out |    1|   ap_fifo  |                          res_58_V_V                          |    pointer   |
|res_59_V_V_din      | out |   16|   ap_fifo  |                          res_59_V_V                          |    pointer   |
|res_59_V_V_full_n   |  in |    1|   ap_fifo  |                          res_59_V_V                          |    pointer   |
|res_59_V_V_write    | out |    1|   ap_fifo  |                          res_59_V_V                          |    pointer   |
|res_60_V_V_din      | out |   16|   ap_fifo  |                          res_60_V_V                          |    pointer   |
|res_60_V_V_full_n   |  in |    1|   ap_fifo  |                          res_60_V_V                          |    pointer   |
|res_60_V_V_write    | out |    1|   ap_fifo  |                          res_60_V_V                          |    pointer   |
|res_61_V_V_din      | out |   16|   ap_fifo  |                          res_61_V_V                          |    pointer   |
|res_61_V_V_full_n   |  in |    1|   ap_fifo  |                          res_61_V_V                          |    pointer   |
|res_61_V_V_write    | out |    1|   ap_fifo  |                          res_61_V_V                          |    pointer   |
|res_62_V_V_din      | out |   16|   ap_fifo  |                          res_62_V_V                          |    pointer   |
|res_62_V_V_full_n   |  in |    1|   ap_fifo  |                          res_62_V_V                          |    pointer   |
|res_62_V_V_write    | out |    1|   ap_fifo  |                          res_62_V_V                          |    pointer   |
|res_63_V_V_din      | out |   16|   ap_fifo  |                          res_63_V_V                          |    pointer   |
|res_63_V_V_full_n   |  in |    1|   ap_fifo  |                          res_63_V_V                          |    pointer   |
|res_63_V_V_write    | out |    1|   ap_fifo  |                          res_63_V_V                          |    pointer   |
|res_64_V_V_din      | out |   16|   ap_fifo  |                          res_64_V_V                          |    pointer   |
|res_64_V_V_full_n   |  in |    1|   ap_fifo  |                          res_64_V_V                          |    pointer   |
|res_64_V_V_write    | out |    1|   ap_fifo  |                          res_64_V_V                          |    pointer   |
|res_65_V_V_din      | out |   16|   ap_fifo  |                          res_65_V_V                          |    pointer   |
|res_65_V_V_full_n   |  in |    1|   ap_fifo  |                          res_65_V_V                          |    pointer   |
|res_65_V_V_write    | out |    1|   ap_fifo  |                          res_65_V_V                          |    pointer   |
|res_66_V_V_din      | out |   16|   ap_fifo  |                          res_66_V_V                          |    pointer   |
|res_66_V_V_full_n   |  in |    1|   ap_fifo  |                          res_66_V_V                          |    pointer   |
|res_66_V_V_write    | out |    1|   ap_fifo  |                          res_66_V_V                          |    pointer   |
|res_67_V_V_din      | out |   16|   ap_fifo  |                          res_67_V_V                          |    pointer   |
|res_67_V_V_full_n   |  in |    1|   ap_fifo  |                          res_67_V_V                          |    pointer   |
|res_67_V_V_write    | out |    1|   ap_fifo  |                          res_67_V_V                          |    pointer   |
|res_68_V_V_din      | out |   16|   ap_fifo  |                          res_68_V_V                          |    pointer   |
|res_68_V_V_full_n   |  in |    1|   ap_fifo  |                          res_68_V_V                          |    pointer   |
|res_68_V_V_write    | out |    1|   ap_fifo  |                          res_68_V_V                          |    pointer   |
|res_69_V_V_din      | out |   16|   ap_fifo  |                          res_69_V_V                          |    pointer   |
|res_69_V_V_full_n   |  in |    1|   ap_fifo  |                          res_69_V_V                          |    pointer   |
|res_69_V_V_write    | out |    1|   ap_fifo  |                          res_69_V_V                          |    pointer   |
+--------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

