//! A 64-bit RISC-V RV64i interpreter

use std::fmt;
use crate::mmu::{VirtAddr, Mmu, Perm, PERM_EXEC};


/// An J-type instuctions
#[derive(Debug)]
struct Jtype{
    imm: i32,
    rd:  Register,
}


impl From<u32> for Jtype {

    fn from(inst: u32) -> Self{
        let imm20   = (inst >> 31) & 1;
        let imm101  = (inst >> 21) & 0b1111111111;
        let imm11   = (inst >> 20) & 1;
        let imm1912 = (inst >> 12) & 0b11111111;

        let imm = (imm20 << 20) | (imm1912 << 12) 
                | (imm11 << 11 ) | (imm101 << 1);
        let imm = ((imm as i32) << 11) >> 11;
 
        Jtype{
            imm: imm,
            rd: Register::from((inst >> 7) & 0b11111), 
        }
    }
}

/// An B-type instuctions
#[derive(Debug)]
struct Btype{
    imm:    i32,
    rs2:    Register,
    rs1:    Register,
    funct3: u32,
}


impl From<u32> for Btype {

    fn from(inst: u32) -> Self{
        let imm12  = (inst >> 31) & 1;
        let imm105 = (inst >> 25) & 0b111111;
        let imm41  = (inst >> 8)  & 0b1111;
        let imm11  = (inst >> 7)  & 1;

        let imm = (imm12 << 12) | (imm11 << 11) 
                | (imm105 << 5 ) | (imm41 << 1);
        let imm = ((imm as i32) << 19) >> 19;
 
        Btype{
            imm:     imm,
            rs2:    Register::from((inst >> 20) & 0b11111), 
            rs1:    Register::from((inst >> 15) & 0b11111), 
            funct3: (inst >> 12) & 0b111,
        }
    }
}

/// An R-type instuctions
#[derive(Debug)]
struct Rtype{
    funct7:  u32,
    rs2:     Register,
    rs1:     Register,
    funct3:  u32,
    rd:      Register,
}


impl From<u32> for Rtype {
    fn from(inst: u32) -> Self{
        Rtype{
            funct7:  (inst >> 25) & 0b1111111,
            rs2:     Register::from((inst >> 20) & 0b11111),
            rs1:     Register::from((inst >> 15) & 0b11111),
            funct3:  (inst >> 12) & 0b111,
            rd:      Register::from((inst >> 7) & 0b11111), 
        }
    }
}


/// An S-type instuctions
#[derive(Debug)]
struct Stype{
    imm:    i32,
    rs2:    Register,
    rs1:    Register,
    funct3: u32,
}


impl From<u32> for Stype {
    fn from(inst: u32) -> Self{
        let imm115  = (inst >> 25) & 0b1111111;
        let imm40   = (inst >> 7) & 0b11111;

        let imm = (imm115 << 5) | imm40 ;
        let imm = ((imm as i32) << 20) >> 20 ;
        Stype{
            imm:     imm,
            rs2:     Register::from((inst >> 20) & 0b11111),
            rs1:     Register::from((inst >> 15) & 0b11111),
            funct3:  (inst >> 12) & 0b111,
        }
    }
}

/// An I-type instuctions
#[derive(Debug)]
struct Itype{
    imm:    i32,
    rs1:    Register,
    funct3: u32,
    rd:     Register,
}


impl From<u32> for Itype {

    fn from(inst: u32) -> Self{
        
        let imm = (inst as i32) >> 20;
 
        Itype{
            imm:     imm,
            rs1:     Register::from((inst >> 15) & 0b11111),
            funct3: (inst >> 12) & 0b111,
            rd:     Register::from((inst >> 7) & 0b11111), 
        }
    }
}


/// An U-type instuctions
#[derive(Debug)]
struct Utype{
    imm: i32,
    rd: Register,
}


impl From<u32> for Utype {

    fn from(inst: u32) -> Self{
        Utype{
            imm: (inst  & !0xfff) as i32,
            rd: Register::from((inst >> 7) & 0b11111), 
        }
    }
}

/// All the state of the emulated system
pub struct Emulator {
    /// Memory for the emulator
    pub memory: Mmu,
    
    /// All
    registers: [u64; 33],
}

#[derive(Clone, Copy, Debug, PartialEq)]
/// Reason why the VM exited
pub enum VmExit {
    /// The Vm existed due to syscall instuction
    Syscall,
    
    /// The VM exited cleanly as requested by the VM
    Exit,

    /// An integer overflow occured during a syscall
    /// due to bad
    /// supplied arguments by the program
    SyscallIntegerOverflow,
    
    /// a read or write memory request overflowed the 
    AddressIntegerOverflow,

    /// The address requested was not in bounds to the guest memory space
    AddressMiss(VirtAddr, usize),

    /// A read of `VirtAddr` is failed due to missing permission
    ReadFault(VirtAddr),

    /// An write of `VirtAddr` is failed due to missing permission
    WriteFault(VirtAddr),


}

impl fmt::Display for Emulator {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, 
r#"zero {:016x} ra {:016x} sp  {:016x} gp  {:016x}
tp   {:016x} t0 {:016x} t1  {:016x} t2  {:016x}
s0   {:016x} s1 {:016x} a0  {:016x} a1  {:016x}
a2   {:016x} a3 {:016x} a4  {:016x} a5  {:016x}
s6   {:016x} s7 {:016x} s2  {:016x} s3  {:016x}
s4   {:016x} s5 {:016x} s6  {:016x} s7  {:016x}
s8   {:016x} s9 {:016x} s10 {:016x} s11 {:016x}
t3   {:016x} t4 {:016x} t5  {:016x} t6  {:016x}
pc   {:016x}"#,
    self.reg(Register::Zero),
    self.reg(Register::Ra),
    self.reg(Register::Sp),
    self.reg(Register::Gp),
    self.reg(Register::Tp),
    self.reg(Register::T0),
    self.reg(Register::T1),
    self.reg(Register::T2), 
    self.reg(Register::S0),
    self.reg(Register::S1),
    self.reg(Register::A0),
    self.reg(Register::A1), 
    self.reg(Register::A2),
    self.reg(Register::A3), 
    self.reg(Register::A4),
    self.reg(Register::A5),
    self.reg(Register::A6),
    self.reg(Register::A7),
    self.reg(Register::S2),
    self.reg(Register::S3),
    self.reg(Register::S4),
    self.reg(Register::S5),
    self.reg(Register::S6),
    self.reg(Register::S7),
    self.reg(Register::S8),
    self.reg(Register::S9),
    self.reg(Register::S10),
    self.reg(Register::S11),
    self.reg(Register::T3),
    self.reg(Register::T4),
    self.reg(Register::T5),
    self.reg(Register::T6),
    self.reg(Register::Pc),
)
    }
}

/// 64-bit RISC-V register
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(usize)]
pub enum Register {
    Zero = 0,
    Ra,
    Sp,
    Gp,
    Tp,
    T0,
    T1,
    T2, 
    S0,
    S1,
    A0,
    A1, 
    A2,
    A3, 
    A4,
    A5,
    A6,
    A7,
    S2,
    S3,
    S4,
    S5,
    S6,
    S7,
    S8,
    S9,
    S10,
    S11,
    T3,
    T4,
    T5,
    T6,
    Pc,
}

impl From<u32> for Register {
    fn from(val: u32) -> Self {
        assert!(val < 32);
        unsafe{
            core::ptr::read_unaligned(&(val as usize) as 
                                      *const usize as *const Register)
        }
    }
}
impl Emulator {
    /// Creates a new emulator with `size` bytes in memory
    pub fn new(size: usize) -> Self {
        Emulator {
            memory: Mmu::new(size),
            registers: [0; 33],
        }
    }
    /// Fork emulator into a new emulator which will diff from the original
    pub fn fork(&self) -> Self{
        Emulator {
            memory: self.memory.fork(),
            registers: self.registers.clone(),
        }
    }

    /// Reset tje state of `self` to `other`, assuming that `self` is 
    /// foked off of `other`. It it is not, the results are invalid.
    pub fn reset(&mut self, other: &Self) {
        // Reset memory state
        self.memory.reset(&other.memory);

        // Reset regesiter state
        self.registers = other.registers; 
    }


    /// Get a register from the guest
    pub fn reg(&self, register: Register) -> u64 {
        if register != Register::Zero {
        self.registers[register as usize]
        } else {
            0
        }
    }


    /// set  a register from the guest
    pub fn set_reg(&mut self, register: Register, val: u64)   {
        if register != Register::Zero {
            self.registers[register as usize] = val; 
        }
    }



    pub fn run(&mut self) -> Result<(), VmExit> {

        'next_inst: loop {

            let pc = self.reg(Register::Pc);
            
            let inst: u32 = self.memory.read_perms(VirtAddr(pc as usize), 
                                                   Perm(PERM_EXEC))?;
            // Extract opcode from instruction
            let opcode = inst & 0b1111111;
            

            match opcode {
                0b0110111 =>{
                    // LUI
                    let inst = Utype::from(inst);
                    self.set_reg(inst.rd, inst.imm as i64 as u64);
                    //println!("{:?}", inst);
                },
                 0b0010111 =>{
                    // AUIPC
                    let inst = Utype::from(inst);
                    self.set_reg(inst.rd, 
                                 (inst.imm as i64 as u64).wrapping_add(pc));
                    //println!("{:?}", inst);
                },
                0b1101111 => {
                    //JAL
                    let inst = Jtype::from(inst);
                    self.set_reg(inst.rd, pc.wrapping_add(4));
                    self.set_reg(Register::Pc,
                                 pc.wrapping_add(inst.imm as i64 as u64));
                    continue 'next_inst;
                },
                 0b1100111 => {
                    // We know it's a Itype
                    let inst = Itype::from(inst);

                    match inst.funct3 {
                        0b000 => {
                            //JALR
                            let target = self.reg(inst.rs1).wrapping_add(
                                inst.imm as i64 as u64);
                            self.set_reg(inst.rd, pc.wrapping_add(4));
                            self.set_reg(Register::Pc, target);
                            continue 'next_inst;
                    },
                        _ => unimplemented!("unhandled funct3 {:#05b}\n", inst.funct3),

                    }
                },
                0b1100011 => {
                    // We know it's a Btype
                    let inst = Btype::from(inst);

                    let rs1 = self.reg(inst.rs1);
                    let rs2 = self.reg(inst.rs2);

                    match inst.funct3 {
                        0b000 => {
                            //BEQ
                            if rs1 == rs2 {
                                self.set_reg(Register::Pc,
                                             pc.wrapping_add(inst.imm as i64 as u64));
                                continue 'next_inst;

                            }
                        },
                         0b001 => {
                            // BNE
                            if rs1 != rs2 {
                                self.set_reg(Register::Pc,
                                             pc.wrapping_add(inst.imm as i64 as u64));
                                continue 'next_inst;

                            }
                        },
                         0b100 => {
                            // BLT
                            if (rs1 as i64) < (rs2 as i64) {
                                self.set_reg(Register::Pc,
                                             pc.wrapping_add(inst.imm as i64 as u64));
                                continue 'next_inst;

                            }
                        },
                          0b101 => {
                            // BGE
                            if (rs1 as i64) >= (rs2 as i64) {
                                self.set_reg(Register::Pc,
                                             pc.wrapping_add(inst.imm as i64 as u64));
                                continue 'next_inst;

                            }
                        },
                          0b110 => {
                            // BLTU
                            if (rs1 as u64) < (rs2 as u64) {
                                self.set_reg(Register::Pc,
                                             pc.wrapping_add(inst.imm as i64 as u64));
                                continue 'next_inst;

                            }
                        },
                           0b111 => {
                            // BGEU
                            if (rs1 as u64) >= (rs2 as u64) {
                                self.set_reg(Register::Pc,
                                             pc.wrapping_add(inst.imm as i64 as u64));
                                continue 'next_inst;

                            }
                        },
                        _ => unimplemented!("Unnexpected 0b1100011, {:#b}",inst.funct3),
                    }

                },
                  0b0000011 => {
                    // We know it's a Itype
                    let inst = Itype::from(inst); 

                    let addr = VirtAddr(self.reg(inst.rs1)
                                        .wrapping_add(inst.imm as i64 as u64) 
                                        as usize);
                    //println!("Reading from {:#x}", addr.0);
                    match inst.funct3 {
                        0b000 => {
                            // LB
                            let mut tmp = [0u8; 1];
                            self.memory.read_into(addr, &mut tmp)?;
                            self.set_reg(inst.rd, 
                                         i8::from_le_bytes(tmp) as i64 as u64);
                        },
                         0b001 => {
                            // LH
                            let mut tmp = [0u8; 2];
                            self.memory.read_into(addr, &mut tmp)?;
                            self.set_reg(inst.rd, 
                                         i16::from_le_bytes(tmp) as i64 as u64);
                        },
                        0b010 => {
                            // LW
                            let mut tmp = [0u8; 4];
                            self.memory.read_into(addr, &mut tmp)?;
                            self.set_reg(inst.rd, 
                                         i32::from_le_bytes(tmp) as i64 as u64);
                        },
                        0b011 => {
                            // LD
                            let mut tmp = [0u8; 8];
                            self.memory.read_into(addr, &mut tmp)?;
                            self.set_reg(inst.rd, 
                                         i64::from_le_bytes(tmp) as i64 as u64);
                        },
                        0b100 => {
                            // LBU
                            let mut tmp = [0u8; 1];
                            self.memory.read_into(addr, &mut tmp)?;
                            self.set_reg(inst.rd, 
                                         u8::from_le_bytes(tmp)  as u64);
                        },
                        0b101 => {
                            // LHU
                            let mut tmp = [0u8; 2];
                            self.memory.read_into(addr, &mut tmp)?;
                            self.set_reg(inst.rd, 
                                         u16::from_le_bytes(tmp)  as u64);
                        },
                         0b110 => {
                            // LWU
                            let mut tmp = [0u8; 4];
                            self.memory.read_into(addr, &mut tmp)?;
                            self.set_reg(inst.rd, 
                                         u32::from_le_bytes(tmp)  as u64);
                        },

                          _ => unimplemented!("Unexpected 0b0000011\n"),

                    }
                  },
                  0b0100011 =>  {
                      // We know it's a Stype
                      let inst = Stype::from(inst); 

                      let addr = VirtAddr(self.reg(inst.rs1)
                                        .wrapping_add(inst.imm as i64 as u64) 
                                        as usize);

                      match inst.funct3 {
                          0b000 =>{
                              // SB
                              let val = self.reg(inst.rs2) as u8;
                              self.memory.write(addr, val)?;

                          },
                          0b001 =>{
                              // SH
                              let val = self.reg(inst.rs2) as u16;
                              self.memory.write(addr, val)?;

                          },
                          0b010 =>{
                              // SW
                              let val = self.reg(inst.rs2) as u32;
                              self.memory.write(addr, val)?;

                          },
                          0b011 =>{
                              // SD
                              let val = self.reg(inst.rs2) as u64;
                              self.memory.write(addr, val)?;

                          },
                          
                           _ => unimplemented!("Unexpected 0b0100011\n"),

                      }

                  },
                  0b0010011 => {
                      // We know it's a Itype
                      let inst = Itype::from(inst); 

                      let rs1 = self.reg(inst.rs1);
                      let imm = inst.imm as i64 as u64;

                      match inst.funct3 {
                          0b000 => {
                              // ADDI
                              self.set_reg(inst.rd, rs1.wrapping_add(imm));
                          },
                          0b010 => {
                              // SLTI
                              if (rs1 as i64) < (imm  as i64){
                                  self.set_reg(inst.rd, 1);
                              } else {
                                  self.set_reg(inst.rd, 0);
                              }
                          },
                          0b011 => {
                              // SLTIU
                              if (rs1 as u64) < (imm  as u64){
                                  self.set_reg(inst.rd, 1);
                              } else {
                                  self.set_reg(inst.rd, 0);
                              }
                          },
                          0b100 => {
                              // XORI
                              self.set_reg(inst.rd, rs1 ^ imm);
                          },
                          0b110 => {
                              // ORI
                              self.set_reg(inst.rd, rs1 | imm);
                          },
                          0b111 => {
                              // ANDI
                              self.set_reg(inst.rd, rs1 & imm);
                          },
                          0b001 => {
                              
                            let mode = (inst.imm >> 6 ) & 0b111111;

                              match mode {
                                  0b000000 => {
                                      // SRLLI
                                      let shamt = inst.imm & 0b111111;
                                      self.set_reg(inst.rd, rs1 << shamt);
                                  }
                                  _ => unreachable!(),
                             }
                          },
                          0b101 => {
                              let mode = (inst.imm >> 6 ) & 0b111111;

                              match mode {
                                  0b000000 => {
                                      // SRLI
                                      let shamt = inst.imm & 0b111111;
                                      self.set_reg(inst.rd, rs1 >> shamt);
                                  }
                                  0b010000 => {
                                      // SRAI
                                      let shamt = inst.imm & 0b111111;
                                      self.set_reg(inst.rd, 
                                                   ((rs1 as i64) >> shamt) as u64);
                                  }
                                  _ => unreachable!(),
                             }
                          },
                           _ => unimplemented!("Unexpected 0b0010011\n"),

                      }
 
                  },
                   0b0111011 => {
                      let inst = Rtype::from(inst);

                      let rs1 = self.reg(inst.rs1) as u32;
                      let rs2 = self.reg(inst.rs2) as u32;

                      match (inst.funct7, inst.funct3) {
                          (0b000000, 0b000) => {
                              // ADDW
                              self.set_reg(inst.rd, 
                                           rs1.wrapping_add(rs2) as i32 as i64 as u64);
                          },
                           (0b100000, 0b000) => {
                              // SUBW
                              self.set_reg(inst.rd, 
                                           rs1.wrapping_sub(rs2) as i32 as i64 as u64);
                          },
                          (0b000000, 0b001) => {
                              // SLLW
                              let shamt = rs2 & 0b11111;
                              self.set_reg(inst.rd, 
                                           (rs1 << shamt) as i32 as i64 as u64);
                          },
                          (0b000000, 0b101) => {
                              // SRLW
                              let shamt = rs2 & 0b11111;
                              self.set_reg(inst.rd, 
                                           (rs1 >> shamt) as i32 as i64 as u64);
                          },
                           (0b010000, 0b101) => {
                              // SRAW
                              let shamt = rs2 & 0b11111;
                              self.set_reg(inst.rd, 
                                           ((rs1 as i32) >> shamt) as i64 as  u64);
                          },
                           _ => unreachable!("inst.func7 {:#b}, inst:funct3 {:#b}", inst.funct7, inst.funct3),
                      }
                  },

                 0b0110011 => {
                      let inst = Rtype::from(inst);

                      let rs1 = self.reg(inst.rs1);
                      let rs2 = self.reg(inst.rs2);

                      match (inst.funct7, inst.funct3) {
                          (0b000000, 0b000) => {
                              // Add
                              self.set_reg(inst.rd, rs1.wrapping_add(rs2));
                          },
                           (0b100000, 0b000) => {
                              // Sub
                              self.set_reg(inst.rd, rs1.wrapping_sub(rs2));
                          },
                          (0b000000, 0b001) => {
                              // SLL
                              let shamt = rs2 & 0b111111;
                              self.set_reg(inst.rd, rs1 << shamt);
                          },
                          (0b000000, 0b010) => {
                              // SLT
                              if (rs1 as i64) < (rs2 as i64){
                                  self.set_reg(inst.rd, 1);
                              } else {
                                  self.set_reg(inst.rd, 0);
                              }
                          },
                          (0b000000, 0b011) => {
                              // SLTU
                              if (rs1 as u64) < (rs2 as u64){
                                  self.set_reg(inst.rd, 1);
                              } else {
                                  self.set_reg(inst.rd, 0);
                              }
                          },
                           (0b000000, 0b100) => {
                              // XOR
                              self.set_reg(inst.rd, rs1 ^ rs2);
                          },
                          (0b000000, 0b101) => {
                              // SRL
                              let shamt = rs2 & 0b111111;
                              self.set_reg(inst.rd, rs1 >> shamt);
                          },
                           (0b010000, 0b101) => {
                              // SRL
                              let shamt = rs2 & 0b111111;
                              self.set_reg(inst.rd, 
                                           ((rs1 as i64) >> shamt) as u64);
                          },
                            (0b000000, 0b110) => {
                              // OR
                              self.set_reg(inst.rd, rs1 | rs2);
                          },
                           (0b000000, 0b111) => {
                              // AND
                              self.set_reg(inst.rd, rs1 & rs2);
                          },

                          _ => unreachable!("funct7 {:#b}, funct3: {:#b}", inst.funct7, inst.funct3),
                      }
                  },

                  0b0001111 => {
                      let inst = Itype::from(inst);

                      match inst.funct3 {
                          0b000 => {
                              // FENCE
                          },

                          _ => unreachable!(),
                      }
                  },

                  0b1110011 => {
                      if inst == 0b00000000000000000000000001110011 {
                          // Ecall
                           return Err(VmExit::Syscall);
                      } else if inst == 0b00000000000100000000000001110011 {
                          // EBRAKE
                      } else {
                          unreachable!();
                      }
                  },
                  0b0011011 => {
                      // We know it's a Itype
                      let inst = Itype::from(inst); 

                      let rs1 = self.reg(inst.rs1) as u32;
                      let imm = inst.imm as u32;

                      match inst.funct3 {
                          0b000 => {
                              // ADDIW
                              self.set_reg(inst.rd, rs1
                                           .wrapping_add(imm) as i32 as i64 as u64);
                          },
                         0b001 => {       
                            let mode = (inst.imm >> 5 ) & 0b1111111;

                              match mode {
                                  0b0000000 => {
                                      // SRLLIW
                                      let shamt = inst.imm & 0b11111;
                                      self.set_reg(inst.rd, (rs1 << shamt) as i32 as i64 as u64);
                                  }
                                  _ => unreachable!(),
                             }
                          },
                          0b101 => {
                              let mode = (inst.imm >> 5 ) & 0b1111111;

                              match mode {
                                  0b0000000 => {
                                      // SRLIW
                                      let shamt = inst.imm & 0b11111;
                                      self.set_reg(inst.rd, 
                                                   (rs1 >> shamt) as i32 as i64 as u64);
                                  }
                                  0b0100000 => {
                                      // SRAIW
                                      let shamt = inst.imm & 0b11111;
                                      self.set_reg(inst.rd, 
                                                   ((rs1 as i64) >> shamt) as i64 as u64);
                                  }
                                  _ => unreachable!(),
                             }
                          },
                           _ => unimplemented!("Unexpected 0b0010011\n"),

                      }
 
                  },
                  _  =>   unimplemented!("Unhandled opcode {:#09b}\n", opcode),

            }

            self.set_reg(Register::Pc, pc.wrapping_add(4));


        
        }

    }


    // run end
}



