awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/First/First.srcs/sources_1/new/delay_some.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_some
INFO: [VRFC 10-311] analyzing module single_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/First/First.srcs/sim_1/new/tb_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/First/First.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
