
*** Running vivado
    with args -log SoC_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SoC_fpga.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SoC_fpga.tcl -notrace
Command: synth_design -top SoC_fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 345.129 ; gain = 101.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SoC_fpga' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/system_top.v:2]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:3]
INFO: [Synth 8-638] synthesizing module 'bdebouncer' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:100]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bdebouncer' (2#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:100]
INFO: [Synth 8-638] synthesizing module 'SoC' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/SoC.v:2]
INFO: [Synth 8-638] synthesizing module 'SoC_AD' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/AD.v:39]
INFO: [Synth 8-256] done synthesizing module 'SoC_AD' (3#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/AD.v:39]
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/MIPS.v:2]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/datapath.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:33]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:33]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (5#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:3]
INFO: [Synth 8-638] synthesizing module 'dreg' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:70]
INFO: [Synth 8-256] done synthesizing module 'dreg' (6#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:70]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/memory.v:4]
INFO: [Synth 8-3876] $readmem data file 'soc_driver.dat' is read successfully [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/memory.v:10]
INFO: [Synth 8-256] done synthesizing module 'imem' (7#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/memory.v:4]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:3]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:106]
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:106]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:28]
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:28]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:50]
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:41]
INFO: [Synth 8-638] synthesizing module 'mul' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:62]
INFO: [Synth 8-256] done synthesizing module 'mul' (11#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:62]
INFO: [Synth 8-638] synthesizing module 'dreg_en' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:83]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg_en' (12#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:83]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (13#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:13]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/memory.v:16]
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/memory.v:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (15#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/datapath.v:2]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/control_unit.v:2]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/cu_parts.v:2]
INFO: [Synth 8-256] done synthesizing module 'maindec' (16#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/cu_parts.v:2]
INFO: [Synth 8-638] synthesizing module 'auxdec' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/cu_parts.v:41]
INFO: [Synth 8-256] done synthesizing module 'auxdec' (17#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/cu_parts.v:41]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (18#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/control_unit.v:2]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/MIPS.v:2]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/FA.v:3]
INFO: [Synth 8-638] synthesizing module 'FA_AD' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/AD.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/AD.v:10]
INFO: [Synth 8-256] done synthesizing module 'FA_AD' (20#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/AD.v:1]
INFO: [Synth 8-638] synthesizing module 'dreg_en__parameterized0' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:83]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg_en__parameterized0' (20#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:83]
INFO: [Synth 8-638] synthesizing module 'dreg_en__parameterized1' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:83]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg_en__parameterized1' (20#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:83]
INFO: [Synth 8-638] synthesizing module 'sr_reg' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:95]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sr_reg' (21#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:95]
INFO: [Synth 8-638] synthesizing module 'fact' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fact.v:3]
	Parameter IN_WIDTH bound to: 4 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fact_DP' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fact.v:67]
	Parameter IN_WIDTH bound to: 4 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized1' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized1' (21#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:3]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:127]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (22#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:127]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:140]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (23#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:140]
INFO: [Synth 8-638] synthesizing module 'dreg_en__parameterized2' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:83]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg_en__parameterized2' (23#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:83]
INFO: [Synth 8-256] done synthesizing module 'fact_DP' (24#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fact.v:67]
INFO: [Synth 8-638] synthesizing module 'fact_CU' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fact.v:25]
	Parameter S0 bound to: 1'b0 
	Parameter S1 bound to: 1'b1 
	Parameter IDLE bound to: 6'b000000 
	Parameter LOAD bound to: 6'b111100 
	Parameter WAIT bound to: 6'b000000 
	Parameter DEC bound to: 6'b011000 
	Parameter DONE bound to: 6'b000010 
	Parameter ERR bound to: 6'b000001 
INFO: [Synth 8-256] done synthesizing module 'fact_CU' (25#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fact.v:25]
INFO: [Synth 8-256] done synthesizing module 'fact' (26#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fact.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/FA.v:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (27#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/FA.v:3]
INFO: [Synth 8-638] synthesizing module 'GPIO' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/GPIO.v:2]
INFO: [Synth 8-638] synthesizing module 'GPIO_AD' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/AD.v:20]
INFO: [Synth 8-226] default block is never used [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/AD.v:29]
INFO: [Synth 8-256] done synthesizing module 'GPIO_AD' (28#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/AD.v:20]
INFO: [Synth 8-226] default block is never used [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/GPIO.v:19]
INFO: [Synth 8-256] done synthesizing module 'GPIO' (29#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/GPIO.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/SoC.v:34]
INFO: [Synth 8-256] done synthesizing module 'SoC' (30#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/SoC.v:2]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:49]
INFO: [Synth 8-226] default block is never used [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:53]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (31#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:49]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:75]
INFO: [Synth 8-226] default block is never used [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:86]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (32#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:75]
INFO: [Synth 8-256] done synthesizing module 'SoC_fpga' (33#1) [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/system_top.v:2]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[31]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[30]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[29]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[28]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[27]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[26]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[25]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[24]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[23]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[22]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[21]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[20]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[19]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[18]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[17]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[16]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[15]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[14]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[13]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[12]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[7]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[6]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[5]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[4]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[3]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[2]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[1]
WARNING: [Synth 8-3331] design SoC_AD has unconnected port a[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 396.996 ; gain = 152.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 396.996 ; gain = 152.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/constrs_1/new/SoC_fpga.xdc]
Finished Parsing XDC File [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/constrs_1/new/SoC_fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/constrs_1/new/SoC_fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 752.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 752.461 ; gain = 508.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 752.461 ; gain = 508.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 752.461 ; gain = 508.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:47]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:66]
WARNING: [Synth 8-6014] Unused sequential element Q_reg was removed.  [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 752.461 ; gain = 508.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  18 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bdebouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SoC_AD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module dreg_en 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
Module auxdec 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
Module FA_AD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module dreg_en__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg_en__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sr_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dreg_en__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fact_CU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FA 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module GPIO_AD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module GPIO 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module SoC 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
WARNING: [Synth 8-6014] Unused sequential element clk_gen/count1_reg was removed.  [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:10]
WARNING: [Synth 8-6014] Unused sequential element clk_gen/clk_sec_reg was removed.  [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/fpga_parts.v:10]
INFO: [Synth 8-5545] ROM "clk_gen/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_gen/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "bd/debounced_button0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element SoC/fa/fact/dp/CNT/Q_reg was removed.  [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:133]
DSP Report: Generating DSP SoC/fa/fact/dp/MUL/hi0, operation Mode is: A*B.
DSP Report: operator SoC/fa/fact/dp/MUL/hi0 is absorbed into DSP SoC/fa/fact/dp/MUL/hi0.
DSP Report: operator SoC/fa/fact/dp/MUL/hi0 is absorbed into DSP SoC/fa/fact/dp/MUL/hi0.
DSP Report: Generating DSP SoC/fa/fact/dp/MUL/hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator SoC/fa/fact/dp/MUL/hi0 is absorbed into DSP SoC/fa/fact/dp/MUL/hi0.
DSP Report: operator SoC/fa/fact/dp/MUL/hi0 is absorbed into DSP SoC/fa/fact/dp/MUL/hi0.
WARNING: [Synth 8-3331] design imem has unconnected port a[5]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 752.461 ; gain = 508.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------+-----------+----------------------+-----------------+
|SoC_fpga    | SoC/mips/dp/rf/rf_reg    | Implied   | 32 x 32              | RAM32M x 18     | 
|SoC_fpga    | SoC/mips/dp/dmem/ram_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+--------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul         | A*B            | 18     | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul         | (PCIN>>17)+A*B | 15     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 821.711 ; gain = 577.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 841.988 ; gain = 597.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------+-----------+----------------------+-----------------+
|SoC_fpga    | SoC/mips/dp/rf/rf_reg    | Implied   | 32 x 32              | RAM32M x 18     | 
|SoC_fpga    | SoC/mips/dp/dmem/ram_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+--------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[31]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[30]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[29]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[28]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[27]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[26]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[25]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[24]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[23]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[22]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[21]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[20]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[19]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[18]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[17]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[16]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[15]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[14]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[13]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[12]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[11]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[10]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[9]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[8]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[7]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[6]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[5]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[4]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[3]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[2]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[1]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/alu/y_reg[0]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/pc_reg/Q_reg[1]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/pc_reg/Q_reg[0]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[31]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[30]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[29]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[28]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[27]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[26]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[25]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[24]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[23]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[22]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[21]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[20]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[19]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[18]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[17]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[16]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[15]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[14]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[13]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[12]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[11]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[10]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[9]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[8]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[7]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[6]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[5]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[4]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[3]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[2]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[1]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/hi_reg/Q_reg[0]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[31]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[30]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[29]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[28]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[27]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[26]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[25]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[24]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[23]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[22]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[21]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[20]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[19]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[18]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[17]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[16]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[15]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[14]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[13]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[12]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[11]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[10]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[9]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[8]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[7]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[6]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[5]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[4]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[3]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[2]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[1]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/lo_reg/Q_reg[0]) is unused and will be removed from module SoC_fpga.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:133]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.srcs/sources_1/new/dp_parts.v:133]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.457 ; gain = 660.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.457 ; gain = 660.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.457 ; gain = 660.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.457 ; gain = 660.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.457 ; gain = 660.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.457 ; gain = 660.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.457 ; gain = 660.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    36|
|3     |DSP48E1  |     2|
|4     |LUT1     |     3|
|5     |LUT2     |    66|
|6     |LUT3     |    50|
|7     |LUT4     |   123|
|8     |LUT5     |   172|
|9     |LUT6     |   358|
|10    |RAM32M   |    12|
|11    |RAM64X1S |    32|
|12    |FDCE     |   134|
|13    |FDRE     |    91|
|14    |IBUF     |     8|
|15    |OBUF     |    18|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+--------------------------+------+
|      |Instance           |Module                    |Cells |
+------+-------------------+--------------------------+------+
|1     |top                |                          |  1107|
|2     |  SoC              |SoC                       |   989|
|3     |    fa             |FA                        |   127|
|4     |      done_reg     |sr_reg                    |     1|
|5     |      err_reg      |sr_reg_2                  |     1|
|6     |      fact         |fact                      |    78|
|7     |        cu         |fact_CU                   |     1|
|8     |        dp         |fact_DP                   |    77|
|9     |          CNT      |counter                   |    12|
|10    |          MUL      |mul                       |    33|
|11    |          REG      |dreg_en__parameterized2   |    32|
|12    |      go_pulse_reg |dreg_en__parameterized1   |     1|
|13    |      go_reg       |dreg_en__parameterized1_3 |     1|
|14    |      in_reg       |dreg_en__parameterized0   |    12|
|15    |      res_reg      |dreg_en_4                 |    33|
|16    |    gpio           |GPIO                      |   156|
|17    |      gpio1_reg    |dreg_en                   |    32|
|18    |      gpio2_reg    |dreg_en_1                 |   124|
|19    |    mips           |MIPS                      |   706|
|20    |      dp           |datapath                  |   706|
|21    |        alu        |alu                       |    12|
|22    |        dmem       |dmem                      |    36|
|23    |        pc_plus_4  |adder                     |     8|
|24    |        pc_plus_br |adder_0                   |     8|
|25    |        pc_reg     |dreg                      |   588|
|26    |        rf         |regfile                   |    51|
|27    |  bd               |bdebouncer                |    20|
|28    |  clk_gen          |clk_gen                   |    56|
|29    |  led_mux          |led_mux                   |    14|
+------+-------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.457 ; gain = 660.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 904.457 ; gain = 304.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.457 ; gain = 660.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 904.457 ; gain = 673.383
INFO: [Common 17-1381] The checkpoint 'C:/Users/huang/Documents/School/CMPE140/SingleCycleMIPS/SingleCycleMIPS.runs/synth_1/SoC_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SoC_fpga_utilization_synth.rpt -pb datapath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 904.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  2 02:30:56 2018...
