

================================================================
== Vitis HLS Report for 'edot_11'
================================================================
* Date:           Fri Jan  9 14:29:49 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.154 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |             Instance            |         Module        |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_edot_11_Pipeline_edot_fu_52  |edot_11_Pipeline_edot  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     48|     3018|     2395|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       64|     -|
|Register             |        -|      -|       38|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     48|     3056|     2461|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+----+------+------+-----+
    |             Instance            |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+-----------------------+---------+----+------+------+-----+
    |grp_edot_11_Pipeline_edot_fu_52  |edot_11_Pipeline_edot  |        0|  48|  3018|  2395|    0|
    +---------------------------------+-----------------------+---------+----+------+------+-----+
    |Total                            |                       |        0|  48|  3018|  2395|    0|
    +---------------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   8|          4|    1|          4|
    |ap_done                      |   8|          2|    1|          2|
    |n_blk_n                      |   8|          2|    1|          2|
    |n_c_blk_n                    |   8|          2|    1|          2|
    |primalInfeasBound_fifo_read  |   8|          2|    1|          2|
    |real_start                   |   8|          2|    1|          2|
    |rowScale_fifo_read           |   8|          2|    1|          2|
    |temp_write                   |   8|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  64|         18|    8|         18|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   3|   0|    3|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |grp_edot_11_Pipeline_edot_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |n_4_reg_69                                    |  32|   0|   32|          0|
    |start_once_reg                                |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  38|   0|   38|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                 edot.11|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                 edot.11|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                 edot.11|  return value|
|start_full_n                           |   in|    1|  ap_ctrl_hs|                 edot.11|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                 edot.11|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|                 edot.11|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                 edot.11|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                 edot.11|  return value|
|start_out                              |  out|    1|  ap_ctrl_hs|                 edot.11|  return value|
|start_write                            |  out|    1|  ap_ctrl_hs|                 edot.11|  return value|
|primalInfeasBound_fifo_dout            |   in|  512|     ap_fifo|  primalInfeasBound_fifo|       pointer|
|primalInfeasBound_fifo_num_data_valid  |   in|    3|     ap_fifo|  primalInfeasBound_fifo|       pointer|
|primalInfeasBound_fifo_fifo_cap        |   in|    3|     ap_fifo|  primalInfeasBound_fifo|       pointer|
|primalInfeasBound_fifo_empty_n         |   in|    1|     ap_fifo|  primalInfeasBound_fifo|       pointer|
|primalInfeasBound_fifo_read            |  out|    1|     ap_fifo|  primalInfeasBound_fifo|       pointer|
|rowScale_fifo_dout                     |   in|  512|     ap_fifo|           rowScale_fifo|       pointer|
|rowScale_fifo_num_data_valid           |   in|    3|     ap_fifo|           rowScale_fifo|       pointer|
|rowScale_fifo_fifo_cap                 |   in|    3|     ap_fifo|           rowScale_fifo|       pointer|
|rowScale_fifo_empty_n                  |   in|    1|     ap_fifo|           rowScale_fifo|       pointer|
|rowScale_fifo_read                     |  out|    1|     ap_fifo|           rowScale_fifo|       pointer|
|temp_din                               |  out|  512|     ap_fifo|                    temp|       pointer|
|temp_num_data_valid                    |   in|    3|     ap_fifo|                    temp|       pointer|
|temp_fifo_cap                          |   in|    3|     ap_fifo|                    temp|       pointer|
|temp_full_n                            |   in|    1|     ap_fifo|                    temp|       pointer|
|temp_write                             |  out|    1|     ap_fifo|                    temp|       pointer|
|n_dout                                 |   in|   32|     ap_fifo|                       n|       pointer|
|n_num_data_valid                       |   in|    3|     ap_fifo|                       n|       pointer|
|n_fifo_cap                             |   in|    3|     ap_fifo|                       n|       pointer|
|n_empty_n                              |   in|    1|     ap_fifo|                       n|       pointer|
|n_read                                 |  out|    1|     ap_fifo|                       n|       pointer|
|n_c_din                                |  out|   32|     ap_fifo|                     n_c|       pointer|
|n_c_num_data_valid                     |   in|    3|     ap_fifo|                     n_c|       pointer|
|n_c_fifo_cap                           |   in|    3|     ap_fifo|                     n_c|       pointer|
|n_c_full_n                             |   in|    1|     ap_fifo|                     n_c|       pointer|
|n_c_write                              |  out|    1|     ap_fifo|                     n_c|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

