A. Agarwal, Analysis of cache performance for operating systems and multiprogramming, Stanford University, Stanford, CA, 1987
Mark Donald Hill , Alan Jay Smith, Aspects of cache memory and instruction buffer performance, 1987
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989[doi>10.1109/12.40842]
N. P. Jouppi , D. W. Wall, Available instruction-level parallelism for superscalar and superpipelined machines, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.272-282, April 03-06, 1989, Boston, Massachusetts, United States[doi>10.1145/70082.68207]
S. Laha , J. H. Patel , R. K. Iyer, Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems, IEEE Transactions on Computers, v.37 n.11, p.1325-1336, November 1988[doi>10.1109/12.8699]
LIN, Y-B., BAER, J.-L., AND LAZOWSKA, E. D. Tailoring a parallel trace-driven simulation technique to specific multiprocessor cache coherence protocols. In Distributed Simulation Proceedings of the 1989 SCS Eastern Conference (Tampa, Fla., March 1989), pp. 185-190.
MATTSON, R., GECS~I, J., SLUTZ, D., AND TRAIGER, I. Evaluation techniques for storage hierarchies. IBM Syst. J. 9, 2 (1970) 78-117.
PUZAK, T.R. Cache-Memory Design Ph.D. dissertation, Univ. of Massachusetts, 1985.
A. D. Samples, Mache: no-loss trace compaction, Proceedings of the 1989 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.89-97, May 23-26, 1989, Oakland, California, United States[doi>10.1145/75108.75382]
R. L. Sites , A. Agarwal, Multiprocessor cache analysis using ATUM, Proceedings of the 15th Annual International Symposium on Computer architecture, p.186-195, May 30-June 02, 1988, Honolulu, Hawaii, United States
SMITH, A.J. Two methods for the efficient analysis of memory address trace data. IEEE Trans. Softw. Eng. 3, 1 (Jan. 1977), 94-101.
P. Sweazey , A. J. Smith, A class of compatible cache consistency protocols and their support by the IEEE futurebus, Proceedings of the 13th annual international symposium on Computer architecture, p.414-423, June 02-05, 1986, Tokyo, Japan[doi>10.1145/17407.17404]
James Gordon Thompson , Alan Jay Smith, Efficient analysis of caching systems, 1987
James G. Thompson , Alan Jay Smith, Efficient (stack) algorithms for analysis of write-back and sector memories, ACM Transactions on Computer Systems (TOCS), v.7 n.1, p.78-117, Feb. 1989[doi>10.1145/58564.59296]
TRAINER, I L., AND SLUTZ, D.R. One-pass technique for the evaluation of memory hierarchies. Tech. Rep. RJ 892, IBM Research, July 1971.
