// Seed: 3140681452
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_4;
endmodule
module module_1 (
    input uwire id_0
    , id_8,
    output tri id_1,
    input uwire id_2,
    output logic id_3,
    output wire id_4,
    output supply1 id_5,
    output supply1 id_6
);
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
  wire id_9;
  final begin
    id_1 = id_0;
    $display;
    id_3 <= 1;
    id_5 = 1;
  end
endmodule
