
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install-info_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401720 <.init>:
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	bl	401c50 <wcrtomb@plt+0x60>
  40172c:	ldp	x29, x30, [sp], #16
  401730:	ret

Disassembly of section .plt:

0000000000401740 <mbrtowc@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 432000 <error@@Base+0x30244>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <mbrtowc@plt>:
  401760:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <memmove@plt>:
  401780:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <strtoul@plt>:
  401790:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <strlen@plt>:
  4017a0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <fputs@plt>:
  4017b0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <perror@plt>:
  4017d0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <wctype@plt>:
  4017e0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <remove@plt>:
  4017f0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <sprintf@plt>:
  401800:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <putc@plt>:
  401810:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <iswcntrl@plt>:
  401820:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <qsort@plt>:
  401830:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <snprintf@plt>:
  401840:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <fclose@plt>:
  401850:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <nl_langinfo@plt>:
  401860:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <fopen@plt>:
  401870:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <iswctype@plt>:
  401880:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <malloc@plt>:
  401890:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <toupper@plt>:
  4018a0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <wcwidth@plt>:
  4018b0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <open@plt>:
  4018c0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <popen@plt>:
  4018d0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <strncmp@plt>:
  4018e0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <bindtextdomain@plt>:
  4018f0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <__libc_start_main@plt>:
  401900:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <strcat@plt>:
  401910:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <memset@plt>:
  401920:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <calloc@plt>:
  401930:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <realloc@plt>:
  401940:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <argz_add@plt>:
  401950:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <strdup@plt>:
  401960:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <strerror@plt>:
  401970:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <close@plt>:
  401980:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <strrchr@plt>:
  401990:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <__gmon_start__@plt>:
  4019a0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <btowc@plt>:
  4019b0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <fseek@plt>:
  4019c0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <abort@plt>:
  4019d0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <mbsinit@plt>:
  4019e0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <argz_next@plt>:
  4019f0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <feof@plt>:
  401a00:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <puts@plt>:
  401a10:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <memcmp@plt>:
  401a20:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <textdomain@plt>:
  401a30:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <getopt_long@plt>:
  401a40:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <argz_count@plt>:
  401a50:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <strcmp@plt>:
  401a60:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <__ctype_b_loc@plt>:
  401a70:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <fread@plt>:
  401a80:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <free@plt>:
  401a90:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <__ctype_get_mb_cur_max@plt>:
  401aa0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <freopen@plt>:
  401ab0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <strchr@plt>:
  401ac0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <fwrite@plt>:
  401ad0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <strcpy@plt>:
  401ae0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <strncat@plt>:
  401af0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <memchr@plt>:
  401b00:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <iswalnum@plt>:
  401b10:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <strstr@plt>:
  401b20:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <pclose@plt>:
  401b30:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <towupper@plt>:
  401b40:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <vfprintf@plt>:
  401b50:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

0000000000401b60 <printf@plt>:
  401b60:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #512]
  401b68:	add	x16, x16, #0x200
  401b6c:	br	x17

0000000000401b70 <__assert_fail@plt>:
  401b70:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #520]
  401b78:	add	x16, x16, #0x208
  401b7c:	br	x17

0000000000401b80 <__errno_location@plt>:
  401b80:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #528]
  401b88:	add	x16, x16, #0x210
  401b8c:	br	x17

0000000000401b90 <tolower@plt>:
  401b90:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #536]
  401b98:	add	x16, x16, #0x218
  401b9c:	br	x17

0000000000401ba0 <getenv@plt>:
  401ba0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #544]
  401ba8:	add	x16, x16, #0x220
  401bac:	br	x17

0000000000401bb0 <gettext@plt>:
  401bb0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #552]
  401bb8:	add	x16, x16, #0x228
  401bbc:	br	x17

0000000000401bc0 <towlower@plt>:
  401bc0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #560]
  401bc8:	add	x16, x16, #0x230
  401bcc:	br	x17

0000000000401bd0 <fprintf@plt>:
  401bd0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #568]
  401bd8:	add	x16, x16, #0x238
  401bdc:	br	x17

0000000000401be0 <setlocale@plt>:
  401be0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #576]
  401be8:	add	x16, x16, #0x240
  401bec:	br	x17

0000000000401bf0 <wcrtomb@plt>:
  401bf0:	adrp	x16, 433000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #584]
  401bf8:	add	x16, x16, #0x248
  401bfc:	br	x17

Disassembly of section .text:

0000000000401c00 <error@@Base-0x1bc>:
  401c00:	mov	x29, #0x0                   	// #0
  401c04:	mov	x30, #0x0                   	// #0
  401c08:	mov	x5, x0
  401c0c:	ldr	x1, [sp]
  401c10:	add	x2, sp, #0x8
  401c14:	mov	x6, sp
  401c18:	movz	x0, #0x0, lsl #48
  401c1c:	movk	x0, #0x0, lsl #32
  401c20:	movk	x0, #0x40, lsl #16
  401c24:	movk	x0, #0x3be4
  401c28:	movz	x3, #0x0, lsl #48
  401c2c:	movk	x3, #0x0, lsl #32
  401c30:	movk	x3, #0x42, lsl #16
  401c34:	movk	x3, #0x910
  401c38:	movz	x4, #0x0, lsl #48
  401c3c:	movk	x4, #0x0, lsl #32
  401c40:	movk	x4, #0x42, lsl #16
  401c44:	movk	x4, #0x990
  401c48:	bl	401900 <__libc_start_main@plt>
  401c4c:	bl	4019d0 <abort@plt>
  401c50:	adrp	x0, 432000 <error@@Base+0x30244>
  401c54:	ldr	x0, [x0, #4064]
  401c58:	cbz	x0, 401c60 <wcrtomb@plt+0x70>
  401c5c:	b	4019a0 <__gmon_start__@plt>
  401c60:	ret
  401c64:	nop
  401c68:	adrp	x0, 433000 <error@@Base+0x31244>
  401c6c:	add	x0, x0, #0x6b0
  401c70:	adrp	x1, 433000 <error@@Base+0x31244>
  401c74:	add	x1, x1, #0x6b0
  401c78:	cmp	x1, x0
  401c7c:	b.eq	401c94 <wcrtomb@plt+0xa4>  // b.none
  401c80:	adrp	x1, 420000 <error@@Base+0x1e244>
  401c84:	ldr	x1, [x1, #2480]
  401c88:	cbz	x1, 401c94 <wcrtomb@plt+0xa4>
  401c8c:	mov	x16, x1
  401c90:	br	x16
  401c94:	ret
  401c98:	adrp	x0, 433000 <error@@Base+0x31244>
  401c9c:	add	x0, x0, #0x6b0
  401ca0:	adrp	x1, 433000 <error@@Base+0x31244>
  401ca4:	add	x1, x1, #0x6b0
  401ca8:	sub	x1, x1, x0
  401cac:	lsr	x2, x1, #63
  401cb0:	add	x1, x2, x1, asr #3
  401cb4:	cmp	xzr, x1, asr #1
  401cb8:	asr	x1, x1, #1
  401cbc:	b.eq	401cd4 <wcrtomb@plt+0xe4>  // b.none
  401cc0:	adrp	x2, 420000 <error@@Base+0x1e244>
  401cc4:	ldr	x2, [x2, #2488]
  401cc8:	cbz	x2, 401cd4 <wcrtomb@plt+0xe4>
  401ccc:	mov	x16, x2
  401cd0:	br	x16
  401cd4:	ret
  401cd8:	stp	x29, x30, [sp, #-32]!
  401cdc:	mov	x29, sp
  401ce0:	str	x19, [sp, #16]
  401ce4:	adrp	x19, 433000 <error@@Base+0x31244>
  401ce8:	ldrb	w0, [x19, #1744]
  401cec:	cbnz	w0, 401cfc <wcrtomb@plt+0x10c>
  401cf0:	bl	401c68 <wcrtomb@plt+0x78>
  401cf4:	mov	w0, #0x1                   	// #1
  401cf8:	strb	w0, [x19, #1744]
  401cfc:	ldr	x19, [sp, #16]
  401d00:	ldp	x29, x30, [sp], #32
  401d04:	ret
  401d08:	b	401c98 <wcrtomb@plt+0xa8>
  401d0c:	sub	sp, sp, #0x50
  401d10:	stp	x29, x30, [sp, #64]
  401d14:	add	x29, sp, #0x40
  401d18:	adrp	x8, 433000 <error@@Base+0x31244>
  401d1c:	add	x8, x8, #0x6b0
  401d20:	adrp	x9, 433000 <error@@Base+0x31244>
  401d24:	add	x9, x9, #0x670
  401d28:	adrp	x10, 420000 <error@@Base+0x1e244>
  401d2c:	add	x10, x10, #0xc8d
  401d30:	stur	x0, [x29, #-8]
  401d34:	stur	x1, [x29, #-16]
  401d38:	ldr	x0, [x8]
  401d3c:	ldr	x9, [x9]
  401d40:	mov	x1, x10
  401d44:	str	x2, [sp, #8]
  401d48:	mov	x2, x9
  401d4c:	str	x8, [sp]
  401d50:	bl	401bd0 <fprintf@plt>
  401d54:	ldur	x8, [x29, #-16]
  401d58:	cbz	x8, 401d74 <wcrtomb@plt+0x184>
  401d5c:	ldr	x8, [sp]
  401d60:	ldr	x0, [x8]
  401d64:	ldur	x2, [x29, #-16]
  401d68:	adrp	x1, 420000 <error@@Base+0x1e244>
  401d6c:	add	x1, x1, #0xc8d
  401d70:	bl	401bd0 <fprintf@plt>
  401d74:	ldr	x8, [sp]
  401d78:	ldr	x0, [x8]
  401d7c:	ldur	x1, [x29, #-8]
  401d80:	ldr	x9, [sp, #8]
  401d84:	ldr	q0, [x9]
  401d88:	add	x2, sp, #0x10
  401d8c:	str	q0, [sp, #16]
  401d90:	ldr	q0, [x9, #16]
  401d94:	str	q0, [sp, #32]
  401d98:	bl	401b50 <vfprintf@plt>
  401d9c:	ldr	x8, [sp]
  401da0:	ldr	x1, [x8]
  401da4:	mov	w10, #0xa                   	// #10
  401da8:	mov	w0, w10
  401dac:	bl	401810 <putc@plt>
  401db0:	ldp	x29, x30, [sp, #64]
  401db4:	add	sp, sp, #0x50
  401db8:	ret

0000000000401dbc <error@@Base>:
  401dbc:	sub	sp, sp, #0x130
  401dc0:	stp	x29, x30, [sp, #272]
  401dc4:	str	x28, [sp, #288]
  401dc8:	add	x29, sp, #0x110
  401dcc:	sub	x8, x29, #0x28
  401dd0:	str	q7, [sp, #112]
  401dd4:	str	q6, [sp, #96]
  401dd8:	str	q5, [sp, #80]
  401ddc:	str	q4, [sp, #64]
  401de0:	str	q3, [sp, #48]
  401de4:	str	q2, [sp, #32]
  401de8:	str	q1, [sp, #16]
  401dec:	str	q0, [sp]
  401df0:	str	x7, [sp, #184]
  401df4:	str	x6, [sp, #176]
  401df8:	str	x5, [sp, #168]
  401dfc:	str	x4, [sp, #160]
  401e00:	str	x3, [sp, #152]
  401e04:	str	x2, [sp, #144]
  401e08:	str	x1, [sp, #136]
  401e0c:	stur	x0, [x29, #-8]
  401e10:	mov	w9, #0xffffff80            	// #-128
  401e14:	stur	w9, [x29, #-12]
  401e18:	mov	w9, #0xffffffc8            	// #-56
  401e1c:	stur	w9, [x29, #-16]
  401e20:	mov	x10, sp
  401e24:	add	x10, x10, #0x80
  401e28:	stur	x10, [x29, #-24]
  401e2c:	add	x10, sp, #0x88
  401e30:	add	x10, x10, #0x38
  401e34:	stur	x10, [x29, #-32]
  401e38:	add	x10, x29, #0x20
  401e3c:	stur	x10, [x29, #-40]
  401e40:	ldur	x0, [x29, #-8]
  401e44:	ldr	q0, [x8]
  401e48:	ldr	q1, [x8, #16]
  401e4c:	stur	q1, [x29, #-64]
  401e50:	stur	q0, [x29, #-80]
  401e54:	mov	x1, xzr
  401e58:	sub	x2, x29, #0x50
  401e5c:	bl	401d0c <wcrtomb@plt+0x11c>
  401e60:	ldr	x28, [sp, #288]
  401e64:	ldp	x29, x30, [sp, #272]
  401e68:	add	sp, sp, #0x130
  401e6c:	ret
  401e70:	sub	sp, sp, #0x130
  401e74:	stp	x29, x30, [sp, #272]
  401e78:	str	x28, [sp, #288]
  401e7c:	add	x29, sp, #0x110
  401e80:	sub	x8, x29, #0x28
  401e84:	str	q7, [sp, #112]
  401e88:	str	q6, [sp, #96]
  401e8c:	str	q5, [sp, #80]
  401e90:	str	q4, [sp, #64]
  401e94:	str	q3, [sp, #48]
  401e98:	str	q2, [sp, #32]
  401e9c:	str	q1, [sp, #16]
  401ea0:	str	q0, [sp]
  401ea4:	str	x7, [sp, #184]
  401ea8:	str	x6, [sp, #176]
  401eac:	str	x5, [sp, #168]
  401eb0:	str	x4, [sp, #160]
  401eb4:	str	x3, [sp, #152]
  401eb8:	str	x2, [sp, #144]
  401ebc:	str	x1, [sp, #136]
  401ec0:	stur	x0, [x29, #-8]
  401ec4:	mov	w9, #0xffffff80            	// #-128
  401ec8:	stur	w9, [x29, #-12]
  401ecc:	mov	w9, #0xffffffc8            	// #-56
  401ed0:	stur	w9, [x29, #-16]
  401ed4:	mov	x10, sp
  401ed8:	add	x10, x10, #0x80
  401edc:	stur	x10, [x29, #-24]
  401ee0:	add	x10, sp, #0x88
  401ee4:	add	x10, x10, #0x38
  401ee8:	stur	x10, [x29, #-32]
  401eec:	add	x10, x29, #0x20
  401ef0:	stur	x10, [x29, #-40]
  401ef4:	ldur	x0, [x29, #-8]
  401ef8:	ldr	q0, [x8]
  401efc:	ldr	q1, [x8, #16]
  401f00:	stur	q1, [x29, #-64]
  401f04:	stur	q0, [x29, #-80]
  401f08:	adrp	x1, 420000 <error@@Base+0x1e244>
  401f0c:	add	x1, x1, #0xc92
  401f10:	sub	x2, x29, #0x50
  401f14:	bl	401d0c <wcrtomb@plt+0x11c>
  401f18:	ldr	x28, [sp, #288]
  401f1c:	ldp	x29, x30, [sp, #272]
  401f20:	add	sp, sp, #0x130
  401f24:	ret
  401f28:	sub	sp, sp, #0x130
  401f2c:	stp	x29, x30, [sp, #272]
  401f30:	str	x28, [sp, #288]
  401f34:	add	x29, sp, #0x110
  401f38:	sub	x8, x29, #0x28
  401f3c:	str	q7, [sp, #112]
  401f40:	str	q6, [sp, #96]
  401f44:	str	q5, [sp, #80]
  401f48:	str	q4, [sp, #64]
  401f4c:	str	q3, [sp, #48]
  401f50:	str	q2, [sp, #32]
  401f54:	str	q1, [sp, #16]
  401f58:	str	q0, [sp]
  401f5c:	str	x7, [sp, #184]
  401f60:	str	x6, [sp, #176]
  401f64:	str	x5, [sp, #168]
  401f68:	str	x4, [sp, #160]
  401f6c:	str	x3, [sp, #152]
  401f70:	str	x2, [sp, #144]
  401f74:	str	x1, [sp, #136]
  401f78:	stur	x0, [x29, #-8]
  401f7c:	mov	w9, #0xffffff80            	// #-128
  401f80:	stur	w9, [x29, #-12]
  401f84:	mov	w9, #0xffffffc8            	// #-56
  401f88:	stur	w9, [x29, #-16]
  401f8c:	mov	x10, sp
  401f90:	add	x10, x10, #0x80
  401f94:	stur	x10, [x29, #-24]
  401f98:	add	x10, sp, #0x88
  401f9c:	add	x10, x10, #0x38
  401fa0:	stur	x10, [x29, #-32]
  401fa4:	add	x10, x29, #0x20
  401fa8:	stur	x10, [x29, #-40]
  401fac:	ldur	x0, [x29, #-8]
  401fb0:	ldr	q0, [x8]
  401fb4:	ldr	q1, [x8, #16]
  401fb8:	stur	q1, [x29, #-64]
  401fbc:	stur	q0, [x29, #-80]
  401fc0:	mov	x1, xzr
  401fc4:	sub	x2, x29, #0x50
  401fc8:	bl	401d0c <wcrtomb@plt+0x11c>
  401fcc:	mov	w0, #0x1                   	// #1
  401fd0:	bl	4017c0 <exit@plt>
  401fd4:	sub	sp, sp, #0x50
  401fd8:	stp	x29, x30, [sp, #64]
  401fdc:	add	x29, sp, #0x40
  401fe0:	mov	w8, #0x0                   	// #0
  401fe4:	stur	x0, [x29, #-8]
  401fe8:	stur	x1, [x29, #-16]
  401fec:	stur	x2, [x29, #-24]
  401ff0:	ldur	x0, [x29, #-8]
  401ff4:	str	w8, [sp, #12]
  401ff8:	bl	4017a0 <strlen@plt>
  401ffc:	stur	w0, [x29, #-28]
  402000:	ldur	x0, [x29, #-16]
  402004:	bl	4017a0 <strlen@plt>
  402008:	str	w0, [sp, #32]
  40200c:	ldur	x0, [x29, #-24]
  402010:	bl	4017a0 <strlen@plt>
  402014:	str	w0, [sp, #28]
  402018:	ldur	w8, [x29, #-28]
  40201c:	ldr	w9, [sp, #32]
  402020:	add	w8, w8, w9
  402024:	ldr	w9, [sp, #28]
  402028:	add	w8, w8, w9
  40202c:	add	w8, w8, #0x1
  402030:	mov	w1, w8
  402034:	sxtw	x0, w1
  402038:	bl	4084f4 <error@@Base+0x6738>
  40203c:	str	x0, [sp, #16]
  402040:	ldr	x0, [sp, #16]
  402044:	ldur	x1, [x29, #-8]
  402048:	bl	401ae0 <strcpy@plt>
  40204c:	ldr	x10, [sp, #16]
  402050:	ldursw	x11, [x29, #-28]
  402054:	add	x10, x10, x11
  402058:	ldur	x1, [x29, #-16]
  40205c:	mov	x0, x10
  402060:	bl	401ae0 <strcpy@plt>
  402064:	ldr	x10, [sp, #16]
  402068:	ldursw	x11, [x29, #-28]
  40206c:	add	x10, x10, x11
  402070:	ldrsw	x11, [sp, #32]
  402074:	add	x10, x10, x11
  402078:	ldur	x1, [x29, #-24]
  40207c:	mov	x0, x10
  402080:	bl	401ae0 <strcpy@plt>
  402084:	ldr	x10, [sp, #16]
  402088:	ldursw	x11, [x29, #-28]
  40208c:	add	x10, x10, x11
  402090:	ldrsw	x11, [sp, #32]
  402094:	add	x10, x10, x11
  402098:	ldrsw	x11, [sp, #28]
  40209c:	add	x10, x10, x11
  4020a0:	ldr	w8, [sp, #12]
  4020a4:	strb	w8, [x10]
  4020a8:	ldr	x10, [sp, #16]
  4020ac:	mov	x0, x10
  4020b0:	ldp	x29, x30, [sp, #64]
  4020b4:	add	sp, sp, #0x50
  4020b8:	ret
  4020bc:	sub	sp, sp, #0x30
  4020c0:	stp	x29, x30, [sp, #32]
  4020c4:	add	x29, sp, #0x20
  4020c8:	stur	x0, [x29, #-8]
  4020cc:	stur	w1, [x29, #-12]
  4020d0:	ldur	w8, [x29, #-12]
  4020d4:	add	w8, w8, #0x1
  4020d8:	mov	w0, w8
  4020dc:	sxtw	x0, w0
  4020e0:	bl	4084f4 <error@@Base+0x6738>
  4020e4:	str	x0, [sp, #8]
  4020e8:	str	wzr, [sp, #16]
  4020ec:	ldr	w8, [sp, #16]
  4020f0:	ldur	w9, [x29, #-12]
  4020f4:	cmp	w8, w9
  4020f8:	b.ge	40212c <error@@Base+0x370>  // b.tcont
  4020fc:	ldur	x8, [x29, #-8]
  402100:	ldrsw	x9, [sp, #16]
  402104:	add	x8, x8, x9
  402108:	ldrb	w10, [x8]
  40210c:	ldr	x8, [sp, #8]
  402110:	ldrsw	x9, [sp, #16]
  402114:	add	x8, x8, x9
  402118:	strb	w10, [x8]
  40211c:	ldr	w8, [sp, #16]
  402120:	add	w8, w8, #0x1
  402124:	str	w8, [sp, #16]
  402128:	b	4020ec <error@@Base+0x330>
  40212c:	ldr	x8, [sp, #8]
  402130:	ldursw	x9, [x29, #-12]
  402134:	add	x8, x8, x9
  402138:	mov	w10, #0x0                   	// #0
  40213c:	strb	w10, [x8]
  402140:	ldr	x0, [sp, #8]
  402144:	ldp	x29, x30, [sp, #32]
  402148:	add	sp, sp, #0x30
  40214c:	ret
  402150:	sub	sp, sp, #0x30
  402154:	stp	x29, x30, [sp, #32]
  402158:	add	x29, sp, #0x20
  40215c:	stur	x0, [x29, #-8]
  402160:	bl	401b80 <__errno_location@plt>
  402164:	ldr	w8, [x0]
  402168:	cbnz	w8, 402180 <error@@Base+0x3c4>
  40216c:	adrp	x0, 420000 <error@@Base+0x1e244>
  402170:	add	x0, x0, #0xc9a
  402174:	bl	401bb0 <gettext@plt>
  402178:	ldur	x1, [x29, #-8]
  40217c:	bl	401f28 <error@@Base+0x16c>
  402180:	adrp	x0, 420000 <error@@Base+0x1e244>
  402184:	add	x0, x0, #0xca9
  402188:	bl	401bb0 <gettext@plt>
  40218c:	str	x0, [sp, #16]
  402190:	bl	401b80 <__errno_location@plt>
  402194:	ldr	w0, [x0]
  402198:	bl	401970 <strerror@plt>
  40219c:	ldur	x2, [x29, #-8]
  4021a0:	ldr	x1, [sp, #16]
  4021a4:	str	x0, [sp, #8]
  4021a8:	mov	x0, x1
  4021ac:	ldr	x1, [sp, #8]
  4021b0:	bl	401f28 <error@@Base+0x16c>
  4021b4:	ldp	x29, x30, [sp, #32]
  4021b8:	add	sp, sp, #0x30
  4021bc:	ret
  4021c0:	sub	sp, sp, #0x30
  4021c4:	stp	x29, x30, [sp, #32]
  4021c8:	add	x29, sp, #0x20
  4021cc:	stur	x0, [x29, #-8]
  4021d0:	ldur	x8, [x29, #-8]
  4021d4:	ldrb	w9, [x8]
  4021d8:	cmp	w9, #0x2a
  4021dc:	b.ne	4021ec <error@@Base+0x430>  // b.any
  4021e0:	ldur	x8, [x29, #-8]
  4021e4:	add	x8, x8, #0x1
  4021e8:	stur	x8, [x29, #-8]
  4021ec:	ldur	x8, [x29, #-8]
  4021f0:	ldrb	w9, [x8]
  4021f4:	cmp	w9, #0x20
  4021f8:	b.ne	40220c <error@@Base+0x450>  // b.any
  4021fc:	ldur	x8, [x29, #-8]
  402200:	add	x8, x8, #0x1
  402204:	stur	x8, [x29, #-8]
  402208:	b	4021ec <error@@Base+0x430>
  40220c:	ldur	x8, [x29, #-8]
  402210:	str	x8, [sp, #16]
  402214:	ldr	x8, [sp, #16]
  402218:	ldrb	w9, [x8]
  40221c:	mov	w10, #0x0                   	// #0
  402220:	str	w10, [sp, #12]
  402224:	cbz	w9, 40223c <error@@Base+0x480>
  402228:	ldr	x8, [sp, #16]
  40222c:	ldrb	w9, [x8]
  402230:	cmp	w9, #0x3a
  402234:	cset	w9, ne  // ne = any
  402238:	str	w9, [sp, #12]
  40223c:	ldr	w8, [sp, #12]
  402240:	tbnz	w8, #0, 402248 <error@@Base+0x48c>
  402244:	b	402258 <error@@Base+0x49c>
  402248:	ldr	x8, [sp, #16]
  40224c:	add	x8, x8, #0x1
  402250:	str	x8, [sp, #16]
  402254:	b	402214 <error@@Base+0x458>
  402258:	ldur	x0, [x29, #-8]
  40225c:	ldr	x8, [sp, #16]
  402260:	ldur	x9, [x29, #-8]
  402264:	subs	x8, x8, x9
  402268:	mov	w1, w8
  40226c:	bl	4020bc <error@@Base+0x300>
  402270:	ldp	x29, x30, [sp, #32]
  402274:	add	sp, sp, #0x30
  402278:	ret
  40227c:	sub	sp, sp, #0x30
  402280:	stp	x29, x30, [sp, #32]
  402284:	add	x29, sp, #0x20
  402288:	str	x0, [sp, #16]
  40228c:	ldr	x8, [sp, #16]
  402290:	str	x8, [sp, #8]
  402294:	ldr	x8, [sp, #8]
  402298:	ldrb	w9, [x8]
  40229c:	cmp	w9, #0x2a
  4022a0:	b.ne	4022b0 <error@@Base+0x4f4>  // b.any
  4022a4:	ldr	x8, [sp, #8]
  4022a8:	add	x8, x8, #0x1
  4022ac:	str	x8, [sp, #8]
  4022b0:	ldr	x8, [sp, #8]
  4022b4:	ldrb	w9, [x8]
  4022b8:	cmp	w9, #0x20
  4022bc:	b.ne	4022d0 <error@@Base+0x514>  // b.any
  4022c0:	ldr	x8, [sp, #8]
  4022c4:	add	x8, x8, #0x1
  4022c8:	str	x8, [sp, #8]
  4022cc:	b	4022b0 <error@@Base+0x4f4>
  4022d0:	ldr	x8, [sp, #8]
  4022d4:	ldrb	w9, [x8]
  4022d8:	mov	w10, #0x0                   	// #0
  4022dc:	str	w10, [sp, #4]
  4022e0:	cbz	w9, 402310 <error@@Base+0x554>
  4022e4:	ldr	x8, [sp, #8]
  4022e8:	ldrb	w9, [x8]
  4022ec:	mov	w10, #0x0                   	// #0
  4022f0:	cmp	w9, #0xa
  4022f4:	str	w10, [sp, #4]
  4022f8:	b.eq	402310 <error@@Base+0x554>  // b.none
  4022fc:	ldr	x8, [sp, #8]
  402300:	ldrb	w9, [x8]
  402304:	cmp	w9, #0x3a
  402308:	cset	w9, ne  // ne = any
  40230c:	str	w9, [sp, #4]
  402310:	ldr	w8, [sp, #4]
  402314:	tbnz	w8, #0, 40231c <error@@Base+0x560>
  402318:	b	40232c <error@@Base+0x570>
  40231c:	ldr	x8, [sp, #8]
  402320:	add	x8, x8, #0x1
  402324:	str	x8, [sp, #8]
  402328:	b	4022d0 <error@@Base+0x514>
  40232c:	ldr	x8, [sp, #8]
  402330:	ldrb	w9, [x8]
  402334:	cmp	w9, #0x3a
  402338:	b.ne	402348 <error@@Base+0x58c>  // b.any
  40233c:	ldr	x8, [sp, #8]
  402340:	add	x8, x8, #0x1
  402344:	str	x8, [sp, #8]
  402348:	ldr	x8, [sp, #8]
  40234c:	ldrb	w9, [x8]
  402350:	cmp	w9, #0x28
  402354:	b.ne	40235c <error@@Base+0x5a0>  // b.any
  402358:	b	4023a0 <error@@Base+0x5e4>
  40235c:	ldr	x8, [sp, #8]
  402360:	ldrb	w9, [x8]
  402364:	cmp	w9, #0x20
  402368:	b.eq	40237c <error@@Base+0x5c0>  // b.none
  40236c:	ldr	x8, [sp, #8]
  402370:	ldrb	w9, [x8]
  402374:	cmp	w9, #0x9
  402378:	b.ne	40238c <error@@Base+0x5d0>  // b.any
  40237c:	ldr	x8, [sp, #8]
  402380:	add	x8, x8, #0x1
  402384:	str	x8, [sp, #8]
  402388:	b	40239c <error@@Base+0x5e0>
  40238c:	adrp	x8, 420000 <error@@Base+0x1e244>
  402390:	add	x8, x8, #0xcb3
  402394:	stur	x8, [x29, #-8]
  402398:	b	40244c <error@@Base+0x690>
  40239c:	b	402348 <error@@Base+0x58c>
  4023a0:	ldr	x8, [sp, #8]
  4023a4:	add	x8, x8, #0x1
  4023a8:	str	x8, [sp, #8]
  4023ac:	ldr	x8, [sp, #8]
  4023b0:	str	x8, [sp, #16]
  4023b4:	ldr	x8, [sp, #8]
  4023b8:	ldrb	w9, [x8]
  4023bc:	mov	w10, #0x0                   	// #0
  4023c0:	str	w10, [sp]
  4023c4:	cbz	w9, 4023f4 <error@@Base+0x638>
  4023c8:	ldr	x8, [sp, #8]
  4023cc:	ldrb	w9, [x8]
  4023d0:	mov	w10, #0x0                   	// #0
  4023d4:	cmp	w9, #0xa
  4023d8:	str	w10, [sp]
  4023dc:	b.eq	4023f4 <error@@Base+0x638>  // b.none
  4023e0:	ldr	x8, [sp, #8]
  4023e4:	ldrb	w9, [x8]
  4023e8:	cmp	w9, #0x29
  4023ec:	cset	w9, ne  // ne = any
  4023f0:	str	w9, [sp]
  4023f4:	ldr	w8, [sp]
  4023f8:	tbnz	w8, #0, 402400 <error@@Base+0x644>
  4023fc:	b	402410 <error@@Base+0x654>
  402400:	ldr	x8, [sp, #8]
  402404:	add	x8, x8, #0x1
  402408:	str	x8, [sp, #8]
  40240c:	b	4023b4 <error@@Base+0x5f8>
  402410:	ldr	x8, [sp, #8]
  402414:	ldrb	w9, [x8]
  402418:	cmp	w9, #0x29
  40241c:	b.eq	402430 <error@@Base+0x674>  // b.none
  402420:	adrp	x8, 420000 <error@@Base+0x1e244>
  402424:	add	x8, x8, #0xcb3
  402428:	stur	x8, [x29, #-8]
  40242c:	b	40244c <error@@Base+0x690>
  402430:	ldr	x0, [sp, #16]
  402434:	ldr	x8, [sp, #8]
  402438:	ldr	x9, [sp, #16]
  40243c:	subs	x8, x8, x9
  402440:	mov	w1, w8
  402444:	bl	4020bc <error@@Base+0x300>
  402448:	stur	x0, [x29, #-8]
  40244c:	ldur	x0, [x29, #-8]
  402450:	ldp	x29, x30, [sp, #32]
  402454:	add	sp, sp, #0x30
  402458:	ret
  40245c:	sub	sp, sp, #0x30
  402460:	stp	x29, x30, [sp, #32]
  402464:	add	x29, sp, #0x20
  402468:	adrp	x8, 433000 <error@@Base+0x31244>
  40246c:	add	x8, x8, #0x6b0
  402470:	adrp	x0, 420000 <error@@Base+0x1e244>
  402474:	add	x0, x0, #0xcba
  402478:	adrp	x9, 433000 <error@@Base+0x31244>
  40247c:	add	x9, x9, #0x670
  402480:	mov	w10, #0x1                   	// #1
  402484:	ldr	x8, [x8]
  402488:	stur	x9, [x29, #-8]
  40248c:	stur	w10, [x29, #-12]
  402490:	str	x8, [sp, #8]
  402494:	bl	401bb0 <gettext@plt>
  402498:	ldur	x8, [x29, #-8]
  40249c:	ldr	x2, [x8]
  4024a0:	ldr	x9, [sp, #8]
  4024a4:	str	x0, [sp]
  4024a8:	mov	x0, x9
  4024ac:	ldr	x1, [sp]
  4024b0:	bl	401bd0 <fprintf@plt>
  4024b4:	ldur	w10, [x29, #-12]
  4024b8:	mov	w0, w10
  4024bc:	bl	4017c0 <exit@plt>
  4024c0:	sub	sp, sp, #0x70
  4024c4:	stp	x29, x30, [sp, #96]
  4024c8:	add	x29, sp, #0x60
  4024cc:	adrp	x0, 420000 <error@@Base+0x1e244>
  4024d0:	add	x0, x0, #0xcec
  4024d4:	adrp	x8, 433000 <error@@Base+0x31244>
  4024d8:	add	x8, x8, #0x670
  4024dc:	adrp	x9, 421000 <error@@Base+0x1f244>
  4024e0:	add	x9, x9, #0xc5c
  4024e4:	adrp	x10, 420000 <error@@Base+0x1e244>
  4024e8:	add	x10, x10, #0xd1a
  4024ec:	adrp	x11, 420000 <error@@Base+0x1e244>
  4024f0:	add	x11, x11, #0xd5f
  4024f4:	adrp	x12, 420000 <error@@Base+0x1e244>
  4024f8:	add	x12, x12, #0xdd9
  4024fc:	adrp	x13, 420000 <error@@Base+0x1e244>
  402500:	add	x13, x13, #0xedc
  402504:	adrp	x14, 421000 <error@@Base+0x1f244>
  402508:	add	x14, x14, #0x172
  40250c:	adrp	x15, 421000 <error@@Base+0x1f244>
  402510:	add	x15, x15, #0x363
  402514:	adrp	x16, 421000 <error@@Base+0x1f244>
  402518:	add	x16, x16, #0x4bd
  40251c:	adrp	x17, 421000 <error@@Base+0x1f244>
  402520:	add	x17, x17, #0x61d
  402524:	adrp	x18, 421000 <error@@Base+0x1f244>
  402528:	add	x18, x18, #0x9bb
  40252c:	adrp	x1, 421000 <error@@Base+0x1f244>
  402530:	add	x1, x1, #0xa52
  402534:	stur	x8, [x29, #-8]
  402538:	stur	x9, [x29, #-16]
  40253c:	stur	x10, [x29, #-24]
  402540:	stur	x11, [x29, #-32]
  402544:	stur	x12, [x29, #-40]
  402548:	str	x13, [sp, #48]
  40254c:	str	x14, [sp, #40]
  402550:	str	x15, [sp, #32]
  402554:	str	x16, [sp, #24]
  402558:	str	x17, [sp, #16]
  40255c:	str	x18, [sp, #8]
  402560:	str	x1, [sp]
  402564:	bl	401bb0 <gettext@plt>
  402568:	ldur	x8, [x29, #-8]
  40256c:	ldr	x1, [x8]
  402570:	bl	401b60 <printf@plt>
  402574:	ldur	x8, [x29, #-16]
  402578:	mov	x0, x8
  40257c:	bl	401a10 <puts@plt>
  402580:	ldur	x8, [x29, #-24]
  402584:	mov	x0, x8
  402588:	bl	401bb0 <gettext@plt>
  40258c:	bl	401a10 <puts@plt>
  402590:	ldur	x8, [x29, #-32]
  402594:	mov	x0, x8
  402598:	bl	401bb0 <gettext@plt>
  40259c:	bl	401a10 <puts@plt>
  4025a0:	ldur	x8, [x29, #-16]
  4025a4:	mov	x0, x8
  4025a8:	bl	401a10 <puts@plt>
  4025ac:	ldur	x8, [x29, #-40]
  4025b0:	mov	x0, x8
  4025b4:	bl	401bb0 <gettext@plt>
  4025b8:	bl	401a10 <puts@plt>
  4025bc:	ldr	x8, [sp, #48]
  4025c0:	mov	x0, x8
  4025c4:	bl	401bb0 <gettext@plt>
  4025c8:	bl	401a10 <puts@plt>
  4025cc:	ldr	x8, [sp, #40]
  4025d0:	mov	x0, x8
  4025d4:	bl	401bb0 <gettext@plt>
  4025d8:	bl	401a10 <puts@plt>
  4025dc:	ldr	x8, [sp, #32]
  4025e0:	mov	x0, x8
  4025e4:	bl	401bb0 <gettext@plt>
  4025e8:	bl	401a10 <puts@plt>
  4025ec:	ldr	x8, [sp, #24]
  4025f0:	mov	x0, x8
  4025f4:	bl	401bb0 <gettext@plt>
  4025f8:	bl	401a10 <puts@plt>
  4025fc:	ldr	x8, [sp, #16]
  402600:	mov	x0, x8
  402604:	bl	401bb0 <gettext@plt>
  402608:	bl	401a10 <puts@plt>
  40260c:	ldr	x8, [sp, #8]
  402610:	mov	x0, x8
  402614:	bl	401bb0 <gettext@plt>
  402618:	bl	401a10 <puts@plt>
  40261c:	ldur	x8, [x29, #-16]
  402620:	mov	x0, x8
  402624:	bl	401a10 <puts@plt>
  402628:	ldr	x8, [sp]
  40262c:	mov	x0, x8
  402630:	bl	401bb0 <gettext@plt>
  402634:	bl	401a10 <puts@plt>
  402638:	ldp	x29, x30, [sp, #96]
  40263c:	add	sp, sp, #0x70
  402640:	ret
  402644:	sub	sp, sp, #0x80
  402648:	stp	x29, x30, [sp, #112]
  40264c:	add	x29, sp, #0x70
  402650:	adrp	x8, 422000 <error@@Base+0x20244>
  402654:	add	x8, x8, #0x9de
  402658:	adrp	x9, 421000 <error@@Base+0x1f244>
  40265c:	add	x9, x9, #0xc5c
  402660:	stur	x0, [x29, #-16]
  402664:	stur	x1, [x29, #-24]
  402668:	stur	x2, [x29, #-32]
  40266c:	stur	x3, [x29, #-40]
  402670:	ldur	x10, [x29, #-32]
  402674:	str	x8, [sp, #8]
  402678:	str	x9, [sp]
  40267c:	cbnz	x10, 402688 <error@@Base+0x8cc>
  402680:	sub	x8, x29, #0x30
  402684:	stur	x8, [x29, #-32]
  402688:	ldur	x8, [x29, #-16]
  40268c:	ldur	x9, [x29, #-32]
  402690:	str	x8, [x9]
  402694:	ldur	x8, [x29, #-32]
  402698:	ldr	x0, [x8]
  40269c:	ldr	x1, [sp, #8]
  4026a0:	bl	401870 <fopen@plt>
  4026a4:	str	x0, [sp, #24]
  4026a8:	ldr	x8, [sp, #24]
  4026ac:	cbnz	x8, 4026e0 <error@@Base+0x924>
  4026b0:	ldur	x0, [x29, #-16]
  4026b4:	adrp	x1, 421000 <error@@Base+0x1f244>
  4026b8:	add	x1, x1, #0xf5f
  4026bc:	ldr	x2, [sp]
  4026c0:	bl	401fd4 <error@@Base+0x218>
  4026c4:	ldur	x8, [x29, #-32]
  4026c8:	str	x0, [x8]
  4026cc:	ldur	x8, [x29, #-32]
  4026d0:	ldr	x0, [x8]
  4026d4:	ldr	x1, [sp, #8]
  4026d8:	bl	401870 <fopen@plt>
  4026dc:	str	x0, [sp, #24]
  4026e0:	ldr	x8, [sp, #24]
  4026e4:	cbnz	x8, 402724 <error@@Base+0x968>
  4026e8:	ldur	x8, [x29, #-32]
  4026ec:	ldr	x0, [x8]
  4026f0:	bl	401a90 <free@plt>
  4026f4:	ldur	x0, [x29, #-16]
  4026f8:	adrp	x1, 421000 <error@@Base+0x1f244>
  4026fc:	add	x1, x1, #0xaee
  402700:	ldr	x2, [sp]
  402704:	bl	401fd4 <error@@Base+0x218>
  402708:	ldur	x8, [x29, #-32]
  40270c:	str	x0, [x8]
  402710:	ldur	x8, [x29, #-32]
  402714:	ldr	x0, [x8]
  402718:	ldr	x1, [sp, #8]
  40271c:	bl	401870 <fopen@plt>
  402720:	str	x0, [sp, #24]
  402724:	ldr	x8, [sp, #24]
  402728:	cbnz	x8, 402768 <error@@Base+0x9ac>
  40272c:	ldur	x8, [x29, #-32]
  402730:	ldr	x0, [x8]
  402734:	bl	401a90 <free@plt>
  402738:	ldur	x0, [x29, #-16]
  40273c:	adrp	x1, 421000 <error@@Base+0x1f244>
  402740:	add	x1, x1, #0xaf2
  402744:	ldr	x2, [sp]
  402748:	bl	401fd4 <error@@Base+0x218>
  40274c:	ldur	x8, [x29, #-32]
  402750:	str	x0, [x8]
  402754:	ldur	x8, [x29, #-32]
  402758:	ldr	x0, [x8]
  40275c:	ldr	x1, [sp, #8]
  402760:	bl	401870 <fopen@plt>
  402764:	str	x0, [sp, #24]
  402768:	ldr	x8, [sp, #24]
  40276c:	cbnz	x8, 4027ac <error@@Base+0x9f0>
  402770:	ldur	x8, [x29, #-32]
  402774:	ldr	x0, [x8]
  402778:	bl	401a90 <free@plt>
  40277c:	ldur	x0, [x29, #-16]
  402780:	adrp	x1, 421000 <error@@Base+0x1f244>
  402784:	add	x1, x1, #0xaf7
  402788:	ldr	x2, [sp]
  40278c:	bl	401fd4 <error@@Base+0x218>
  402790:	ldur	x8, [x29, #-32]
  402794:	str	x0, [x8]
  402798:	ldur	x8, [x29, #-32]
  40279c:	ldr	x0, [x8]
  4027a0:	ldr	x1, [sp, #8]
  4027a4:	bl	401870 <fopen@plt>
  4027a8:	str	x0, [sp, #24]
  4027ac:	ldr	x8, [sp, #24]
  4027b0:	cbnz	x8, 4027f0 <error@@Base+0xa34>
  4027b4:	ldur	x8, [x29, #-32]
  4027b8:	ldr	x0, [x8]
  4027bc:	bl	401a90 <free@plt>
  4027c0:	ldur	x0, [x29, #-16]
  4027c4:	adrp	x1, 421000 <error@@Base+0x1f244>
  4027c8:	add	x1, x1, #0xafb
  4027cc:	ldr	x2, [sp]
  4027d0:	bl	401fd4 <error@@Base+0x218>
  4027d4:	ldur	x8, [x29, #-32]
  4027d8:	str	x0, [x8]
  4027dc:	ldur	x8, [x29, #-32]
  4027e0:	ldr	x0, [x8]
  4027e4:	ldr	x1, [sp, #8]
  4027e8:	bl	401870 <fopen@plt>
  4027ec:	str	x0, [sp, #24]
  4027f0:	ldr	x8, [sp, #24]
  4027f4:	cbnz	x8, 40285c <error@@Base+0xaa0>
  4027f8:	ldur	x8, [x29, #-32]
  4027fc:	ldr	x0, [x8]
  402800:	bl	401a90 <free@plt>
  402804:	ldur	x8, [x29, #-16]
  402808:	ldur	x9, [x29, #-32]
  40280c:	str	x8, [x9]
  402810:	ldur	x8, [x29, #-24]
  402814:	cbz	x8, 402850 <error@@Base+0xa94>
  402818:	ldur	x8, [x29, #-24]
  40281c:	ldur	x0, [x29, #-16]
  402820:	blr	x8
  402824:	ldur	x8, [x29, #-32]
  402828:	ldr	x0, [x8]
  40282c:	ldr	x1, [sp, #8]
  402830:	bl	401870 <fopen@plt>
  402834:	str	x0, [sp, #24]
  402838:	ldr	x8, [sp, #24]
  40283c:	cbnz	x8, 40284c <error@@Base+0xa90>
  402840:	mov	x8, xzr
  402844:	stur	x8, [x29, #-8]
  402848:	b	402c64 <error@@Base+0xea8>
  40284c:	b	40285c <error@@Base+0xaa0>
  402850:	mov	x8, xzr
  402854:	stur	x8, [x29, #-8]
  402858:	b	402c64 <error@@Base+0xea8>
  40285c:	ldr	x3, [sp, #24]
  402860:	add	x0, sp, #0x27
  402864:	mov	x1, #0xd                   	// #13
  402868:	mov	x2, #0x1                   	// #1
  40286c:	bl	401a80 <fread@plt>
  402870:	str	w0, [sp, #52]
  402874:	ldr	w8, [sp, #52]
  402878:	cmp	w8, #0x1
  40287c:	b.eq	402944 <error@@Base+0xb88>  // b.none
  402880:	ldr	w8, [sp, #52]
  402884:	cbnz	w8, 402930 <error@@Base+0xb74>
  402888:	ldr	x0, [sp, #24]
  40288c:	bl	401a00 <feof@plt>
  402890:	cbz	w0, 402930 <error@@Base+0xb74>
  402894:	ldur	x8, [x29, #-24]
  402898:	cbz	x8, 402930 <error@@Base+0xb74>
  40289c:	ldr	x0, [sp, #24]
  4028a0:	bl	401850 <fclose@plt>
  4028a4:	cbz	w0, 4028b4 <error@@Base+0xaf8>
  4028a8:	mov	x8, xzr
  4028ac:	stur	x8, [x29, #-8]
  4028b0:	b	402c64 <error@@Base+0xea8>
  4028b4:	ldur	x0, [x29, #-16]
  4028b8:	bl	4017f0 <remove@plt>
  4028bc:	cbz	w0, 4028cc <error@@Base+0xb10>
  4028c0:	mov	x8, xzr
  4028c4:	stur	x8, [x29, #-8]
  4028c8:	b	402c64 <error@@Base+0xea8>
  4028cc:	ldur	x8, [x29, #-24]
  4028d0:	ldur	x0, [x29, #-16]
  4028d4:	blr	x8
  4028d8:	ldur	x8, [x29, #-32]
  4028dc:	ldr	x0, [x8]
  4028e0:	ldr	x1, [sp, #8]
  4028e4:	bl	401870 <fopen@plt>
  4028e8:	str	x0, [sp, #24]
  4028ec:	ldr	x8, [sp, #24]
  4028f0:	cbnz	x8, 402900 <error@@Base+0xb44>
  4028f4:	mov	x8, xzr
  4028f8:	stur	x8, [x29, #-8]
  4028fc:	b	402c64 <error@@Base+0xea8>
  402900:	ldr	x3, [sp, #24]
  402904:	add	x0, sp, #0x27
  402908:	mov	x1, #0xd                   	// #13
  40290c:	mov	x2, #0x1                   	// #1
  402910:	bl	401a80 <fread@plt>
  402914:	str	w0, [sp, #52]
  402918:	ldr	w8, [sp, #52]
  40291c:	cbnz	w8, 40292c <error@@Base+0xb70>
  402920:	mov	x8, xzr
  402924:	stur	x8, [x29, #-8]
  402928:	b	402c64 <error@@Base+0xea8>
  40292c:	b	402944 <error@@Base+0xb88>
  402930:	bl	401b80 <__errno_location@plt>
  402934:	str	wzr, [x0]
  402938:	mov	x8, xzr
  40293c:	stur	x8, [x29, #-8]
  402940:	b	402c64 <error@@Base+0xea8>
  402944:	ldur	x8, [x29, #-40]
  402948:	cbnz	x8, 402954 <error@@Base+0xb98>
  40294c:	add	x8, sp, #0x38
  402950:	stur	x8, [x29, #-40]
  402954:	ldrb	w8, [sp, #39]
  402958:	cmp	w8, #0x1f
  40295c:	b.ne	402980 <error@@Base+0xbc4>  // b.any
  402960:	ldrb	w8, [sp, #40]
  402964:	cmp	w8, #0x8b
  402968:	b.ne	402980 <error@@Base+0xbc4>  // b.any
  40296c:	ldur	x8, [x29, #-40]
  402970:	adrp	x9, 421000 <error@@Base+0x1f244>
  402974:	add	x9, x9, #0xb01
  402978:	str	x9, [x8]
  40297c:	b	402b7c <error@@Base+0xdc0>
  402980:	ldrb	w8, [sp, #39]
  402984:	cmp	w8, #0xfd
  402988:	b.ne	4029d8 <error@@Base+0xc1c>  // b.any
  40298c:	ldrb	w8, [sp, #40]
  402990:	cmp	w8, #0x37
  402994:	b.ne	4029d8 <error@@Base+0xc1c>  // b.any
  402998:	ldrb	w8, [sp, #41]
  40299c:	cmp	w8, #0x7a
  4029a0:	b.ne	4029d8 <error@@Base+0xc1c>  // b.any
  4029a4:	ldrb	w8, [sp, #42]
  4029a8:	cmp	w8, #0x58
  4029ac:	b.ne	4029d8 <error@@Base+0xc1c>  // b.any
  4029b0:	ldrb	w8, [sp, #43]
  4029b4:	cmp	w8, #0x5a
  4029b8:	b.ne	4029d8 <error@@Base+0xc1c>  // b.any
  4029bc:	ldrb	w8, [sp, #44]
  4029c0:	cbnz	w8, 4029d8 <error@@Base+0xc1c>
  4029c4:	ldur	x8, [x29, #-40]
  4029c8:	adrp	x9, 421000 <error@@Base+0x1f244>
  4029cc:	add	x9, x9, #0xaef
  4029d0:	str	x9, [x8]
  4029d4:	b	402b7c <error@@Base+0xdc0>
  4029d8:	ldrb	w8, [sp, #39]
  4029dc:	cmp	w8, #0x42
  4029e0:	b.ne	402a10 <error@@Base+0xc54>  // b.any
  4029e4:	ldrb	w8, [sp, #40]
  4029e8:	cmp	w8, #0x5a
  4029ec:	b.ne	402a10 <error@@Base+0xc54>  // b.any
  4029f0:	ldrb	w8, [sp, #41]
  4029f4:	cmp	w8, #0x68
  4029f8:	b.ne	402a10 <error@@Base+0xc54>  // b.any
  4029fc:	ldur	x8, [x29, #-40]
  402a00:	adrp	x9, 421000 <error@@Base+0x1f244>
  402a04:	add	x9, x9, #0xb06
  402a08:	str	x9, [x8]
  402a0c:	b	402b7c <error@@Base+0xdc0>
  402a10:	ldrb	w8, [sp, #39]
  402a14:	cmp	w8, #0x42
  402a18:	b.ne	402a48 <error@@Base+0xc8c>  // b.any
  402a1c:	ldrb	w8, [sp, #40]
  402a20:	cmp	w8, #0x5a
  402a24:	b.ne	402a48 <error@@Base+0xc8c>  // b.any
  402a28:	ldrb	w8, [sp, #41]
  402a2c:	cmp	w8, #0x30
  402a30:	b.ne	402a48 <error@@Base+0xc8c>  // b.any
  402a34:	ldur	x8, [x29, #-40]
  402a38:	adrp	x9, 421000 <error@@Base+0x1f244>
  402a3c:	add	x9, x9, #0xb0c
  402a40:	str	x9, [x8]
  402a44:	b	402b7c <error@@Base+0xdc0>
  402a48:	ldrb	w8, [sp, #39]
  402a4c:	cmp	w8, #0x4c
  402a50:	b.ne	402a98 <error@@Base+0xcdc>  // b.any
  402a54:	ldrb	w8, [sp, #40]
  402a58:	cmp	w8, #0x5a
  402a5c:	b.ne	402a98 <error@@Base+0xcdc>  // b.any
  402a60:	ldrb	w8, [sp, #41]
  402a64:	cmp	w8, #0x49
  402a68:	b.ne	402a98 <error@@Base+0xcdc>  // b.any
  402a6c:	ldrb	w8, [sp, #42]
  402a70:	cmp	w8, #0x50
  402a74:	b.ne	402a98 <error@@Base+0xcdc>  // b.any
  402a78:	ldrb	w8, [sp, #43]
  402a7c:	cmp	w8, #0x1
  402a80:	b.ne	402a98 <error@@Base+0xcdc>  // b.any
  402a84:	ldur	x8, [x29, #-40]
  402a88:	adrp	x9, 421000 <error@@Base+0x1f244>
  402a8c:	add	x9, x9, #0xb11
  402a90:	str	x9, [x8]
  402a94:	b	402b7c <error@@Base+0xdc0>
  402a98:	ldrb	w8, [sp, #48]
  402a9c:	cbnz	w8, 402ab8 <error@@Base+0xcfc>
  402aa0:	ldrb	w8, [sp, #49]
  402aa4:	cbnz	w8, 402ab8 <error@@Base+0xcfc>
  402aa8:	ldrb	w8, [sp, #50]
  402aac:	cbnz	w8, 402ab8 <error@@Base+0xcfc>
  402ab0:	ldrb	w8, [sp, #51]
  402ab4:	cbz	w8, 402b5c <error@@Base+0xda0>
  402ab8:	ldrb	w8, [sp, #44]
  402abc:	cmp	w8, #0xff
  402ac0:	b.ne	402b18 <error@@Base+0xd5c>  // b.any
  402ac4:	ldrb	w8, [sp, #45]
  402ac8:	cmp	w8, #0xff
  402acc:	b.ne	402b18 <error@@Base+0xd5c>  // b.any
  402ad0:	ldrb	w8, [sp, #46]
  402ad4:	cmp	w8, #0xff
  402ad8:	b.ne	402b18 <error@@Base+0xd5c>  // b.any
  402adc:	ldrb	w8, [sp, #47]
  402ae0:	cmp	w8, #0xff
  402ae4:	b.ne	402b18 <error@@Base+0xd5c>  // b.any
  402ae8:	ldrb	w8, [sp, #48]
  402aec:	cmp	w8, #0xff
  402af0:	b.ne	402b18 <error@@Base+0xd5c>  // b.any
  402af4:	ldrb	w8, [sp, #49]
  402af8:	cmp	w8, #0xff
  402afc:	b.ne	402b18 <error@@Base+0xd5c>  // b.any
  402b00:	ldrb	w8, [sp, #50]
  402b04:	cmp	w8, #0xff
  402b08:	b.ne	402b18 <error@@Base+0xd5c>  // b.any
  402b0c:	ldrb	w8, [sp, #51]
  402b10:	cmp	w8, #0xff
  402b14:	b.eq	402b5c <error@@Base+0xda0>  // b.none
  402b18:	ldrb	w8, [sp, #39]
  402b1c:	cmp	w8, #0xff
  402b20:	b.ne	402b70 <error@@Base+0xdb4>  // b.any
  402b24:	ldrb	w8, [sp, #40]
  402b28:	cmp	w8, #0x4c
  402b2c:	b.ne	402b70 <error@@Base+0xdb4>  // b.any
  402b30:	ldrb	w8, [sp, #41]
  402b34:	cmp	w8, #0x5a
  402b38:	b.ne	402b70 <error@@Base+0xdb4>  // b.any
  402b3c:	ldrb	w8, [sp, #42]
  402b40:	cmp	w8, #0x4d
  402b44:	b.ne	402b70 <error@@Base+0xdb4>  // b.any
  402b48:	ldrb	w8, [sp, #43]
  402b4c:	cmp	w8, #0x41
  402b50:	b.ne	402b70 <error@@Base+0xdb4>  // b.any
  402b54:	ldrb	w8, [sp, #44]
  402b58:	cbnz	w8, 402b70 <error@@Base+0xdb4>
  402b5c:	ldur	x8, [x29, #-40]
  402b60:	adrp	x9, 421000 <error@@Base+0x1f244>
  402b64:	add	x9, x9, #0xafc
  402b68:	str	x9, [x8]
  402b6c:	b	402b7c <error@@Base+0xdc0>
  402b70:	ldur	x8, [x29, #-40]
  402b74:	mov	x9, xzr
  402b78:	str	x9, [x8]
  402b7c:	ldr	x0, [sp, #24]
  402b80:	mov	x8, xzr
  402b84:	mov	x1, x8
  402b88:	mov	w9, wzr
  402b8c:	mov	w2, w9
  402b90:	bl	4019c0 <fseek@plt>
  402b94:	cmp	w0, #0x0
  402b98:	cset	w9, ge  // ge = tcont
  402b9c:	tbnz	w9, #0, 402bac <error@@Base+0xdf0>
  402ba0:	mov	x8, xzr
  402ba4:	stur	x8, [x29, #-8]
  402ba8:	b	402c64 <error@@Base+0xea8>
  402bac:	ldur	x8, [x29, #-40]
  402bb0:	ldr	x8, [x8]
  402bb4:	cbz	x8, 402c5c <error@@Base+0xea0>
  402bb8:	ldur	x8, [x29, #-40]
  402bbc:	ldr	x0, [x8]
  402bc0:	adrp	x1, 421000 <error@@Base+0x1f244>
  402bc4:	add	x1, x1, #0xb16
  402bc8:	ldr	x2, [sp]
  402bcc:	bl	401fd4 <error@@Base+0x218>
  402bd0:	str	x0, [sp, #16]
  402bd4:	ldr	x0, [sp, #24]
  402bd8:	bl	401850 <fclose@plt>
  402bdc:	cmp	w0, #0x0
  402be0:	cset	w9, ge  // ge = tcont
  402be4:	tbnz	w9, #0, 402bf4 <error@@Base+0xe38>
  402be8:	mov	x8, xzr
  402bec:	stur	x8, [x29, #-8]
  402bf0:	b	402c64 <error@@Base+0xea8>
  402bf4:	ldur	x8, [x29, #-32]
  402bf8:	ldr	x0, [x8]
  402bfc:	adrp	x8, 433000 <error@@Base+0x31244>
  402c00:	add	x8, x8, #0x6c8
  402c04:	ldr	x2, [x8]
  402c08:	ldr	x1, [sp, #8]
  402c0c:	bl	401ab0 <freopen@plt>
  402c10:	str	x0, [sp, #24]
  402c14:	ldr	x8, [sp, #24]
  402c18:	cbnz	x8, 402c28 <error@@Base+0xe6c>
  402c1c:	mov	x8, xzr
  402c20:	stur	x8, [x29, #-8]
  402c24:	b	402c64 <error@@Base+0xea8>
  402c28:	ldr	x0, [sp, #16]
  402c2c:	ldr	x1, [sp, #8]
  402c30:	bl	4018d0 <popen@plt>
  402c34:	str	x0, [sp, #24]
  402c38:	ldr	x8, [sp, #24]
  402c3c:	cbnz	x8, 402c58 <error@@Base+0xe9c>
  402c40:	ldr	x8, [sp, #16]
  402c44:	ldur	x9, [x29, #-32]
  402c48:	str	x8, [x9]
  402c4c:	mov	x8, xzr
  402c50:	stur	x8, [x29, #-8]
  402c54:	b	402c64 <error@@Base+0xea8>
  402c58:	b	402c5c <error@@Base+0xea0>
  402c5c:	ldr	x8, [sp, #24]
  402c60:	stur	x8, [x29, #-8]
  402c64:	ldur	x0, [x29, #-8]
  402c68:	ldp	x29, x30, [sp, #112]
  402c6c:	add	sp, sp, #0x80
  402c70:	ret
  402c74:	sub	sp, sp, #0x60
  402c78:	stp	x29, x30, [sp, #80]
  402c7c:	add	x29, sp, #0x50
  402c80:	mov	w8, #0x2000                	// #8192
  402c84:	stur	x0, [x29, #-16]
  402c88:	stur	x1, [x29, #-24]
  402c8c:	stur	x2, [x29, #-32]
  402c90:	str	x3, [sp, #40]
  402c94:	str	x4, [sp, #32]
  402c98:	str	wzr, [sp, #20]
  402c9c:	str	w8, [sp, #16]
  402ca0:	ldrsw	x0, [sp, #16]
  402ca4:	bl	4084f4 <error@@Base+0x6738>
  402ca8:	str	x0, [sp, #8]
  402cac:	ldur	x0, [x29, #-16]
  402cb0:	ldur	x1, [x29, #-32]
  402cb4:	ldr	x2, [sp, #40]
  402cb8:	ldr	x3, [sp, #32]
  402cbc:	bl	402644 <error@@Base+0x888>
  402cc0:	str	x0, [sp, #24]
  402cc4:	ldr	x9, [sp, #24]
  402cc8:	cbnz	x9, 402cd8 <error@@Base+0xf1c>
  402ccc:	mov	x8, xzr
  402cd0:	stur	x8, [x29, #-8]
  402cd4:	b	402da4 <error@@Base+0xfe8>
  402cd8:	ldr	x8, [sp, #8]
  402cdc:	ldrsw	x9, [sp, #20]
  402ce0:	add	x0, x8, x9
  402ce4:	ldr	w10, [sp, #16]
  402ce8:	ldr	w11, [sp, #20]
  402cec:	subs	w10, w10, w11
  402cf0:	mov	w1, w10
  402cf4:	sxtw	x2, w1
  402cf8:	ldr	x3, [sp, #24]
  402cfc:	mov	x1, #0x1                   	// #1
  402d00:	bl	401a80 <fread@plt>
  402d04:	str	w0, [sp, #4]
  402d08:	ldr	w10, [sp, #4]
  402d0c:	cmp	w10, #0x0
  402d10:	cset	w10, ge  // ge = tcont
  402d14:	tbnz	w10, #0, 402d24 <error@@Base+0xf68>
  402d18:	mov	x8, xzr
  402d1c:	stur	x8, [x29, #-8]
  402d20:	b	402da4 <error@@Base+0xfe8>
  402d24:	ldr	w8, [sp, #4]
  402d28:	cbnz	w8, 402d30 <error@@Base+0xf74>
  402d2c:	b	402d70 <error@@Base+0xfb4>
  402d30:	ldr	w8, [sp, #4]
  402d34:	ldr	w9, [sp, #20]
  402d38:	add	w8, w9, w8
  402d3c:	str	w8, [sp, #20]
  402d40:	ldr	w8, [sp, #20]
  402d44:	ldr	w9, [sp, #16]
  402d48:	cmp	w8, w9
  402d4c:	b.ne	402d6c <error@@Base+0xfb0>  // b.any
  402d50:	ldr	w8, [sp, #16]
  402d54:	add	w8, w8, #0x10, lsl #12
  402d58:	str	w8, [sp, #16]
  402d5c:	ldr	x0, [sp, #8]
  402d60:	ldrsw	x1, [sp, #16]
  402d64:	bl	408588 <error@@Base+0x67cc>
  402d68:	str	x0, [sp, #8]
  402d6c:	b	402cd8 <error@@Base+0xf1c>
  402d70:	ldr	x8, [sp, #24]
  402d74:	adrp	x9, 433000 <error@@Base+0x31244>
  402d78:	add	x9, x9, #0x6c8
  402d7c:	ldr	x9, [x9]
  402d80:	cmp	x8, x9
  402d84:	b.eq	402d90 <error@@Base+0xfd4>  // b.none
  402d88:	ldr	x0, [sp, #24]
  402d8c:	bl	401b30 <pclose@plt>
  402d90:	ldr	w8, [sp, #20]
  402d94:	ldur	x9, [x29, #-24]
  402d98:	str	w8, [x9]
  402d9c:	ldr	x9, [sp, #8]
  402da0:	stur	x9, [x29, #-8]
  402da4:	ldur	x0, [x29, #-8]
  402da8:	ldp	x29, x30, [sp, #80]
  402dac:	add	sp, sp, #0x60
  402db0:	ret
  402db4:	sub	sp, sp, #0xb0
  402db8:	stp	x29, x30, [sp, #160]
  402dbc:	add	x29, sp, #0xa0
  402dc0:	mov	w8, #0x11                  	// #17
  402dc4:	mov	x9, xzr
  402dc8:	adrp	x10, 421000 <error@@Base+0x1f244>
  402dcc:	add	x10, x10, #0xb60
  402dd0:	stur	x0, [x29, #-16]
  402dd4:	stur	w1, [x29, #-20]
  402dd8:	stur	x2, [x29, #-32]
  402ddc:	stur	x3, [x29, #-40]
  402de0:	stur	w4, [x29, #-44]
  402de4:	stur	wzr, [x29, #-48]
  402de8:	stur	w8, [x29, #-52]
  402dec:	ldur	x11, [x29, #-32]
  402df0:	ldr	x11, [x11]
  402df4:	stur	x11, [x29, #-64]
  402df8:	stur	x9, [x29, #-72]
  402dfc:	stur	wzr, [x29, #-76]
  402e00:	str	x9, [sp, #72]
  402e04:	ldur	x9, [x29, #-32]
  402e08:	ldr	x9, [x9]
  402e0c:	cmp	x9, #0x0
  402e10:	cset	w8, ne  // ne = any
  402e14:	and	w8, w8, #0x1
  402e18:	str	w8, [sp, #68]
  402e1c:	ldur	w8, [x29, #-44]
  402e20:	str	x10, [sp, #24]
  402e24:	cbz	w8, 402e34 <error@@Base+0x1078>
  402e28:	mov	w8, wzr
  402e2c:	str	w8, [sp, #20]
  402e30:	b	402e4c <error@@Base+0x1090>
  402e34:	ldur	x8, [x29, #-40]
  402e38:	ldr	x8, [x8]
  402e3c:	cmp	x8, #0x0
  402e40:	cset	w9, ne  // ne = any
  402e44:	and	w9, w9, #0x1
  402e48:	str	w9, [sp, #20]
  402e4c:	ldr	w8, [sp, #20]
  402e50:	str	w8, [sp, #64]
  402e54:	ldr	w8, [sp, #68]
  402e58:	cbz	w8, 402e6c <error@@Base+0x10b0>
  402e5c:	ldr	w8, [sp, #64]
  402e60:	cbz	w8, 402e6c <error@@Base+0x10b0>
  402e64:	stur	wzr, [x29, #-4]
  402e68:	b	403340 <error@@Base+0x1584>
  402e6c:	str	wzr, [sp, #60]
  402e70:	ldr	w8, [sp, #60]
  402e74:	ldur	w9, [x29, #-20]
  402e78:	cmp	w8, w9
  402e7c:	b.ge	4032d0 <error@@Base+0x1514>  // b.tcont
  402e80:	ldr	w8, [sp, #68]
  402e84:	cbnz	w8, 402f58 <error@@Base+0x119c>
  402e88:	ldur	x8, [x29, #-16]
  402e8c:	ldrsw	x9, [sp, #60]
  402e90:	mov	x10, #0x28                  	// #40
  402e94:	mul	x9, x10, x9
  402e98:	add	x8, x8, x9
  402e9c:	ldr	x1, [x8]
  402ea0:	ldursw	x2, [x29, #-52]
  402ea4:	adrp	x0, 421000 <error@@Base+0x1f244>
  402ea8:	add	x0, x0, #0xb1a
  402eac:	bl	4018e0 <strncmp@plt>
  402eb0:	cbnz	w0, 402f58 <error@@Base+0x119c>
  402eb4:	mov	x0, #0x18                  	// #24
  402eb8:	bl	4084f4 <error@@Base+0x6738>
  402ebc:	str	x0, [sp, #48]
  402ec0:	ldur	x8, [x29, #-16]
  402ec4:	ldrsw	x9, [sp, #60]
  402ec8:	mov	x10, #0x28                  	// #40
  402ecc:	mul	x9, x10, x9
  402ed0:	add	x8, x8, x9
  402ed4:	ldr	x8, [x8]
  402ed8:	ldursw	x9, [x29, #-52]
  402edc:	add	x0, x8, x9
  402ee0:	ldur	x8, [x29, #-16]
  402ee4:	ldrsw	x9, [sp, #60]
  402ee8:	mul	x9, x10, x9
  402eec:	add	x8, x8, x9
  402ef0:	ldr	w11, [x8, #8]
  402ef4:	ldur	w12, [x29, #-52]
  402ef8:	subs	w1, w11, w12
  402efc:	bl	4020bc <error@@Base+0x300>
  402f00:	ldr	x8, [sp, #48]
  402f04:	str	x0, [x8, #8]
  402f08:	ldur	x8, [x29, #-32]
  402f0c:	ldr	x8, [x8]
  402f10:	ldr	x9, [sp, #48]
  402f14:	str	x8, [x9]
  402f18:	ldr	x8, [sp, #48]
  402f1c:	mov	w11, #0x1                   	// #1
  402f20:	str	w11, [x8, #16]
  402f24:	ldur	w11, [x29, #-76]
  402f28:	cbz	w11, 402f3c <error@@Base+0x1180>
  402f2c:	ldur	x8, [x29, #-32]
  402f30:	ldr	x8, [x8]
  402f34:	stur	x8, [x29, #-72]
  402f38:	stur	wzr, [x29, #-76]
  402f3c:	ldr	x8, [sp, #48]
  402f40:	ldur	x9, [x29, #-32]
  402f44:	str	x8, [x9]
  402f48:	ldur	x8, [x29, #-32]
  402f4c:	ldr	x8, [x8]
  402f50:	stur	x8, [x29, #-64]
  402f54:	b	4032c0 <error@@Base+0x1504>
  402f58:	ldr	w8, [sp, #64]
  402f5c:	cbnz	w8, 4032c0 <error@@Base+0x1504>
  402f60:	ldur	x8, [x29, #-16]
  402f64:	ldrsw	x9, [sp, #60]
  402f68:	mov	x10, #0x28                  	// #40
  402f6c:	mul	x9, x10, x9
  402f70:	add	x8, x8, x9
  402f74:	ldr	x1, [x8]
  402f78:	ldur	x8, [x29, #-16]
  402f7c:	ldrsw	x9, [sp, #60]
  402f80:	mul	x9, x10, x9
  402f84:	add	x8, x8, x9
  402f88:	ldrsw	x2, [x8, #8]
  402f8c:	adrp	x0, 421000 <error@@Base+0x1f244>
  402f90:	add	x0, x0, #0xb9a
  402f94:	bl	4018e0 <strncmp@plt>
  402f98:	cbnz	w0, 403068 <error@@Base+0x12ac>
  402f9c:	ldur	x8, [x29, #-16]
  402fa0:	ldrsw	x9, [sp, #60]
  402fa4:	mov	x10, #0x28                  	// #40
  402fa8:	mul	x9, x10, x9
  402fac:	add	x8, x8, x9
  402fb0:	ldrsw	x8, [x8, #8]
  402fb4:	mov	x9, #0x14                  	// #20
  402fb8:	cmp	x9, x8
  402fbc:	b.ne	403068 <error@@Base+0x12ac>  // b.any
  402fc0:	ldur	x8, [x29, #-32]
  402fc4:	ldr	x8, [x8]
  402fc8:	cbnz	x8, 40301c <error@@Base+0x1260>
  402fcc:	mov	x0, #0x18                  	// #24
  402fd0:	bl	4084f4 <error@@Base+0x6738>
  402fd4:	ldur	x8, [x29, #-32]
  402fd8:	str	x0, [x8]
  402fdc:	ldur	x8, [x29, #-32]
  402fe0:	ldr	x8, [x8]
  402fe4:	adrp	x9, 421000 <error@@Base+0x1f244>
  402fe8:	add	x9, x9, #0xb2c
  402fec:	str	x9, [x8, #8]
  402ff0:	ldur	x8, [x29, #-32]
  402ff4:	ldr	x8, [x8]
  402ff8:	mov	x9, xzr
  402ffc:	str	x9, [x8]
  403000:	ldur	x8, [x29, #-32]
  403004:	ldr	x8, [x8]
  403008:	mov	w10, #0x1                   	// #1
  40300c:	str	w10, [x8, #16]
  403010:	ldur	x8, [x29, #-32]
  403014:	ldr	x8, [x8]
  403018:	stur	x8, [x29, #-64]
  40301c:	mov	w8, #0x1                   	// #1
  403020:	stur	w8, [x29, #-76]
  403024:	ldr	x9, [sp, #72]
  403028:	cbz	x9, 40303c <error@@Base+0x1280>
  40302c:	adrp	x0, 421000 <error@@Base+0x1f244>
  403030:	add	x0, x0, #0xb3a
  403034:	bl	401bb0 <gettext@plt>
  403038:	bl	401f28 <error@@Base+0x16c>
  40303c:	ldur	x8, [x29, #-16]
  403040:	ldr	w9, [sp, #60]
  403044:	add	w9, w9, #0x1
  403048:	mov	w0, w9
  40304c:	sxtw	x10, w0
  403050:	mov	x11, #0x28                  	// #40
  403054:	mul	x10, x11, x10
  403058:	add	x8, x8, x10
  40305c:	ldr	x8, [x8]
  403060:	str	x8, [sp, #72]
  403064:	b	4032c0 <error@@Base+0x1504>
  403068:	ldr	x8, [sp, #72]
  40306c:	cbz	x8, 4032c0 <error@@Base+0x1504>
  403070:	ldur	x8, [x29, #-16]
  403074:	ldrsw	x9, [sp, #60]
  403078:	mov	x10, #0x28                  	// #40
  40307c:	mul	x9, x10, x9
  403080:	add	x8, x8, x9
  403084:	ldr	x1, [x8]
  403088:	adrp	x0, 421000 <error@@Base+0x1f244>
  40308c:	add	x0, x0, #0xb73
  403090:	mov	x2, #0x2                   	// #2
  403094:	bl	4018e0 <strncmp@plt>
  403098:	cbnz	w0, 4030c0 <error@@Base+0x1304>
  40309c:	ldur	x8, [x29, #-16]
  4030a0:	ldrsw	x9, [sp, #60]
  4030a4:	mov	x10, #0x28                  	// #40
  4030a8:	mul	x9, x10, x9
  4030ac:	add	x8, x8, x9
  4030b0:	ldr	x8, [x8]
  4030b4:	ldr	x9, [sp, #72]
  4030b8:	cmp	x8, x9
  4030bc:	b.hi	40311c <error@@Base+0x1360>  // b.pmore
  4030c0:	ldur	x8, [x29, #-16]
  4030c4:	ldrsw	x9, [sp, #60]
  4030c8:	mov	x10, #0x28                  	// #40
  4030cc:	mul	x9, x10, x9
  4030d0:	add	x8, x8, x9
  4030d4:	ldr	x1, [x8]
  4030d8:	ldur	x8, [x29, #-16]
  4030dc:	ldrsw	x9, [sp, #60]
  4030e0:	mul	x9, x10, x9
  4030e4:	add	x8, x8, x9
  4030e8:	ldrsw	x2, [x8, #8]
  4030ec:	ldr	x0, [sp, #24]
  4030f0:	bl	4018e0 <strncmp@plt>
  4030f4:	cbnz	w0, 403254 <error@@Base+0x1498>
  4030f8:	ldur	x8, [x29, #-16]
  4030fc:	ldrsw	x9, [sp, #60]
  403100:	mov	x10, #0x28                  	// #40
  403104:	mul	x9, x10, x9
  403108:	add	x8, x8, x9
  40310c:	ldrsw	x8, [x8, #8]
  403110:	mov	x9, #0x12                  	// #18
  403114:	cmp	x9, x8
  403118:	b.ne	403254 <error@@Base+0x1498>  // b.any
  40311c:	mov	x0, #0x38                  	// #56
  403120:	bl	4084f4 <error@@Base+0x6738>
  403124:	str	x0, [sp, #40]
  403128:	ldr	x0, [sp, #72]
  40312c:	ldur	x8, [x29, #-16]
  403130:	ldrsw	x9, [sp, #60]
  403134:	mov	x10, #0x28                  	// #40
  403138:	mul	x9, x10, x9
  40313c:	add	x8, x8, x9
  403140:	ldr	x8, [x8]
  403144:	ldr	x9, [sp, #72]
  403148:	subs	x8, x8, x9
  40314c:	mov	w1, w8
  403150:	str	x10, [sp, #8]
  403154:	bl	4020bc <error@@Base+0x300>
  403158:	ldr	x9, [sp, #40]
  40315c:	str	x0, [x9, #8]
  403160:	ldur	x9, [x29, #-16]
  403164:	ldrsw	x10, [sp, #60]
  403168:	ldr	x11, [sp, #8]
  40316c:	mul	x10, x11, x10
  403170:	add	x9, x9, x10
  403174:	ldr	x9, [x9]
  403178:	ldr	x10, [sp, #72]
  40317c:	subs	x9, x9, x10
  403180:	ldr	x10, [sp, #40]
  403184:	str	x9, [x10, #16]
  403188:	ldur	x9, [x29, #-64]
  40318c:	ldr	x10, [sp, #40]
  403190:	str	x9, [x10, #24]
  403194:	ldur	x9, [x29, #-72]
  403198:	ldr	x10, [sp, #40]
  40319c:	str	x9, [x10, #32]
  4031a0:	ldr	x9, [sp, #40]
  4031a4:	str	wzr, [x9, #48]
  4031a8:	ldur	x9, [x29, #-40]
  4031ac:	ldr	x9, [x9]
  4031b0:	ldr	x10, [sp, #40]
  4031b4:	str	x9, [x10]
  4031b8:	ldr	x9, [sp, #40]
  4031bc:	ldur	x10, [x29, #-40]
  4031c0:	str	x9, [x10]
  4031c4:	ldur	w8, [x29, #-48]
  4031c8:	add	w8, w8, #0x1
  4031cc:	stur	w8, [x29, #-48]
  4031d0:	ldur	x9, [x29, #-16]
  4031d4:	ldrsw	x10, [sp, #60]
  4031d8:	mul	x10, x11, x10
  4031dc:	add	x9, x9, x10
  4031e0:	ldr	x1, [x9]
  4031e4:	ldur	x9, [x29, #-16]
  4031e8:	ldrsw	x10, [sp, #60]
  4031ec:	mul	x10, x11, x10
  4031f0:	add	x9, x9, x10
  4031f4:	ldrsw	x2, [x9, #8]
  4031f8:	ldr	x0, [sp, #24]
  4031fc:	bl	4018e0 <strncmp@plt>
  403200:	cbnz	w0, 403234 <error@@Base+0x1478>
  403204:	ldur	x8, [x29, #-16]
  403208:	ldrsw	x9, [sp, #60]
  40320c:	mov	x10, #0x28                  	// #40
  403210:	mul	x9, x10, x9
  403214:	add	x8, x8, x9
  403218:	ldrsw	x8, [x8, #8]
  40321c:	mov	x9, #0x12                  	// #18
  403220:	cmp	x9, x8
  403224:	b.ne	403234 <error@@Base+0x1478>  // b.any
  403228:	mov	x8, xzr
  40322c:	str	x8, [sp, #72]
  403230:	b	403250 <error@@Base+0x1494>
  403234:	ldur	x8, [x29, #-16]
  403238:	ldrsw	x9, [sp, #60]
  40323c:	mov	x10, #0x28                  	// #40
  403240:	mul	x9, x10, x9
  403244:	add	x8, x8, x9
  403248:	ldr	x8, [x8]
  40324c:	str	x8, [sp, #72]
  403250:	b	4032c0 <error@@Base+0x1504>
  403254:	ldur	x8, [x29, #-16]
  403258:	ldrsw	x9, [sp, #60]
  40325c:	mov	x10, #0x28                  	// #40
  403260:	mul	x9, x10, x9
  403264:	add	x8, x8, x9
  403268:	ldr	x1, [x8]
  40326c:	ldur	x8, [x29, #-16]
  403270:	ldrsw	x9, [sp, #60]
  403274:	mul	x9, x10, x9
  403278:	add	x8, x8, x9
  40327c:	ldrsw	x2, [x8, #8]
  403280:	ldr	x0, [sp, #24]
  403284:	bl	4018e0 <strncmp@plt>
  403288:	cbnz	w0, 4032c0 <error@@Base+0x1504>
  40328c:	ldur	x8, [x29, #-16]
  403290:	ldrsw	x9, [sp, #60]
  403294:	mov	x10, #0x28                  	// #40
  403298:	mul	x9, x10, x9
  40329c:	add	x8, x8, x9
  4032a0:	ldrsw	x8, [x8, #8]
  4032a4:	mov	x9, #0x12                  	// #18
  4032a8:	cmp	x9, x8
  4032ac:	b.ne	4032c0 <error@@Base+0x1504>  // b.any
  4032b0:	adrp	x0, 421000 <error@@Base+0x1f244>
  4032b4:	add	x0, x0, #0xb76
  4032b8:	bl	401bb0 <gettext@plt>
  4032bc:	bl	401f28 <error@@Base+0x16c>
  4032c0:	ldr	w8, [sp, #60]
  4032c4:	add	w8, w8, #0x1
  4032c8:	str	w8, [sp, #60]
  4032cc:	b	402e70 <error@@Base+0x10b4>
  4032d0:	ldr	x8, [sp, #72]
  4032d4:	cbz	x8, 4032e8 <error@@Base+0x152c>
  4032d8:	adrp	x0, 421000 <error@@Base+0x1f244>
  4032dc:	add	x0, x0, #0xb3a
  4032e0:	bl	401bb0 <gettext@plt>
  4032e4:	bl	401f28 <error@@Base+0x16c>
  4032e8:	ldr	w8, [sp, #64]
  4032ec:	cbz	w8, 403338 <error@@Base+0x157c>
  4032f0:	ldur	x8, [x29, #-40]
  4032f4:	ldr	x8, [x8]
  4032f8:	cbz	x8, 403338 <error@@Base+0x157c>
  4032fc:	ldur	x8, [x29, #-40]
  403300:	ldr	x8, [x8]
  403304:	str	x8, [sp, #32]
  403308:	ldr	x8, [sp, #32]
  40330c:	cbz	x8, 403338 <error@@Base+0x157c>
  403310:	ldur	x8, [x29, #-64]
  403314:	ldr	x9, [sp, #32]
  403318:	str	x8, [x9, #24]
  40331c:	ldur	x8, [x29, #-72]
  403320:	ldr	x9, [sp, #32]
  403324:	str	x8, [x9, #32]
  403328:	ldr	x8, [sp, #32]
  40332c:	ldr	x8, [x8]
  403330:	str	x8, [sp, #32]
  403334:	b	403308 <error@@Base+0x154c>
  403338:	ldur	w8, [x29, #-48]
  40333c:	stur	w8, [x29, #-4]
  403340:	ldur	w0, [x29, #-4]
  403344:	ldp	x29, x30, [sp, #160]
  403348:	add	sp, sp, #0xb0
  40334c:	ret
  403350:	sub	sp, sp, #0x50
  403354:	stp	x29, x30, [sp, #64]
  403358:	add	x29, sp, #0x40
  40335c:	stur	x0, [x29, #-8]
  403360:	stur	w1, [x29, #-12]
  403364:	stur	x2, [x29, #-24]
  403368:	stur	wzr, [x29, #-28]
  40336c:	str	wzr, [sp, #32]
  403370:	ldr	w8, [sp, #32]
  403374:	ldur	w9, [x29, #-12]
  403378:	cmp	w8, w9
  40337c:	b.ge	4035a0 <error@@Base+0x17e4>  // b.tcont
  403380:	ldur	x8, [x29, #-8]
  403384:	ldrsw	x9, [sp, #32]
  403388:	mov	x10, #0x28                  	// #40
  40338c:	mul	x9, x10, x9
  403390:	add	x8, x8, x9
  403394:	ldr	x8, [x8]
  403398:	ldrb	w11, [x8]
  40339c:	cmp	w11, #0x2a
  4033a0:	b.ne	403500 <error@@Base+0x1744>  // b.any
  4033a4:	ldur	x8, [x29, #-8]
  4033a8:	ldrsw	x9, [sp, #32]
  4033ac:	mov	x10, #0x28                  	// #40
  4033b0:	mul	x9, x10, x9
  4033b4:	add	x8, x8, x9
  4033b8:	ldr	x8, [x8]
  4033bc:	str	x8, [sp, #16]
  4033c0:	ldr	x8, [sp, #16]
  4033c4:	add	x8, x8, #0x1
  4033c8:	str	x8, [sp, #16]
  4033cc:	ldr	x8, [sp, #16]
  4033d0:	ldrb	w9, [x8]
  4033d4:	cmp	w9, #0x20
  4033d8:	b.ne	4033ec <error@@Base+0x1630>  // b.any
  4033dc:	ldr	x8, [sp, #16]
  4033e0:	add	x8, x8, #0x1
  4033e4:	str	x8, [sp, #16]
  4033e8:	b	4033cc <error@@Base+0x1610>
  4033ec:	ldr	x8, [sp, #16]
  4033f0:	str	x8, [sp, #24]
  4033f4:	ldr	x8, [sp, #16]
  4033f8:	ldrb	w9, [x8]
  4033fc:	mov	w10, #0x0                   	// #0
  403400:	str	w10, [sp, #12]
  403404:	cbz	w9, 40341c <error@@Base+0x1660>
  403408:	ldr	x8, [sp, #16]
  40340c:	ldrb	w9, [x8]
  403410:	cmp	w9, #0x3a
  403414:	cset	w9, ne  // ne = any
  403418:	str	w9, [sp, #12]
  40341c:	ldr	w8, [sp, #12]
  403420:	tbnz	w8, #0, 403428 <error@@Base+0x166c>
  403424:	b	403438 <error@@Base+0x167c>
  403428:	ldr	x8, [sp, #16]
  40342c:	add	x8, x8, #0x1
  403430:	str	x8, [sp, #16]
  403434:	b	4033f4 <error@@Base+0x1638>
  403438:	ldr	x8, [sp, #16]
  40343c:	add	x8, x8, #0x1
  403440:	str	x8, [sp, #16]
  403444:	ldr	x8, [sp, #16]
  403448:	ldrb	w9, [x8]
  40344c:	cmp	w9, #0x3a
  403450:	b.ne	40348c <error@@Base+0x16d0>  // b.any
  403454:	ldr	x0, [sp, #24]
  403458:	ldur	x2, [x29, #-24]
  40345c:	mov	w1, #0x3a                  	// #58
  403460:	bl	4035b0 <error@@Base+0x17f4>
  403464:	cbz	w0, 403488 <error@@Base+0x16cc>
  403468:	ldur	x8, [x29, #-8]
  40346c:	ldrsw	x9, [sp, #32]
  403470:	mov	x10, #0x28                  	// #40
  403474:	mul	x9, x10, x9
  403478:	add	x8, x8, x9
  40347c:	mov	w11, #0x1                   	// #1
  403480:	str	w11, [x8, #36]
  403484:	stur	w11, [x29, #-28]
  403488:	b	4034fc <error@@Base+0x1740>
  40348c:	ldr	x8, [sp, #16]
  403490:	ldrb	w9, [x8]
  403494:	cmp	w9, #0x20
  403498:	b.ne	4034ac <error@@Base+0x16f0>  // b.any
  40349c:	ldr	x8, [sp, #16]
  4034a0:	add	x8, x8, #0x1
  4034a4:	str	x8, [sp, #16]
  4034a8:	b	40348c <error@@Base+0x16d0>
  4034ac:	ldr	x8, [sp, #16]
  4034b0:	ldrb	w9, [x8]
  4034b4:	cmp	w9, #0x28
  4034b8:	b.ne	4034fc <error@@Base+0x1740>  // b.any
  4034bc:	ldr	x8, [sp, #16]
  4034c0:	add	x8, x8, #0x1
  4034c4:	str	x8, [sp, #16]
  4034c8:	ldr	x0, [sp, #16]
  4034cc:	ldur	x2, [x29, #-24]
  4034d0:	mov	w1, #0x29                  	// #41
  4034d4:	bl	4035b0 <error@@Base+0x17f4>
  4034d8:	cbz	w0, 4034fc <error@@Base+0x1740>
  4034dc:	ldur	x8, [x29, #-8]
  4034e0:	ldrsw	x9, [sp, #32]
  4034e4:	mov	x10, #0x28                  	// #40
  4034e8:	mul	x9, x10, x9
  4034ec:	add	x8, x8, x9
  4034f0:	mov	w11, #0x1                   	// #1
  4034f4:	str	w11, [x8, #36]
  4034f8:	stur	w11, [x29, #-28]
  4034fc:	b	403590 <error@@Base+0x17d4>
  403500:	ldr	w8, [sp, #32]
  403504:	cmp	w8, #0x0
  403508:	cset	w8, le
  40350c:	tbnz	w8, #0, 403590 <error@@Base+0x17d4>
  403510:	ldur	x8, [x29, #-8]
  403514:	ldrsw	x9, [sp, #32]
  403518:	mov	x10, #0x28                  	// #40
  40351c:	mul	x9, x10, x9
  403520:	add	x8, x8, x9
  403524:	ldr	x8, [x8]
  403528:	ldrb	w11, [x8]
  40352c:	cmp	w11, #0x20
  403530:	b.eq	403558 <error@@Base+0x179c>  // b.none
  403534:	ldur	x8, [x29, #-8]
  403538:	ldrsw	x9, [sp, #32]
  40353c:	mov	x10, #0x28                  	// #40
  403540:	mul	x9, x10, x9
  403544:	add	x8, x8, x9
  403548:	ldr	x8, [x8]
  40354c:	ldrb	w11, [x8]
  403550:	cmp	w11, #0x9
  403554:	b.ne	403590 <error@@Base+0x17d4>  // b.any
  403558:	ldur	x8, [x29, #-8]
  40355c:	ldr	w9, [sp, #32]
  403560:	subs	w9, w9, #0x1
  403564:	mov	w0, w9
  403568:	sxtw	x10, w0
  40356c:	mov	x11, #0x28                  	// #40
  403570:	mul	x10, x11, x10
  403574:	add	x8, x8, x10
  403578:	ldr	w9, [x8, #36]
  40357c:	ldur	x8, [x29, #-8]
  403580:	ldrsw	x10, [sp, #32]
  403584:	mul	x10, x11, x10
  403588:	add	x8, x8, x10
  40358c:	str	w9, [x8, #36]
  403590:	ldr	w8, [sp, #32]
  403594:	add	w8, w8, #0x1
  403598:	str	w8, [sp, #32]
  40359c:	b	403370 <error@@Base+0x15b4>
  4035a0:	ldur	w0, [x29, #-28]
  4035a4:	ldp	x29, x30, [sp, #64]
  4035a8:	add	sp, sp, #0x50
  4035ac:	ret
  4035b0:	sub	sp, sp, #0x70
  4035b4:	stp	x29, x30, [sp, #96]
  4035b8:	add	x29, sp, #0x60
  4035bc:	adrp	x8, 433000 <error@@Base+0x31244>
  4035c0:	add	x8, x8, #0x6e0
  4035c4:	stur	x0, [x29, #-8]
  4035c8:	sturb	w1, [x29, #-9]
  4035cc:	stur	x2, [x29, #-24]
  4035d0:	ldur	x9, [x29, #-8]
  4035d4:	stur	x9, [x29, #-40]
  4035d8:	ldur	x0, [x29, #-24]
  4035dc:	str	x8, [sp, #24]
  4035e0:	bl	4017a0 <strlen@plt>
  4035e4:	stur	w0, [x29, #-44]
  4035e8:	ldr	x8, [sp, #24]
  4035ec:	ldr	w10, [x8]
  4035f0:	cbnz	w10, 40368c <error@@Base+0x18d0>
  4035f4:	ldur	x8, [x29, #-40]
  4035f8:	ldrb	w9, [x8]
  4035fc:	mov	w10, #0x0                   	// #0
  403600:	str	w10, [sp, #20]
  403604:	cbz	w9, 403638 <error@@Base+0x187c>
  403608:	ldur	x8, [x29, #-40]
  40360c:	ldrb	w9, [x8]
  403610:	mov	w10, #0x0                   	// #0
  403614:	cmp	w9, #0x2f
  403618:	str	w10, [sp, #20]
  40361c:	b.eq	403638 <error@@Base+0x187c>  // b.none
  403620:	ldur	x8, [x29, #-40]
  403624:	ldrb	w9, [x8]
  403628:	ldurb	w10, [x29, #-9]
  40362c:	cmp	w9, w10
  403630:	cset	w9, ne  // ne = any
  403634:	str	w9, [sp, #20]
  403638:	ldr	w8, [sp, #20]
  40363c:	tbnz	w8, #0, 403644 <error@@Base+0x1888>
  403640:	b	403654 <error@@Base+0x1898>
  403644:	ldur	x8, [x29, #-40]
  403648:	add	x8, x8, #0x1
  40364c:	stur	x8, [x29, #-40]
  403650:	b	4035f4 <error@@Base+0x1838>
  403654:	ldur	x8, [x29, #-40]
  403658:	ldrb	w9, [x8]
  40365c:	cbz	w9, 403674 <error@@Base+0x18b8>
  403660:	ldur	x8, [x29, #-40]
  403664:	ldrb	w9, [x8]
  403668:	ldurb	w10, [x29, #-9]
  40366c:	cmp	w9, w10
  403670:	b.ne	403680 <error@@Base+0x18c4>  // b.any
  403674:	ldur	x8, [x29, #-8]
  403678:	stur	x8, [x29, #-40]
  40367c:	b	40368c <error@@Base+0x18d0>
  403680:	ldur	x8, [x29, #-40]
  403684:	add	x8, x8, #0x1
  403688:	stur	x8, [x29, #-40]
  40368c:	ldur	x0, [x29, #-40]
  403690:	ldur	x1, [x29, #-24]
  403694:	ldur	w8, [x29, #-44]
  403698:	mov	w2, w8
  40369c:	bl	407cac <error@@Base+0x5ef0>
  4036a0:	cmp	w0, #0x0
  4036a4:	cset	w8, eq  // eq = none
  4036a8:	and	w8, w8, #0x1
  4036ac:	stur	w8, [x29, #-28]
  4036b0:	ldur	w8, [x29, #-28]
  4036b4:	cbz	w8, 4037a4 <error@@Base+0x19e8>
  4036b8:	stur	wzr, [x29, #-28]
  4036bc:	str	wzr, [sp, #48]
  4036c0:	ldur	w8, [x29, #-28]
  4036c4:	mov	w9, #0x0                   	// #0
  4036c8:	str	w9, [sp, #16]
  4036cc:	cbnz	w8, 4036fc <error@@Base+0x1940>
  4036d0:	ldr	w8, [sp, #48]
  4036d4:	mov	w9, w8
  4036d8:	mov	x10, #0x8                   	// #8
  4036dc:	mul	x9, x10, x9
  4036e0:	adrp	x10, 433000 <error@@Base+0x31244>
  4036e4:	add	x10, x10, #0x678
  4036e8:	add	x9, x10, x9
  4036ec:	ldr	x9, [x9]
  4036f0:	cmp	x9, #0x0
  4036f4:	cset	w8, ne  // ne = any
  4036f8:	str	w8, [sp, #16]
  4036fc:	ldr	w8, [sp, #16]
  403700:	tbnz	w8, #0, 403708 <error@@Base+0x194c>
  403704:	b	4037a4 <error@@Base+0x19e8>
  403708:	ldr	w8, [sp, #48]
  40370c:	mov	w9, w8
  403710:	mov	x10, #0x8                   	// #8
  403714:	mul	x9, x10, x9
  403718:	adrp	x10, 433000 <error@@Base+0x31244>
  40371c:	add	x10, x10, #0x678
  403720:	add	x9, x10, x9
  403724:	ldr	x9, [x9]
  403728:	str	x9, [sp, #40]
  40372c:	ldr	x0, [sp, #40]
  403730:	bl	4017a0 <strlen@plt>
  403734:	str	w0, [sp, #36]
  403738:	ldur	x9, [x29, #-40]
  40373c:	ldur	w8, [x29, #-44]
  403740:	mov	w10, w8
  403744:	add	x0, x9, x10
  403748:	ldr	x1, [sp, #40]
  40374c:	ldr	w8, [sp, #36]
  403750:	mov	w2, w8
  403754:	bl	407cac <error@@Base+0x5ef0>
  403758:	mov	w8, #0x0                   	// #0
  40375c:	str	w8, [sp, #12]
  403760:	cbnz	w0, 403788 <error@@Base+0x19cc>
  403764:	ldur	x8, [x29, #-40]
  403768:	ldur	w9, [x29, #-44]
  40376c:	ldr	w10, [sp, #36]
  403770:	add	w9, w9, w10
  403774:	ldrb	w9, [x8, w9, uxtw]
  403778:	ldurb	w10, [x29, #-9]
  40377c:	cmp	w9, w10
  403780:	cset	w9, eq  // eq = none
  403784:	str	w9, [sp, #12]
  403788:	ldr	w8, [sp, #12]
  40378c:	and	w8, w8, #0x1
  403790:	stur	w8, [x29, #-28]
  403794:	ldr	w8, [sp, #48]
  403798:	add	w8, w8, #0x1
  40379c:	str	w8, [sp, #48]
  4037a0:	b	4036c0 <error@@Base+0x1904>
  4037a4:	ldur	w0, [x29, #-28]
  4037a8:	ldp	x29, x30, [sp, #96]
  4037ac:	add	sp, sp, #0x70
  4037b0:	ret
  4037b4:	sub	sp, sp, #0x50
  4037b8:	stp	x29, x30, [sp, #64]
  4037bc:	add	x29, sp, #0x40
  4037c0:	stur	x0, [x29, #-8]
  4037c4:	stur	x1, [x29, #-16]
  4037c8:	ldur	x8, [x29, #-8]
  4037cc:	stur	x8, [x29, #-24]
  4037d0:	ldur	x8, [x29, #-24]
  4037d4:	cbz	x8, 4038d8 <error@@Base+0x1b1c>
  4037d8:	ldur	x8, [x29, #-24]
  4037dc:	ldr	w9, [x8, #48]
  4037e0:	cbz	w9, 4038c8 <error@@Base+0x1b0c>
  4037e4:	ldur	x0, [x29, #-16]
  4037e8:	bl	4017a0 <strlen@plt>
  4037ec:	str	x0, [sp, #8]
  4037f0:	ldur	x8, [x29, #-24]
  4037f4:	ldr	x0, [x8, #8]
  4037f8:	adrp	x1, 421000 <error@@Base+0x1f244>
  4037fc:	add	x1, x1, #0xc2c
  403800:	bl	401b20 <strstr@plt>
  403804:	str	x0, [sp]
  403808:	ldr	x8, [sp]
  40380c:	cbnz	x8, 403814 <error@@Base+0x1a58>
  403810:	b	4038d8 <error@@Base+0x1b1c>
  403814:	ldr	x8, [sp]
  403818:	mov	w9, #0x0                   	// #0
  40381c:	strb	w9, [x8]
  403820:	ldr	x8, [sp]
  403824:	add	x8, x8, #0x6
  403828:	str	x8, [sp]
  40382c:	str	x8, [sp, #24]
  403830:	ldr	x8, [sp, #8]
  403834:	add	x0, x8, #0x7
  403838:	bl	4084f4 <error@@Base+0x6738>
  40383c:	str	x0, [sp, #32]
  403840:	ldr	x0, [sp, #32]
  403844:	ldr	x8, [sp, #8]
  403848:	add	x1, x8, #0x7
  40384c:	ldur	x3, [x29, #-16]
  403850:	adrp	x2, 421000 <error@@Base+0x1f244>
  403854:	add	x2, x2, #0xbaf
  403858:	bl	401840 <snprintf@plt>
  40385c:	ldur	x8, [x29, #-24]
  403860:	ldr	x8, [x8, #8]
  403864:	ldr	x1, [sp, #32]
  403868:	ldr	x2, [sp, #24]
  40386c:	mov	x0, x8
  403870:	bl	401fd4 <error@@Base+0x218>
  403874:	str	x0, [sp, #16]
  403878:	ldr	x0, [sp, #32]
  40387c:	bl	401a90 <free@plt>
  403880:	ldur	x8, [x29, #-24]
  403884:	ldr	x8, [x8, #8]
  403888:	cbz	x8, 403898 <error@@Base+0x1adc>
  40388c:	ldur	x8, [x29, #-24]
  403890:	ldr	x0, [x8, #8]
  403894:	bl	401a90 <free@plt>
  403898:	ldr	x8, [sp, #16]
  40389c:	ldur	x9, [x29, #-24]
  4038a0:	str	x8, [x9, #8]
  4038a4:	ldur	x8, [x29, #-24]
  4038a8:	ldr	x0, [x8, #8]
  4038ac:	bl	4017a0 <strlen@plt>
  4038b0:	ldur	x8, [x29, #-24]
  4038b4:	str	x0, [x8, #16]
  4038b8:	ldur	x8, [x29, #-24]
  4038bc:	str	wzr, [x8, #40]
  4038c0:	ldur	x8, [x29, #-24]
  4038c4:	str	wzr, [x8, #48]
  4038c8:	ldur	x8, [x29, #-24]
  4038cc:	ldr	x8, [x8]
  4038d0:	stur	x8, [x29, #-24]
  4038d4:	b	4037d0 <error@@Base+0x1a14>
  4038d8:	ldp	x29, x30, [sp, #64]
  4038dc:	add	sp, sp, #0x50
  4038e0:	ret
  4038e4:	sub	sp, sp, #0x70
  4038e8:	stp	x29, x30, [sp, #96]
  4038ec:	add	x29, sp, #0x60
  4038f0:	adrp	x8, 421000 <error@@Base+0x1f244>
  4038f4:	add	x8, x8, #0xc5c
  4038f8:	stur	x0, [x29, #-8]
  4038fc:	stur	x1, [x29, #-16]
  403900:	ldur	x9, [x29, #-8]
  403904:	stur	x9, [x29, #-24]
  403908:	str	x8, [sp, #32]
  40390c:	ldur	x8, [x29, #-24]
  403910:	cbz	x8, 403abc <error@@Base+0x1d00>
  403914:	ldur	x8, [x29, #-24]
  403918:	ldr	w9, [x8, #40]
  40391c:	cbz	w9, 403aac <error@@Base+0x1cf0>
  403920:	mov	w8, #0x1                   	// #1
  403924:	stur	w8, [x29, #-36]
  403928:	ldur	x9, [x29, #-24]
  40392c:	ldr	x9, [x9, #8]
  403930:	cbz	x9, 403958 <error@@Base+0x1b9c>
  403934:	ldur	x8, [x29, #-24]
  403938:	ldr	x8, [x8, #8]
  40393c:	ldur	x9, [x29, #-24]
  403940:	ldr	x9, [x9, #16]
  403944:	subs	x9, x9, #0x1
  403948:	ldrb	w10, [x8, x9]
  40394c:	cmp	w10, #0xa
  403950:	b.ne	403958 <error@@Base+0x1b9c>  // b.any
  403954:	stur	wzr, [x29, #-36]
  403958:	ldur	x8, [x29, #-16]
  40395c:	ldrb	w9, [x8]
  403960:	cmp	w9, #0x2a
  403964:	b.ne	4039c4 <error@@Base+0x1c08>  // b.any
  403968:	ldur	x0, [x29, #-16]
  40396c:	ldur	x8, [x29, #-24]
  403970:	ldr	x8, [x8, #8]
  403974:	str	x0, [sp, #24]
  403978:	cbnz	x8, 403988 <error@@Base+0x1bcc>
  40397c:	ldr	x8, [sp, #32]
  403980:	str	x8, [sp, #16]
  403984:	b	403994 <error@@Base+0x1bd8>
  403988:	ldur	x8, [x29, #-24]
  40398c:	ldr	x8, [x8, #8]
  403990:	str	x8, [sp, #16]
  403994:	ldr	x8, [sp, #16]
  403998:	ldur	w9, [x29, #-36]
  40399c:	adrp	x10, 421000 <error@@Base+0x1f244>
  4039a0:	add	x10, x10, #0xc5b
  4039a4:	cmp	w9, #0x0
  4039a8:	ldr	x11, [sp, #32]
  4039ac:	csel	x2, x10, x11, ne  // ne = any
  4039b0:	ldr	x0, [sp, #24]
  4039b4:	mov	x1, x8
  4039b8:	bl	401fd4 <error@@Base+0x218>
  4039bc:	stur	x0, [x29, #-32]
  4039c0:	b	403a64 <error@@Base+0x1ca8>
  4039c4:	ldur	x0, [x29, #-16]
  4039c8:	bl	4017a0 <strlen@plt>
  4039cc:	mov	x8, #0x2                   	// #2
  4039d0:	mul	x8, x0, x8
  4039d4:	add	x8, x8, #0x9
  4039d8:	str	x8, [sp, #48]
  4039dc:	ldr	x0, [sp, #48]
  4039e0:	bl	4084f4 <error@@Base+0x6738>
  4039e4:	str	x0, [sp, #40]
  4039e8:	ldr	x0, [sp, #40]
  4039ec:	ldr	x1, [sp, #48]
  4039f0:	ldur	x3, [x29, #-16]
  4039f4:	ldur	x4, [x29, #-16]
  4039f8:	adrp	x2, 421000 <error@@Base+0x1f244>
  4039fc:	add	x2, x2, #0xbb8
  403a00:	bl	401840 <snprintf@plt>
  403a04:	ldr	x8, [sp, #40]
  403a08:	ldur	x9, [x29, #-24]
  403a0c:	ldr	x9, [x9, #8]
  403a10:	str	x8, [sp, #8]
  403a14:	cbnz	x9, 403a24 <error@@Base+0x1c68>
  403a18:	ldr	x8, [sp, #32]
  403a1c:	str	x8, [sp]
  403a20:	b	403a30 <error@@Base+0x1c74>
  403a24:	ldur	x8, [x29, #-24]
  403a28:	ldr	x8, [x8, #8]
  403a2c:	str	x8, [sp]
  403a30:	ldr	x8, [sp]
  403a34:	ldur	w9, [x29, #-36]
  403a38:	adrp	x10, 421000 <error@@Base+0x1f244>
  403a3c:	add	x10, x10, #0xc5b
  403a40:	cmp	w9, #0x0
  403a44:	ldr	x11, [sp, #32]
  403a48:	csel	x2, x10, x11, ne  // ne = any
  403a4c:	ldr	x0, [sp, #8]
  403a50:	mov	x1, x8
  403a54:	bl	401fd4 <error@@Base+0x218>
  403a58:	stur	x0, [x29, #-32]
  403a5c:	ldr	x0, [sp, #40]
  403a60:	bl	401a90 <free@plt>
  403a64:	ldur	x8, [x29, #-24]
  403a68:	ldr	x8, [x8, #8]
  403a6c:	cbz	x8, 403a7c <error@@Base+0x1cc0>
  403a70:	ldur	x8, [x29, #-24]
  403a74:	ldr	x0, [x8, #8]
  403a78:	bl	401a90 <free@plt>
  403a7c:	ldur	x8, [x29, #-32]
  403a80:	ldur	x9, [x29, #-24]
  403a84:	str	x8, [x9, #8]
  403a88:	ldur	x8, [x29, #-24]
  403a8c:	ldr	x0, [x8, #8]
  403a90:	bl	4017a0 <strlen@plt>
  403a94:	ldur	x8, [x29, #-24]
  403a98:	str	x0, [x8, #16]
  403a9c:	ldur	x8, [x29, #-24]
  403aa0:	str	wzr, [x8, #40]
  403aa4:	ldur	x8, [x29, #-24]
  403aa8:	str	wzr, [x8, #48]
  403aac:	ldur	x8, [x29, #-24]
  403ab0:	ldr	x8, [x8]
  403ab4:	stur	x8, [x29, #-24]
  403ab8:	b	40390c <error@@Base+0x1b50>
  403abc:	ldp	x29, x30, [sp, #96]
  403ac0:	add	sp, sp, #0x70
  403ac4:	ret
  403ac8:	sub	sp, sp, #0x50
  403acc:	stp	x29, x30, [sp, #64]
  403ad0:	add	x29, sp, #0x40
  403ad4:	stur	x0, [x29, #-8]
  403ad8:	stur	x1, [x29, #-16]
  403adc:	ldur	x8, [x29, #-8]
  403ae0:	stur	x8, [x29, #-24]
  403ae4:	ldur	x8, [x29, #-24]
  403ae8:	cbz	x8, 403bd8 <error@@Base+0x1e1c>
  403aec:	ldur	x8, [x29, #-24]
  403af0:	ldr	w9, [x8, #44]
  403af4:	cbz	w9, 403bc8 <error@@Base+0x1e0c>
  403af8:	mov	w8, #0x1                   	// #1
  403afc:	str	w8, [sp, #28]
  403b00:	ldur	x0, [x29, #-16]
  403b04:	bl	4017a0 <strlen@plt>
  403b08:	cmp	x0, #0x1
  403b0c:	b.ls	403b38 <error@@Base+0x1d7c>  // b.plast
  403b10:	ldur	x8, [x29, #-16]
  403b14:	ldur	x0, [x29, #-16]
  403b18:	str	x8, [sp, #16]
  403b1c:	bl	4017a0 <strlen@plt>
  403b20:	subs	x8, x0, #0x1
  403b24:	ldr	x9, [sp, #16]
  403b28:	ldrb	w10, [x9, x8]
  403b2c:	cmp	w10, #0xa
  403b30:	b.ne	403b38 <error@@Base+0x1d7c>  // b.any
  403b34:	str	wzr, [sp, #28]
  403b38:	ldur	x8, [x29, #-24]
  403b3c:	ldr	x8, [x8, #8]
  403b40:	cbnz	x8, 403b54 <error@@Base+0x1d98>
  403b44:	adrp	x8, 421000 <error@@Base+0x1f244>
  403b48:	add	x8, x8, #0xc5c
  403b4c:	str	x8, [sp, #8]
  403b50:	b	403b60 <error@@Base+0x1da4>
  403b54:	ldur	x8, [x29, #-24]
  403b58:	ldr	x8, [x8, #8]
  403b5c:	str	x8, [sp, #8]
  403b60:	ldr	x8, [sp, #8]
  403b64:	ldur	x1, [x29, #-16]
  403b68:	ldr	w9, [sp, #28]
  403b6c:	adrp	x10, 421000 <error@@Base+0x1f244>
  403b70:	add	x10, x10, #0xc5c
  403b74:	adrp	x11, 421000 <error@@Base+0x1f244>
  403b78:	add	x11, x11, #0xc5b
  403b7c:	cmp	w9, #0x0
  403b80:	csel	x2, x11, x10, ne  // ne = any
  403b84:	mov	x0, x8
  403b88:	bl	401fd4 <error@@Base+0x218>
  403b8c:	str	x0, [sp, #32]
  403b90:	ldur	x8, [x29, #-24]
  403b94:	ldr	x8, [x8, #8]
  403b98:	cbz	x8, 403ba8 <error@@Base+0x1dec>
  403b9c:	ldur	x8, [x29, #-24]
  403ba0:	ldr	x0, [x8, #8]
  403ba4:	bl	401a90 <free@plt>
  403ba8:	ldr	x8, [sp, #32]
  403bac:	ldur	x9, [x29, #-24]
  403bb0:	str	x8, [x9, #8]
  403bb4:	ldur	x8, [x29, #-24]
  403bb8:	ldr	x0, [x8, #8]
  403bbc:	bl	4017a0 <strlen@plt>
  403bc0:	ldur	x8, [x29, #-24]
  403bc4:	str	x0, [x8, #16]
  403bc8:	ldur	x8, [x29, #-24]
  403bcc:	ldr	x8, [x8]
  403bd0:	stur	x8, [x29, #-24]
  403bd4:	b	403ae4 <error@@Base+0x1d28>
  403bd8:	ldp	x29, x30, [sp, #64]
  403bdc:	add	sp, sp, #0x50
  403be0:	ret
  403be4:	stp	x29, x30, [sp, #-32]!
  403be8:	str	x28, [sp, #16]
  403bec:	mov	x29, sp
  403bf0:	sub	sp, sp, #0x310
  403bf4:	mov	x8, xzr
  403bf8:	mov	w9, #0xffffffff            	// #-1
  403bfc:	mov	w10, #0x6                   	// #6
  403c00:	adrp	x11, 421000 <error@@Base+0x1f244>
  403c04:	add	x11, x11, #0xc5c
  403c08:	adrp	x12, 421000 <error@@Base+0x1f244>
  403c0c:	add	x12, x12, #0xbc4
  403c10:	adrp	x13, 421000 <error@@Base+0x1f244>
  403c14:	add	x13, x13, #0xbcc
  403c18:	adrp	x14, 433000 <error@@Base+0x31244>
  403c1c:	add	x14, x14, #0x6c8
  403c20:	adrp	x15, 421000 <error@@Base+0x1f244>
  403c24:	add	x15, x15, #0xbde
  403c28:	adrp	x16, 422000 <error@@Base+0x20244>
  403c2c:	add	x16, x16, #0x9de
  403c30:	adrp	x17, 433000 <error@@Base+0x31244>
  403c34:	add	x17, x17, #0x6e0
  403c38:	adrp	x18, 433000 <error@@Base+0x31244>
  403c3c:	add	x18, x18, #0x6b8
  403c40:	adrp	x2, 433000 <error@@Base+0x31244>
  403c44:	add	x2, x2, #0x6f0
  403c48:	adrp	x3, 433000 <error@@Base+0x31244>
  403c4c:	add	x3, x3, #0x6d8
  403c50:	adrp	x4, 433000 <error@@Base+0x31244>
  403c54:	add	x4, x4, #0x6e4
  403c58:	adrp	x5, 433000 <error@@Base+0x31244>
  403c5c:	add	x5, x5, #0x6b0
  403c60:	adrp	x6, 433000 <error@@Base+0x31244>
  403c64:	add	x6, x6, #0x670
  403c68:	adrp	x7, 433000 <error@@Base+0x31244>
  403c6c:	add	x7, x7, #0x6c0
  403c70:	stur	wzr, [x29, #-4]
  403c74:	stur	w0, [x29, #-8]
  403c78:	stur	x1, [x29, #-16]
  403c7c:	stur	x8, [x29, #-48]
  403c80:	stur	x8, [x29, #-56]
  403c84:	stur	w9, [x29, #-60]
  403c88:	stur	w9, [x29, #-64]
  403c8c:	stur	w9, [x29, #-68]
  403c90:	stur	x8, [x29, #-80]
  403c94:	stur	wzr, [x29, #-84]
  403c98:	stur	x8, [x29, #-96]
  403c9c:	stur	wzr, [x29, #-100]
  403ca0:	stur	x8, [x29, #-112]
  403ca4:	stur	x8, [x29, #-120]
  403ca8:	stur	x8, [x29, #-128]
  403cac:	stur	wzr, [x29, #-132]
  403cb0:	stur	x8, [x29, #-144]
  403cb4:	stur	wzr, [x29, #-148]
  403cb8:	stur	wzr, [x29, #-188]
  403cbc:	stur	wzr, [x29, #-192]
  403cc0:	stur	wzr, [x29, #-196]
  403cc4:	stur	wzr, [x29, #-200]
  403cc8:	mov	w0, w10
  403ccc:	mov	x1, x11
  403cd0:	str	x11, [sp, #200]
  403cd4:	str	x12, [sp, #192]
  403cd8:	str	x13, [sp, #184]
  403cdc:	str	x14, [sp, #176]
  403ce0:	str	x15, [sp, #168]
  403ce4:	str	x16, [sp, #160]
  403ce8:	str	x17, [sp, #152]
  403cec:	str	x18, [sp, #144]
  403cf0:	str	x2, [sp, #136]
  403cf4:	str	x3, [sp, #128]
  403cf8:	str	x4, [sp, #120]
  403cfc:	str	x5, [sp, #112]
  403d00:	str	x6, [sp, #104]
  403d04:	str	x7, [sp, #96]
  403d08:	bl	401be0 <setlocale@plt>
  403d0c:	ldr	x8, [sp, #192]
  403d10:	mov	x0, x8
  403d14:	ldr	x1, [sp, #184]
  403d18:	bl	4018f0 <bindtextdomain@plt>
  403d1c:	ldr	x8, [sp, #192]
  403d20:	mov	x0, x8
  403d24:	bl	401a30 <textdomain@plt>
  403d28:	ldr	x8, [sp, #176]
  403d2c:	ldr	x2, [x8]
  403d30:	ldr	x11, [sp, #168]
  403d34:	mov	x0, x11
  403d38:	ldr	x1, [sp, #160]
  403d3c:	bl	401ab0 <freopen@plt>
  403d40:	cbnz	x0, 403d50 <error@@Base+0x1f94>
  403d44:	adrp	x0, 421000 <error@@Base+0x1f244>
  403d48:	add	x0, x0, #0xbde
  403d4c:	bl	402150 <error@@Base+0x394>
  403d50:	sub	x2, x29, #0x8
  403d54:	ldur	w0, [x29, #-8]
  403d58:	sub	x3, x29, #0x10
  403d5c:	ldur	x1, [x29, #-16]
  403d60:	bl	405380 <error@@Base+0x35c4>
  403d64:	ldur	w0, [x29, #-8]
  403d68:	ldur	x1, [x29, #-16]
  403d6c:	adrp	x2, 421000 <error@@Base+0x1f244>
  403d70:	add	x2, x2, #0xbe8
  403d74:	adrp	x3, 433000 <error@@Base+0x31244>
  403d78:	add	x3, x3, #0x260
  403d7c:	mov	x8, xzr
  403d80:	mov	x4, x8
  403d84:	bl	401a40 <getopt_long@plt>
  403d88:	stur	w0, [x29, #-208]
  403d8c:	ldur	w9, [x29, #-208]
  403d90:	mov	w10, #0xffffffff            	// #-1
  403d94:	cmp	w9, w10
  403d98:	b.ne	403da0 <error@@Base+0x1fe4>  // b.any
  403d9c:	b	4045b4 <error@@Base+0x27f8>
  403da0:	ldur	w8, [x29, #-208]
  403da4:	subs	w8, w8, #0x0
  403da8:	mov	w9, w8
  403dac:	ubfx	x9, x9, #0, #32
  403db0:	cmp	x9, #0x78
  403db4:	str	x9, [sp, #88]
  403db8:	b.hi	4045ac <error@@Base+0x27f0>  // b.pmore
  403dbc:	adrp	x8, 420000 <error@@Base+0x1e244>
  403dc0:	add	x8, x8, #0x9c0
  403dc4:	ldr	x11, [sp, #88]
  403dc8:	ldrsw	x10, [x8, x11, lsl #2]
  403dcc:	add	x9, x8, x10
  403dd0:	br	x9
  403dd4:	b	4045b0 <error@@Base+0x27f4>
  403dd8:	bl	4019d0 <abort@plt>
  403ddc:	adrp	x8, 433000 <error@@Base+0x31244>
  403de0:	add	x8, x8, #0x664
  403de4:	str	wzr, [x8]
  403de8:	b	4045b0 <error@@Base+0x27f4>
  403dec:	adrp	x8, 433000 <error@@Base+0x31244>
  403df0:	add	x8, x8, #0x66c
  403df4:	str	wzr, [x8]
  403df8:	b	4045b0 <error@@Base+0x27f4>
  403dfc:	sub	x1, x29, #0xd8
  403e00:	mov	x8, xzr
  403e04:	stur	x8, [x29, #-216]
  403e08:	ldr	x8, [sp, #144]
  403e0c:	ldr	x0, [x8]
  403e10:	mov	w9, wzr
  403e14:	mov	w2, w9
  403e18:	bl	401790 <strtoul@plt>
  403e1c:	stur	x0, [x29, #-224]
  403e20:	ldur	x8, [x29, #-216]
  403e24:	cbz	x8, 403e48 <error@@Base+0x208c>
  403e28:	ldur	x8, [x29, #-216]
  403e2c:	ldr	x9, [sp, #144]
  403e30:	ldr	x10, [x9]
  403e34:	cmp	x8, x10
  403e38:	b.eq	403e48 <error@@Base+0x208c>  // b.none
  403e3c:	ldur	x8, [x29, #-216]
  403e40:	ldrb	w9, [x8]
  403e44:	cbz	w9, 403e4c <error@@Base+0x2090>
  403e48:	bl	40245c <error@@Base+0x6a0>
  403e4c:	ldur	x8, [x29, #-224]
  403e50:	stur	w8, [x29, #-64]
  403e54:	ldur	w8, [x29, #-64]
  403e58:	cmp	w8, #0x0
  403e5c:	cset	w8, gt
  403e60:	tbnz	w8, #0, 403e68 <error@@Base+0x20ac>
  403e64:	bl	40245c <error@@Base+0x6a0>
  403e68:	b	4045b0 <error@@Base+0x27f4>
  403e6c:	ldr	x8, [sp, #144]
  403e70:	ldr	x0, [x8]
  403e74:	bl	4017a0 <strlen@plt>
  403e78:	stur	x0, [x29, #-240]
  403e7c:	ldur	x8, [x29, #-120]
  403e80:	cbnz	x8, 403eec <error@@Base+0x2130>
  403e84:	mov	x0, #0x38                  	// #56
  403e88:	bl	4084f4 <error@@Base+0x6738>
  403e8c:	stur	x0, [x29, #-232]
  403e90:	ldur	x8, [x29, #-232]
  403e94:	mov	x9, xzr
  403e98:	str	x9, [x8, #8]
  403e9c:	ldur	x8, [x29, #-232]
  403ea0:	str	xzr, [x8, #16]
  403ea4:	ldur	x8, [x29, #-232]
  403ea8:	str	x9, [x8, #24]
  403eac:	ldur	x8, [x29, #-232]
  403eb0:	str	x9, [x8, #32]
  403eb4:	ldur	x8, [x29, #-232]
  403eb8:	mov	w10, #0x1                   	// #1
  403ebc:	str	w10, [x8, #40]
  403ec0:	ldur	x8, [x29, #-232]
  403ec4:	str	w10, [x8, #48]
  403ec8:	ldur	x8, [x29, #-120]
  403ecc:	ldur	x9, [x29, #-232]
  403ed0:	str	x8, [x9]
  403ed4:	ldur	x8, [x29, #-232]
  403ed8:	stur	x8, [x29, #-120]
  403edc:	ldur	w10, [x29, #-132]
  403ee0:	add	w10, w10, #0x1
  403ee4:	stur	w10, [x29, #-132]
  403ee8:	b	403ef4 <error@@Base+0x2138>
  403eec:	ldur	x8, [x29, #-120]
  403ef0:	stur	x8, [x29, #-232]
  403ef4:	ldur	x8, [x29, #-232]
  403ef8:	str	wzr, [x8, #44]
  403efc:	ldur	x8, [x29, #-232]
  403f00:	ldr	x8, [x8, #8]
  403f04:	cbz	x8, 403f30 <error@@Base+0x2174>
  403f08:	ldur	x8, [x29, #-232]
  403f0c:	ldr	x0, [x8, #8]
  403f10:	mov	w1, #0xa                   	// #10
  403f14:	bl	401990 <strrchr@plt>
  403f18:	stur	x0, [x29, #-248]
  403f1c:	ldur	x8, [x29, #-248]
  403f20:	cbz	x8, 403f30 <error@@Base+0x2174>
  403f24:	ldur	x8, [x29, #-248]
  403f28:	mov	w9, #0x0                   	// #0
  403f2c:	strb	w9, [x8]
  403f30:	ldur	x8, [x29, #-232]
  403f34:	ldr	x8, [x8, #8]
  403f38:	cbz	x8, 403f4c <error@@Base+0x2190>
  403f3c:	ldur	x8, [x29, #-232]
  403f40:	ldr	x8, [x8, #8]
  403f44:	str	x8, [sp, #80]
  403f48:	b	403f58 <error@@Base+0x219c>
  403f4c:	adrp	x8, 422000 <error@@Base+0x20244>
  403f50:	add	x8, x8, #0x1fb
  403f54:	str	x8, [sp, #80]
  403f58:	ldr	x8, [sp, #80]
  403f5c:	ldr	x9, [sp, #144]
  403f60:	ldr	x1, [x9]
  403f64:	ldr	x10, [x9]
  403f68:	ldur	x11, [x29, #-240]
  403f6c:	subs	x11, x11, #0x1
  403f70:	ldrb	w12, [x10, x11]
  403f74:	adrp	x10, 421000 <error@@Base+0x1f244>
  403f78:	add	x10, x10, #0xc5b
  403f7c:	cmp	w12, #0xa
  403f80:	ldr	x11, [sp, #200]
  403f84:	csel	x2, x11, x10, eq  // eq = none
  403f88:	mov	x0, x8
  403f8c:	bl	401fd4 <error@@Base+0x218>
  403f90:	ldur	x8, [x29, #-232]
  403f94:	str	x0, [x8, #8]
  403f98:	ldur	x8, [x29, #-232]
  403f9c:	ldr	x0, [x8, #8]
  403fa0:	bl	4017a0 <strlen@plt>
  403fa4:	ldur	x8, [x29, #-232]
  403fa8:	str	x0, [x8, #16]
  403fac:	b	4045b0 <error@@Base+0x27f4>
  403fb0:	sub	x1, x29, #0x100
  403fb4:	mov	x8, xzr
  403fb8:	stur	x8, [x29, #-256]
  403fbc:	ldr	x8, [sp, #144]
  403fc0:	ldr	x0, [x8]
  403fc4:	mov	w9, wzr
  403fc8:	mov	w2, w9
  403fcc:	bl	401790 <strtoul@plt>
  403fd0:	str	x0, [sp, #520]
  403fd4:	ldur	x8, [x29, #-256]
  403fd8:	cbz	x8, 403ffc <error@@Base+0x2240>
  403fdc:	ldur	x8, [x29, #-256]
  403fe0:	ldr	x9, [sp, #144]
  403fe4:	ldr	x10, [x9]
  403fe8:	cmp	x8, x10
  403fec:	b.eq	403ffc <error@@Base+0x2240>  // b.none
  403ff0:	ldur	x8, [x29, #-256]
  403ff4:	ldrb	w9, [x8]
  403ff8:	cbz	w9, 404000 <error@@Base+0x2244>
  403ffc:	bl	40245c <error@@Base+0x6a0>
  404000:	ldr	x8, [sp, #520]
  404004:	stur	w8, [x29, #-60]
  404008:	ldur	w8, [x29, #-60]
  40400c:	cmp	w8, #0x0
  404010:	cset	w8, gt
  404014:	tbnz	w8, #0, 40401c <error@@Base+0x2260>
  404018:	bl	40245c <error@@Base+0x6a0>
  40401c:	b	4045b0 <error@@Base+0x27f4>
  404020:	ldur	x8, [x29, #-56]
  404024:	cbz	x8, 404068 <error@@Base+0x22ac>
  404028:	ldr	x8, [sp, #112]
  40402c:	ldr	x0, [x8]
  404030:	adrp	x9, 421000 <error@@Base+0x1f244>
  404034:	add	x9, x9, #0xc04
  404038:	str	x0, [sp, #72]
  40403c:	mov	x0, x9
  404040:	bl	401bb0 <gettext@plt>
  404044:	ldr	x8, [sp, #104]
  404048:	ldr	x2, [x8]
  40404c:	ldur	x3, [x29, #-56]
  404050:	ldr	x9, [sp, #72]
  404054:	str	x0, [sp, #64]
  404058:	mov	x0, x9
  40405c:	ldr	x1, [sp, #64]
  404060:	bl	401bd0 <fprintf@plt>
  404064:	bl	40245c <error@@Base+0x6a0>
  404068:	ldr	x8, [sp, #144]
  40406c:	ldr	x9, [x8]
  404070:	stur	x9, [x29, #-56]
  404074:	b	4045b0 <error@@Base+0x27f4>
  404078:	ldur	x8, [x29, #-56]
  40407c:	cbz	x8, 4040c0 <error@@Base+0x2304>
  404080:	ldr	x8, [sp, #112]
  404084:	ldr	x0, [x8]
  404088:	adrp	x9, 421000 <error@@Base+0x1f244>
  40408c:	add	x9, x9, #0xc04
  404090:	str	x0, [sp, #56]
  404094:	mov	x0, x9
  404098:	bl	401bb0 <gettext@plt>
  40409c:	ldr	x8, [sp, #104]
  4040a0:	ldr	x2, [x8]
  4040a4:	ldur	x3, [x29, #-56]
  4040a8:	ldr	x9, [sp, #56]
  4040ac:	str	x0, [sp, #48]
  4040b0:	mov	x0, x9
  4040b4:	ldr	x1, [sp, #48]
  4040b8:	bl	401bd0 <fprintf@plt>
  4040bc:	bl	40245c <error@@Base+0x6a0>
  4040c0:	ldr	x8, [sp, #144]
  4040c4:	ldr	x0, [x8]
  4040c8:	ldr	x1, [sp, #200]
  4040cc:	adrp	x2, 421000 <error@@Base+0x1f244>
  4040d0:	add	x2, x2, #0xc23
  4040d4:	bl	401fd4 <error@@Base+0x218>
  4040d8:	stur	x0, [x29, #-56]
  4040dc:	b	4045b0 <error@@Base+0x27f4>
  4040e0:	mov	x0, #0x38                  	// #56
  4040e4:	bl	4084f4 <error@@Base+0x6738>
  4040e8:	str	x0, [sp, #512]
  4040ec:	ldr	x8, [sp, #144]
  4040f0:	ldr	x9, [x8]
  4040f4:	ldrb	w10, [x9]
  4040f8:	cmp	w10, #0x2a
  4040fc:	b.eq	404154 <error@@Base+0x2398>  // b.none
  404100:	ldr	x8, [sp, #144]
  404104:	ldr	x0, [x8]
  404108:	bl	4017a0 <strlen@plt>
  40410c:	add	x8, x0, #0x9
  404110:	str	x8, [sp, #504]
  404114:	ldr	x0, [sp, #504]
  404118:	bl	4084f4 <error@@Base+0x6738>
  40411c:	ldr	x8, [sp, #512]
  404120:	str	x0, [x8, #8]
  404124:	ldr	x8, [sp, #512]
  404128:	ldr	x0, [x8, #8]
  40412c:	ldr	x1, [sp, #504]
  404130:	ldr	x8, [sp, #144]
  404134:	ldr	x3, [x8]
  404138:	adrp	x2, 421000 <error@@Base+0x1f244>
  40413c:	add	x2, x2, #0xc28
  404140:	bl	401840 <snprintf@plt>
  404144:	ldr	x8, [sp, #512]
  404148:	mov	w9, #0x1                   	// #1
  40414c:	str	w9, [x8, #48]
  404150:	b	4041a0 <error@@Base+0x23e4>
  404154:	ldr	x8, [sp, #144]
  404158:	ldr	x0, [x8]
  40415c:	bl	4017a0 <strlen@plt>
  404160:	add	x8, x0, #0x2
  404164:	str	x8, [sp, #504]
  404168:	ldr	x0, [sp, #504]
  40416c:	bl	4084f4 <error@@Base+0x6738>
  404170:	ldr	x8, [sp, #512]
  404174:	str	x0, [x8, #8]
  404178:	ldr	x8, [sp, #512]
  40417c:	ldr	x0, [x8, #8]
  404180:	ldr	x1, [sp, #504]
  404184:	ldr	x8, [sp, #144]
  404188:	ldr	x3, [x8]
  40418c:	adrp	x2, 421000 <error@@Base+0x1f244>
  404190:	add	x2, x2, #0xc33
  404194:	bl	401840 <snprintf@plt>
  404198:	ldr	x8, [sp, #512]
  40419c:	str	wzr, [x8, #48]
  4041a0:	ldr	x8, [sp, #504]
  4041a4:	subs	x8, x8, #0x1
  4041a8:	ldr	x9, [sp, #512]
  4041ac:	str	x8, [x9, #16]
  4041b0:	ldr	x8, [sp, #512]
  4041b4:	mov	x9, xzr
  4041b8:	str	x9, [x8, #24]
  4041bc:	ldr	x8, [sp, #512]
  4041c0:	str	x9, [x8, #32]
  4041c4:	ldur	x8, [x29, #-120]
  4041c8:	ldr	x9, [sp, #512]
  4041cc:	str	x8, [x9]
  4041d0:	ldr	x8, [sp, #512]
  4041d4:	str	wzr, [x8, #40]
  4041d8:	ldr	x8, [sp, #512]
  4041dc:	mov	w10, #0x1                   	// #1
  4041e0:	str	w10, [x8, #44]
  4041e4:	ldr	x8, [sp, #512]
  4041e8:	stur	x8, [x29, #-120]
  4041ec:	ldur	w10, [x29, #-132]
  4041f0:	add	w10, w10, #0x1
  4041f4:	stur	w10, [x29, #-132]
  4041f8:	b	4045b0 <error@@Base+0x27f4>
  4041fc:	mov	x0, #0x38                  	// #56
  404200:	bl	4084f4 <error@@Base+0x6738>
  404204:	str	x0, [sp, #496]
  404208:	ldr	x8, [sp, #144]
  40420c:	ldr	x0, [x8]
  404210:	bl	4017a0 <strlen@plt>
  404214:	str	w0, [sp, #492]
  404218:	ldr	x8, [sp, #144]
  40421c:	ldr	x9, [x8]
  404220:	ldrb	w10, [x9]
  404224:	cbz	w10, 404244 <error@@Base+0x2488>
  404228:	ldr	x8, [sp, #144]
  40422c:	ldr	x9, [x8]
  404230:	ldr	w10, [sp, #492]
  404234:	subs	w10, w10, #0x1
  404238:	ldrb	w10, [x9, w10, sxtw]
  40423c:	cmp	w10, #0xa
  404240:	b.eq	404270 <error@@Base+0x24b4>  // b.none
  404244:	ldr	x8, [sp, #144]
  404248:	ldr	x0, [x8]
  40424c:	adrp	x1, 421000 <error@@Base+0x1f244>
  404250:	add	x1, x1, #0xc5b
  404254:	ldr	x2, [sp, #200]
  404258:	bl	401fd4 <error@@Base+0x218>
  40425c:	ldr	x8, [sp, #144]
  404260:	str	x0, [x8]
  404264:	ldr	w9, [sp, #492]
  404268:	add	w9, w9, #0x1
  40426c:	str	w9, [sp, #492]
  404270:	ldr	x8, [sp, #144]
  404274:	ldr	x9, [x8]
  404278:	ldr	x10, [sp, #496]
  40427c:	str	x9, [x10, #8]
  404280:	ldrsw	x9, [sp, #492]
  404284:	ldr	x10, [sp, #496]
  404288:	str	x9, [x10, #16]
  40428c:	ldr	x9, [sp, #496]
  404290:	mov	x10, xzr
  404294:	str	x10, [x9, #24]
  404298:	ldr	x9, [sp, #496]
  40429c:	str	x10, [x9, #32]
  4042a0:	ldr	x9, [sp, #496]
  4042a4:	str	wzr, [x9, #40]
  4042a8:	ldr	x9, [sp, #496]
  4042ac:	str	wzr, [x9, #48]
  4042b0:	ldr	x9, [sp, #496]
  4042b4:	str	wzr, [x9, #44]
  4042b8:	ldur	w11, [x29, #-208]
  4042bc:	cmp	w11, #0x65
  4042c0:	b.ne	4042e8 <error@@Base+0x252c>  // b.any
  4042c4:	ldur	x8, [x29, #-120]
  4042c8:	ldr	x9, [sp, #496]
  4042cc:	str	x8, [x9]
  4042d0:	ldr	x8, [sp, #496]
  4042d4:	stur	x8, [x29, #-120]
  4042d8:	ldur	w10, [x29, #-132]
  4042dc:	add	w10, w10, #0x1
  4042e0:	stur	w10, [x29, #-132]
  4042e4:	b	404308 <error@@Base+0x254c>
  4042e8:	ldur	x8, [x29, #-144]
  4042ec:	ldr	x9, [sp, #496]
  4042f0:	str	x8, [x9]
  4042f4:	ldr	x8, [sp, #496]
  4042f8:	stur	x8, [x29, #-144]
  4042fc:	ldur	w10, [x29, #-148]
  404300:	add	w10, w10, #0x1
  404304:	stur	w10, [x29, #-148]
  404308:	b	4045b0 <error@@Base+0x27f4>
  40430c:	mov	w8, #0x1                   	// #1
  404310:	stur	w8, [x29, #-200]
  404314:	b	4045b0 <error@@Base+0x27f4>
  404318:	bl	4024c0 <error@@Base+0x704>
  40431c:	mov	w8, wzr
  404320:	mov	w0, w8
  404324:	bl	4017c0 <exit@plt>
  404328:	ldur	x8, [x29, #-48]
  40432c:	cbz	x8, 40436c <error@@Base+0x25b0>
  404330:	ldr	x8, [sp, #112]
  404334:	ldr	x0, [x8]
  404338:	adrp	x9, 421000 <error@@Base+0x1f244>
  40433c:	add	x9, x9, #0xc37
  404340:	str	x0, [sp, #40]
  404344:	mov	x0, x9
  404348:	bl	401bb0 <gettext@plt>
  40434c:	ldr	x8, [sp, #104]
  404350:	ldr	x2, [x8]
  404354:	ldr	x9, [sp, #40]
  404358:	str	x0, [sp, #32]
  40435c:	mov	x0, x9
  404360:	ldr	x1, [sp, #32]
  404364:	bl	401bd0 <fprintf@plt>
  404368:	bl	40245c <error@@Base+0x6a0>
  40436c:	ldr	x8, [sp, #144]
  404370:	ldr	x9, [x8]
  404374:	stur	x9, [x29, #-48]
  404378:	b	4045b0 <error@@Base+0x27f4>
  40437c:	adrp	x8, 433000 <error@@Base+0x31244>
  404380:	add	x8, x8, #0x668
  404384:	str	wzr, [x8]
  404388:	b	4045b0 <error@@Base+0x27f4>
  40438c:	mov	w8, #0x1                   	// #1
  404390:	ldr	x9, [sp, #120]
  404394:	str	w8, [x9]
  404398:	b	4045b0 <error@@Base+0x27f4>
  40439c:	adrp	x8, 433000 <error@@Base+0x31244>
  4043a0:	add	x8, x8, #0x6e8
  4043a4:	mov	w9, #0x1                   	// #1
  4043a8:	str	w9, [x8]
  4043ac:	b	4045b0 <error@@Base+0x27f4>
  4043b0:	mov	w8, #0x1                   	// #1
  4043b4:	stur	w8, [x29, #-196]
  4043b8:	b	4045b0 <error@@Base+0x27f4>
  4043bc:	mov	w8, #0x1                   	// #1
  4043c0:	stur	w8, [x29, #-188]
  4043c4:	b	4045b0 <error@@Base+0x27f4>
  4043c8:	ldr	x8, [sp, #128]
  4043cc:	ldr	x9, [x8]
  4043d0:	cbz	x9, 4043f0 <error@@Base+0x2634>
  4043d4:	adrp	x0, 421000 <error@@Base+0x1f244>
  4043d8:	add	x0, x0, #0xc5d
  4043dc:	bl	401bb0 <gettext@plt>
  4043e0:	ldr	x8, [sp, #144]
  4043e4:	ldr	x1, [x8]
  4043e8:	bl	401e70 <error@@Base+0xb4>
  4043ec:	b	4045b0 <error@@Base+0x27f4>
  4043f0:	mov	x0, #0x40                  	// #64
  4043f4:	bl	4084f4 <error@@Base+0x6738>
  4043f8:	ldr	x8, [sp, #128]
  4043fc:	str	x0, [x8]
  404400:	ldr	x0, [x8]
  404404:	ldr	x9, [sp, #144]
  404408:	ldr	x1, [x9]
  40440c:	mov	w2, #0xa                   	// #10
  404410:	bl	409580 <error@@Base+0x77c4>
  404414:	str	w0, [sp, #488]
  404418:	ldr	w10, [sp, #488]
  40441c:	cbz	w10, 404484 <error@@Base+0x26c8>
  404420:	ldr	w0, [sp, #488]
  404424:	ldr	x8, [sp, #128]
  404428:	ldr	x1, [x8]
  40442c:	mov	x9, xzr
  404430:	mov	x2, x9
  404434:	mov	x3, x9
  404438:	bl	40976c <error@@Base+0x79b0>
  40443c:	str	w0, [sp, #484]
  404440:	ldrsw	x0, [sp, #484]
  404444:	bl	4084f4 <error@@Base+0x6738>
  404448:	str	x0, [sp, #472]
  40444c:	ldr	w0, [sp, #488]
  404450:	ldr	x8, [sp, #128]
  404454:	ldr	x1, [x8]
  404458:	ldr	x2, [sp, #472]
  40445c:	ldrsw	x3, [sp, #484]
  404460:	bl	40976c <error@@Base+0x79b0>
  404464:	adrp	x8, 421000 <error@@Base+0x1f244>
  404468:	add	x8, x8, #0xc8f
  40446c:	mov	x0, x8
  404470:	bl	401bb0 <gettext@plt>
  404474:	ldr	x8, [sp, #144]
  404478:	ldr	x1, [x8]
  40447c:	ldr	x2, [sp, #472]
  404480:	bl	401f28 <error@@Base+0x16c>
  404484:	b	4045b0 <error@@Base+0x27f4>
  404488:	ldr	x8, [sp, #144]
  40448c:	ldr	x9, [x8]
  404490:	ldr	x10, [sp, #136]
  404494:	str	x9, [x10]
  404498:	b	4045b0 <error@@Base+0x27f4>
  40449c:	mov	x0, #0x18                  	// #24
  4044a0:	bl	4084f4 <error@@Base+0x6738>
  4044a4:	str	x0, [sp, #464]
  4044a8:	ldr	x8, [sp, #144]
  4044ac:	ldr	x9, [x8]
  4044b0:	ldr	x10, [sp, #464]
  4044b4:	str	x9, [x10, #8]
  4044b8:	ldur	x9, [x29, #-112]
  4044bc:	ldr	x10, [sp, #464]
  4044c0:	str	x9, [x10]
  4044c4:	ldr	x9, [sp, #464]
  4044c8:	mov	w11, #0x1                   	// #1
  4044cc:	str	w11, [x9, #16]
  4044d0:	ldr	x9, [sp, #464]
  4044d4:	stur	x9, [x29, #-112]
  4044d8:	b	4045b0 <error@@Base+0x27f4>
  4044dc:	adrp	x0, 421000 <error@@Base+0x1f244>
  4044e0:	add	x0, x0, #0xcb4
  4044e4:	ldr	x1, [sp, #192]
  4044e8:	adrp	x2, 421000 <error@@Base+0x1f244>
  4044ec:	add	x2, x2, #0xcce
  4044f0:	bl	401b60 <printf@plt>
  4044f4:	ldr	x8, [sp, #200]
  4044f8:	mov	x0, x8
  4044fc:	bl	401a10 <puts@plt>
  404500:	adrp	x8, 421000 <error@@Base+0x1f244>
  404504:	add	x8, x8, #0xcd2
  404508:	mov	x0, x8
  40450c:	bl	401bb0 <gettext@plt>
  404510:	adrp	x1, 421000 <error@@Base+0x1f244>
  404514:	add	x1, x1, #0xdca
  404518:	bl	401b60 <printf@plt>
  40451c:	mov	w9, wzr
  404520:	mov	w0, w9
  404524:	bl	4017c0 <exit@plt>
  404528:	add	x1, sp, #0x1c8
  40452c:	mov	x8, xzr
  404530:	str	x8, [sp, #456]
  404534:	ldr	x8, [sp, #144]
  404538:	ldr	x0, [x8]
  40453c:	mov	w9, wzr
  404540:	mov	w2, w9
  404544:	bl	401790 <strtoul@plt>
  404548:	str	x0, [sp, #448]
  40454c:	ldr	x8, [sp, #456]
  404550:	cbz	x8, 404574 <error@@Base+0x27b8>
  404554:	ldr	x8, [sp, #456]
  404558:	ldr	x9, [sp, #144]
  40455c:	ldr	x10, [x9]
  404560:	cmp	x8, x10
  404564:	b.eq	404574 <error@@Base+0x27b8>  // b.none
  404568:	ldr	x8, [sp, #456]
  40456c:	ldrb	w9, [x8]
  404570:	cbz	w9, 404578 <error@@Base+0x27bc>
  404574:	bl	40245c <error@@Base+0x6a0>
  404578:	ldr	x8, [sp, #448]
  40457c:	stur	w8, [x29, #-68]
  404580:	ldur	w8, [x29, #-68]
  404584:	cmp	w8, #0x0
  404588:	cset	w8, gt
  40458c:	tbnz	w8, #0, 404594 <error@@Base+0x27d8>
  404590:	bl	40245c <error@@Base+0x6a0>
  404594:	b	4045b0 <error@@Base+0x27f4>
  404598:	mov	w8, #0x1                   	// #1
  40459c:	stur	w8, [x29, #-188]
  4045a0:	ldr	x9, [sp, #152]
  4045a4:	str	w8, [x9]
  4045a8:	b	4045b0 <error@@Base+0x27f4>
  4045ac:	bl	40245c <error@@Base+0x6a0>
  4045b0:	b	403d64 <error@@Base+0x1fa8>
  4045b4:	ldr	x8, [sp, #96]
  4045b8:	ldr	w9, [x8]
  4045bc:	ldur	w10, [x29, #-8]
  4045c0:	cmp	w9, w10
  4045c4:	b.ge	404660 <error@@Base+0x28a4>  // b.tcont
  4045c8:	ldur	x8, [x29, #-48]
  4045cc:	cbnz	x8, 4045f4 <error@@Base+0x2838>
  4045d0:	ldur	x8, [x29, #-16]
  4045d4:	ldr	x9, [sp, #96]
  4045d8:	ldrsw	x10, [x9]
  4045dc:	mov	x11, #0x8                   	// #8
  4045e0:	mul	x10, x11, x10
  4045e4:	add	x8, x8, x10
  4045e8:	ldr	x8, [x8]
  4045ec:	stur	x8, [x29, #-48]
  4045f0:	b	40464c <error@@Base+0x2890>
  4045f4:	ldur	x8, [x29, #-56]
  4045f8:	cbnz	x8, 404620 <error@@Base+0x2864>
  4045fc:	ldur	x8, [x29, #-16]
  404600:	ldr	x9, [sp, #96]
  404604:	ldrsw	x10, [x9]
  404608:	mov	x11, #0x8                   	// #8
  40460c:	mul	x10, x11, x10
  404610:	add	x8, x8, x10
  404614:	ldr	x8, [x8]
  404618:	stur	x8, [x29, #-56]
  40461c:	b	40464c <error@@Base+0x2890>
  404620:	adrp	x0, 421000 <error@@Base+0x1f244>
  404624:	add	x0, x0, #0xdcf
  404628:	bl	401bb0 <gettext@plt>
  40462c:	ldur	x8, [x29, #-16]
  404630:	ldr	x9, [sp, #96]
  404634:	ldrsw	x10, [x9]
  404638:	mov	x11, #0x8                   	// #8
  40463c:	mul	x10, x11, x10
  404640:	add	x8, x8, x10
  404644:	ldr	x1, [x8]
  404648:	bl	401dbc <error@@Base>
  40464c:	ldr	x8, [sp, #96]
  404650:	ldr	w9, [x8]
  404654:	add	w9, w9, #0x1
  404658:	str	w9, [x8]
  40465c:	b	4045b4 <error@@Base+0x27f8>
  404660:	ldur	x8, [x29, #-48]
  404664:	cbnz	x8, 404678 <error@@Base+0x28bc>
  404668:	adrp	x0, 421000 <error@@Base+0x1f244>
  40466c:	add	x0, x0, #0xdf1
  404670:	bl	401bb0 <gettext@plt>
  404674:	bl	401f28 <error@@Base+0x16c>
  404678:	ldur	x8, [x29, #-56]
  40467c:	cbnz	x8, 404690 <error@@Base+0x28d4>
  404680:	adrp	x0, 421000 <error@@Base+0x1f244>
  404684:	add	x0, x0, #0xe2b
  404688:	bl	401bb0 <gettext@plt>
  40468c:	bl	401f28 <error@@Base+0x16c>
  404690:	ldur	w8, [x29, #-200]
  404694:	cbz	w8, 4046a8 <error@@Base+0x28ec>
  404698:	ldur	x1, [x29, #-56]
  40469c:	adrp	x0, 421000 <error@@Base+0x1f244>
  4046a0:	add	x0, x0, #0xe63
  4046a4:	bl	401b60 <printf@plt>
  4046a8:	ldur	w8, [x29, #-188]
  4046ac:	cbnz	w8, 4046e4 <error@@Base+0x2928>
  4046b0:	ldur	x0, [x29, #-56]
  4046b4:	sub	x1, x29, #0xa4
  4046b8:	adrp	x2, 405000 <error@@Base+0x3244>
  4046bc:	add	x2, x2, #0x6e0
  4046c0:	sub	x3, x29, #0x18
  4046c4:	sub	x4, x29, #0x20
  4046c8:	bl	402c74 <error@@Base+0xeb8>
  4046cc:	stur	x0, [x29, #-160]
  4046d0:	ldur	x8, [x29, #-160]
  4046d4:	cbnz	x8, 4046e0 <error@@Base+0x2924>
  4046d8:	ldur	x0, [x29, #-24]
  4046dc:	bl	402150 <error@@Base+0x394>
  4046e0:	b	40472c <error@@Base+0x2970>
  4046e4:	ldur	x0, [x29, #-56]
  4046e8:	sub	x1, x29, #0xa4
  4046ec:	mov	x8, xzr
  4046f0:	mov	x2, x8
  4046f4:	sub	x3, x29, #0x18
  4046f8:	sub	x4, x29, #0x20
  4046fc:	bl	402c74 <error@@Base+0xeb8>
  404700:	stur	x0, [x29, #-160]
  404704:	ldur	x8, [x29, #-160]
  404708:	cbnz	x8, 40472c <error@@Base+0x2970>
  40470c:	adrp	x0, 421000 <error@@Base+0x1f244>
  404710:	add	x0, x0, #0xe7f
  404714:	bl	401bb0 <gettext@plt>
  404718:	ldur	x1, [x29, #-24]
  40471c:	bl	401e70 <error@@Base+0xb4>
  404720:	mov	w8, wzr
  404724:	mov	w0, w8
  404728:	bl	4017c0 <exit@plt>
  40472c:	ldur	x0, [x29, #-160]
  404730:	ldur	w1, [x29, #-164]
  404734:	sub	x2, x29, #0xa8
  404738:	bl	405828 <error@@Base+0x3a6c>
  40473c:	stur	x0, [x29, #-176]
  404740:	ldur	x0, [x29, #-176]
  404744:	ldur	w1, [x29, #-168]
  404748:	sub	x2, x29, #0xb8
  40474c:	bl	405af4 <error@@Base+0x3d38>
  404750:	ldur	w8, [x29, #-188]
  404754:	cbnz	w8, 40480c <error@@Base+0x2a50>
  404758:	ldr	x8, [sp, #128]
  40475c:	ldr	x9, [x8]
  404760:	cbz	x9, 40480c <error@@Base+0x2a50>
  404764:	ldur	x8, [x29, #-184]
  404768:	str	x8, [sp, #440]
  40476c:	ldr	x8, [sp, #440]
  404770:	cbz	x8, 40480c <error@@Base+0x2a50>
  404774:	ldr	x8, [sp, #440]
  404778:	ldr	x8, [x8, #32]
  40477c:	str	x8, [sp, #432]
  404780:	ldr	x8, [sp, #432]
  404784:	cbz	x8, 4047fc <error@@Base+0x2a40>
  404788:	ldr	x8, [sp, #128]
  40478c:	ldr	x0, [x8]
  404790:	ldr	x9, [sp, #432]
  404794:	ldr	x1, [x9, #8]
  404798:	mov	x9, xzr
  40479c:	mov	x2, x9
  4047a0:	mov	x3, x9
  4047a4:	mov	w10, wzr
  4047a8:	mov	w4, w10
  4047ac:	bl	409b64 <error@@Base+0x7da8>
  4047b0:	cbnz	w0, 4047ec <error@@Base+0x2a30>
  4047b4:	mov	x0, #0x18                  	// #24
  4047b8:	bl	4084f4 <error@@Base+0x6738>
  4047bc:	str	x0, [sp, #424]
  4047c0:	ldr	x8, [sp, #432]
  4047c4:	ldr	x8, [x8, #8]
  4047c8:	ldr	x9, [sp, #424]
  4047cc:	str	x8, [x9, #8]
  4047d0:	ldur	x8, [x29, #-112]
  4047d4:	ldr	x9, [sp, #424]
  4047d8:	str	x8, [x9]
  4047dc:	ldr	x8, [sp, #424]
  4047e0:	str	wzr, [x8, #16]
  4047e4:	ldr	x8, [sp, #424]
  4047e8:	stur	x8, [x29, #-112]
  4047ec:	ldr	x8, [sp, #432]
  4047f0:	ldr	x8, [x8]
  4047f4:	str	x8, [sp, #432]
  4047f8:	b	404780 <error@@Base+0x29c4>
  4047fc:	ldr	x8, [sp, #440]
  404800:	ldr	x8, [x8]
  404804:	str	x8, [sp, #440]
  404808:	b	40476c <error@@Base+0x29b0>
  40480c:	ldr	x8, [sp, #152]
  404810:	ldr	w9, [x8]
  404814:	cbnz	w9, 404894 <error@@Base+0x2ad8>
  404818:	ldur	x8, [x29, #-48]
  40481c:	ldur	x0, [x29, #-48]
  404820:	str	x8, [sp, #24]
  404824:	bl	4017a0 <strlen@plt>
  404828:	ldr	x8, [sp, #24]
  40482c:	add	x9, x8, x0
  404830:	str	x9, [sp, #416]
  404834:	ldr	x8, [sp, #416]
  404838:	ldur	x9, [x29, #-48]
  40483c:	mov	w10, #0x0                   	// #0
  404840:	cmp	x8, x9
  404844:	str	w10, [sp, #20]
  404848:	b.ls	404864 <error@@Base+0x2aa8>  // b.plast
  40484c:	ldr	x8, [sp, #416]
  404850:	ldurb	w9, [x8, #-1]
  404854:	cmp	w9, #0x2f
  404858:	cset	w9, eq  // eq = none
  40485c:	eor	w9, w9, #0x1
  404860:	str	w9, [sp, #20]
  404864:	ldr	w8, [sp, #20]
  404868:	tbnz	w8, #0, 404870 <error@@Base+0x2ab4>
  40486c:	b	404884 <error@@Base+0x2ac8>
  404870:	ldr	x8, [sp, #416]
  404874:	mov	x9, #0xffffffffffffffff    	// #-1
  404878:	add	x8, x8, x9
  40487c:	str	x8, [sp, #416]
  404880:	b	404834 <error@@Base+0x2a78>
  404884:	ldr	x0, [sp, #416]
  404888:	bl	405fe0 <error@@Base+0x4224>
  40488c:	stur	x0, [x29, #-40]
  404890:	b	4048a0 <error@@Base+0x2ae4>
  404894:	ldur	x0, [x29, #-48]
  404898:	bl	408808 <error@@Base+0x6a4c>
  40489c:	stur	x0, [x29, #-40]
  4048a0:	ldr	x8, [sp, #152]
  4048a4:	ldr	w9, [x8]
  4048a8:	cbnz	w9, 404908 <error@@Base+0x2b4c>
  4048ac:	ldur	w8, [x29, #-200]
  4048b0:	cbz	w8, 4048c4 <error@@Base+0x2b08>
  4048b4:	ldur	x1, [x29, #-48]
  4048b8:	adrp	x0, 421000 <error@@Base+0x1f244>
  4048bc:	add	x0, x0, #0xe92
  4048c0:	bl	401b60 <printf@plt>
  4048c4:	ldur	x0, [x29, #-48]
  4048c8:	sub	x1, x29, #0x54
  4048cc:	mov	x8, xzr
  4048d0:	mov	x2, x8
  4048d4:	add	x3, sp, #0x198
  4048d8:	mov	x4, x8
  4048dc:	bl	402c74 <error@@Base+0xeb8>
  4048e0:	stur	x0, [x29, #-80]
  4048e4:	ldur	x8, [x29, #-80]
  4048e8:	cbnz	x8, 4048f4 <error@@Base+0x2b38>
  4048ec:	ldr	x0, [sp, #408]
  4048f0:	bl	402150 <error@@Base+0x394>
  4048f4:	ldur	x0, [x29, #-80]
  4048f8:	ldur	w1, [x29, #-84]
  4048fc:	sub	x2, x29, #0x64
  404900:	bl	405828 <error@@Base+0x3a6c>
  404904:	stur	x0, [x29, #-96]
  404908:	ldur	x0, [x29, #-96]
  40490c:	ldur	w1, [x29, #-100]
  404910:	ldur	w4, [x29, #-188]
  404914:	sub	x2, x29, #0x70
  404918:	sub	x3, x29, #0x80
  40491c:	bl	402db4 <error@@Base+0xff8>
  404920:	stur	w0, [x29, #-204]
  404924:	ldur	w8, [x29, #-188]
  404928:	cbnz	w8, 404b10 <error@@Base+0x2d54>
  40492c:	ldur	x8, [x29, #-120]
  404930:	cbnz	x8, 404948 <error@@Base+0x2b8c>
  404934:	ldur	x8, [x29, #-128]
  404938:	stur	x8, [x29, #-120]
  40493c:	ldur	w9, [x29, #-204]
  404940:	stur	w9, [x29, #-132]
  404944:	b	4049f0 <error@@Base+0x2c34>
  404948:	ldur	x8, [x29, #-120]
  40494c:	cbz	x8, 4049f0 <error@@Base+0x2c34>
  404950:	ldur	x8, [x29, #-128]
  404954:	cbnz	x8, 404968 <error@@Base+0x2bac>
  404958:	ldur	x0, [x29, #-120]
  40495c:	ldur	x1, [x29, #-40]
  404960:	bl	4038e4 <error@@Base+0x1b28>
  404964:	b	4049f0 <error@@Base+0x2c34>
  404968:	add	x3, sp, #0x190
  40496c:	mov	x8, xzr
  404970:	str	x8, [sp, #400]
  404974:	add	x4, sp, #0x188
  404978:	str	xzr, [sp, #392]
  40497c:	add	x1, sp, #0x180
  404980:	str	x8, [sp, #384]
  404984:	add	x2, sp, #0x178
  404988:	str	xzr, [sp, #376]
  40498c:	ldur	x8, [x29, #-128]
  404990:	ldr	x0, [x8, #8]
  404994:	bl	406294 <error@@Base+0x44d8>
  404998:	ldr	x8, [sp, #384]
  40499c:	cbz	x8, 4049d4 <error@@Base+0x2c18>
  4049a0:	ldr	x8, [sp, #384]
  4049a4:	ldrb	w9, [x8]
  4049a8:	cmp	w9, #0x2a
  4049ac:	b.eq	4049c0 <error@@Base+0x2c04>  // b.none
  4049b0:	ldur	x0, [x29, #-120]
  4049b4:	ldur	x1, [x29, #-40]
  4049b8:	bl	4038e4 <error@@Base+0x1b28>
  4049bc:	b	4049cc <error@@Base+0x2c10>
  4049c0:	ldur	x0, [x29, #-120]
  4049c4:	ldr	x1, [sp, #384]
  4049c8:	bl	4038e4 <error@@Base+0x1b28>
  4049cc:	ldr	x0, [sp, #384]
  4049d0:	bl	401a90 <free@plt>
  4049d4:	ldr	x8, [sp, #400]
  4049d8:	cbz	x8, 4049f0 <error@@Base+0x2c34>
  4049dc:	ldur	x0, [x29, #-120]
  4049e0:	ldr	x1, [sp, #400]
  4049e4:	bl	403ac8 <error@@Base+0x1d0c>
  4049e8:	ldr	x0, [sp, #400]
  4049ec:	bl	401a90 <free@plt>
  4049f0:	ldur	x0, [x29, #-120]
  4049f4:	ldur	x1, [x29, #-40]
  4049f8:	bl	4037b4 <error@@Base+0x19f8>
  4049fc:	adrp	x8, 433000 <error@@Base+0x31244>
  404a00:	add	x8, x8, #0x668
  404a04:	ldr	w9, [x8]
  404a08:	cbz	w9, 404a38 <error@@Base+0x2c7c>
  404a0c:	adrp	x0, 421000 <error@@Base+0x1f244>
  404a10:	add	x0, x0, #0xeb0
  404a14:	bl	401ba0 <getenv@plt>
  404a18:	str	x0, [sp, #368]
  404a1c:	ldr	x8, [sp, #368]
  404a20:	cbnz	x8, 404a38 <error@@Base+0x2c7c>
  404a24:	ldur	x0, [x29, #-120]
  404a28:	ldur	w1, [x29, #-60]
  404a2c:	ldur	w2, [x29, #-64]
  404a30:	ldur	w3, [x29, #-68]
  404a34:	bl	4065ac <error@@Base+0x47f0>
  404a38:	ldur	x8, [x29, #-112]
  404a3c:	cbnz	x8, 404a98 <error@@Base+0x2cdc>
  404a40:	mov	x0, #0x18                  	// #24
  404a44:	bl	4084f4 <error@@Base+0x6738>
  404a48:	stur	x0, [x29, #-112]
  404a4c:	ldr	x8, [sp, #136]
  404a50:	ldr	x9, [x8]
  404a54:	cbz	x9, 404a68 <error@@Base+0x2cac>
  404a58:	ldr	x8, [sp, #136]
  404a5c:	ldr	x9, [x8]
  404a60:	str	x9, [sp, #8]
  404a64:	b	404a74 <error@@Base+0x2cb8>
  404a68:	adrp	x8, 421000 <error@@Base+0x1f244>
  404a6c:	add	x8, x8, #0xb2c
  404a70:	str	x8, [sp, #8]
  404a74:	ldr	x8, [sp, #8]
  404a78:	ldur	x9, [x29, #-112]
  404a7c:	str	x8, [x9, #8]
  404a80:	ldur	x8, [x29, #-112]
  404a84:	mov	x9, xzr
  404a88:	str	x9, [x8]
  404a8c:	ldur	x8, [x29, #-112]
  404a90:	mov	w10, #0x1                   	// #1
  404a94:	str	w10, [x8, #16]
  404a98:	ldur	x8, [x29, #-120]
  404a9c:	cbnz	x8, 404ac8 <error@@Base+0x2d0c>
  404aa0:	ldur	w8, [x29, #-196]
  404aa4:	cbnz	w8, 404abc <error@@Base+0x2d00>
  404aa8:	adrp	x0, 421000 <error@@Base+0x1f244>
  404aac:	add	x0, x0, #0xec7
  404ab0:	bl	401bb0 <gettext@plt>
  404ab4:	ldur	x1, [x29, #-48]
  404ab8:	bl	401e70 <error@@Base+0xb4>
  404abc:	mov	w8, wzr
  404ac0:	mov	w0, w8
  404ac4:	bl	4017c0 <exit@plt>
  404ac8:	ldur	w8, [x29, #-132]
  404acc:	cmp	w8, #0x0
  404ad0:	cset	w8, le
  404ad4:	tbnz	w8, #0, 404b10 <error@@Base+0x2d54>
  404ad8:	ldur	x8, [x29, #-120]
  404adc:	ldr	x8, [x8, #24]
  404ae0:	cbnz	x8, 404b10 <error@@Base+0x2d54>
  404ae4:	ldur	x8, [x29, #-120]
  404ae8:	str	x8, [sp, #360]
  404aec:	ldr	x8, [sp, #360]
  404af0:	cbz	x8, 404b10 <error@@Base+0x2d54>
  404af4:	ldur	x8, [x29, #-112]
  404af8:	ldr	x9, [sp, #360]
  404afc:	str	x8, [x9, #24]
  404b00:	ldr	x8, [sp, #360]
  404b04:	ldr	x8, [x8]
  404b08:	str	x8, [sp, #360]
  404b0c:	b	404aec <error@@Base+0x2d30>
  404b10:	ldur	w8, [x29, #-188]
  404b14:	cbz	w8, 404be4 <error@@Base+0x2e28>
  404b18:	ldur	x0, [x29, #-176]
  404b1c:	ldur	w1, [x29, #-168]
  404b20:	ldur	x2, [x29, #-40]
  404b24:	bl	403350 <error@@Base+0x1594>
  404b28:	stur	w0, [x29, #-192]
  404b2c:	ldur	w8, [x29, #-192]
  404b30:	cbnz	w8, 404be4 <error@@Base+0x2e28>
  404b34:	ldr	x8, [sp, #152]
  404b38:	ldr	w9, [x8]
  404b3c:	cbnz	w9, 404be4 <error@@Base+0x2e28>
  404b40:	ldur	x8, [x29, #-120]
  404b44:	str	x8, [sp, #352]
  404b48:	ldr	x8, [sp, #352]
  404b4c:	cbz	x8, 404b98 <error@@Base+0x2ddc>
  404b50:	ldr	x8, [sp, #352]
  404b54:	ldr	x8, [x8, #24]
  404b58:	cbz	x8, 404b88 <error@@Base+0x2dcc>
  404b5c:	ldr	x8, [sp, #352]
  404b60:	ldr	x0, [x8, #8]
  404b64:	bl	4021c0 <error@@Base+0x404>
  404b68:	str	x0, [sp, #344]
  404b6c:	ldur	x0, [x29, #-176]
  404b70:	ldur	w1, [x29, #-168]
  404b74:	ldr	x2, [sp, #344]
  404b78:	bl	403350 <error@@Base+0x1594>
  404b7c:	stur	w0, [x29, #-192]
  404b80:	ldr	x0, [sp, #344]
  404b84:	bl	401a90 <free@plt>
  404b88:	ldr	x8, [sp, #352]
  404b8c:	ldr	x8, [x8]
  404b90:	str	x8, [sp, #352]
  404b94:	b	404b48 <error@@Base+0x2d8c>
  404b98:	ldur	w8, [x29, #-192]
  404b9c:	cbnz	w8, 404be4 <error@@Base+0x2e28>
  404ba0:	ldur	x8, [x29, #-120]
  404ba4:	str	x8, [sp, #336]
  404ba8:	ldr	x8, [sp, #336]
  404bac:	cbz	x8, 404be4 <error@@Base+0x2e28>
  404bb0:	ldr	x8, [sp, #336]
  404bb4:	ldr	x8, [x8, #24]
  404bb8:	cbnz	x8, 404bd4 <error@@Base+0x2e18>
  404bbc:	ldur	x0, [x29, #-176]
  404bc0:	ldur	w1, [x29, #-168]
  404bc4:	ldr	x8, [sp, #336]
  404bc8:	ldr	x2, [x8, #8]
  404bcc:	bl	403350 <error@@Base+0x1594>
  404bd0:	stur	w0, [x29, #-192]
  404bd4:	ldr	x8, [sp, #336]
  404bd8:	ldr	x8, [x8]
  404bdc:	str	x8, [sp, #336]
  404be0:	b	404ba8 <error@@Base+0x2dec>
  404be4:	ldur	w8, [x29, #-188]
  404be8:	cbz	w8, 404d34 <error@@Base+0x2f78>
  404bec:	ldur	w8, [x29, #-192]
  404bf0:	cbz	w8, 404d34 <error@@Base+0x2f78>
  404bf4:	ldr	x8, [sp, #120]
  404bf8:	ldr	w9, [x8]
  404bfc:	cbnz	w9, 404d34 <error@@Base+0x2f78>
  404c00:	ldur	x8, [x29, #-184]
  404c04:	str	x8, [sp, #328]
  404c08:	ldr	x8, [sp, #328]
  404c0c:	cbz	x8, 404d34 <error@@Base+0x2f78>
  404c10:	ldr	x8, [sp, #328]
  404c14:	ldr	x8, [x8, #32]
  404c18:	str	x8, [sp, #320]
  404c1c:	ldr	x8, [sp, #320]
  404c20:	cbz	x8, 404d24 <error@@Base+0x2f68>
  404c24:	mov	w8, #0x1                   	// #1
  404c28:	str	w8, [sp, #316]
  404c2c:	ldr	x9, [sp, #320]
  404c30:	ldr	w8, [x9, #20]
  404c34:	stur	w8, [x29, #-204]
  404c38:	ldur	w8, [x29, #-204]
  404c3c:	ldr	x9, [sp, #320]
  404c40:	ldr	w10, [x9, #16]
  404c44:	cmp	w8, w10
  404c48:	b.le	404cb4 <error@@Base+0x2ef8>
  404c4c:	ldur	x8, [x29, #-176]
  404c50:	ldur	w9, [x29, #-204]
  404c54:	subs	w9, w9, #0x1
  404c58:	mov	w0, w9
  404c5c:	sxtw	x10, w0
  404c60:	mov	x11, #0x28                  	// #40
  404c64:	mul	x10, x11, x10
  404c68:	add	x8, x8, x10
  404c6c:	ldr	w9, [x8, #36]
  404c70:	cbnz	w9, 404ca4 <error@@Base+0x2ee8>
  404c74:	ldur	x8, [x29, #-176]
  404c78:	ldur	w9, [x29, #-204]
  404c7c:	subs	w9, w9, #0x1
  404c80:	mov	w0, w9
  404c84:	sxtw	x10, w0
  404c88:	mov	x11, #0x28                  	// #40
  404c8c:	mul	x10, x11, x10
  404c90:	add	x8, x8, x10
  404c94:	ldr	w9, [x8, #8]
  404c98:	cbz	w9, 404ca4 <error@@Base+0x2ee8>
  404c9c:	str	wzr, [sp, #316]
  404ca0:	b	404cb4 <error@@Base+0x2ef8>
  404ca4:	ldur	w8, [x29, #-204]
  404ca8:	subs	w8, w8, #0x1
  404cac:	stur	w8, [x29, #-204]
  404cb0:	b	404c38 <error@@Base+0x2e7c>
  404cb4:	ldr	w8, [sp, #316]
  404cb8:	cbz	w8, 404d14 <error@@Base+0x2f58>
  404cbc:	ldr	x8, [sp, #320]
  404cc0:	ldr	w9, [x8, #20]
  404cc4:	stur	w9, [x29, #-204]
  404cc8:	ldur	w8, [x29, #-204]
  404ccc:	ldr	x9, [sp, #320]
  404cd0:	ldr	w10, [x9, #16]
  404cd4:	cmp	w8, w10
  404cd8:	b.lt	404d14 <error@@Base+0x2f58>  // b.tstop
  404cdc:	ldur	x8, [x29, #-176]
  404ce0:	ldur	w9, [x29, #-204]
  404ce4:	mov	w10, #0x1                   	// #1
  404ce8:	subs	w9, w9, #0x1
  404cec:	mov	w0, w9
  404cf0:	sxtw	x11, w0
  404cf4:	mov	x12, #0x28                  	// #40
  404cf8:	mul	x11, x12, x11
  404cfc:	add	x8, x8, x11
  404d00:	str	w10, [x8, #36]
  404d04:	ldur	w8, [x29, #-204]
  404d08:	subs	w8, w8, #0x1
  404d0c:	stur	w8, [x29, #-204]
  404d10:	b	404cc8 <error@@Base+0x2f0c>
  404d14:	ldr	x8, [sp, #320]
  404d18:	ldr	x8, [x8]
  404d1c:	str	x8, [sp, #320]
  404d20:	b	404c1c <error@@Base+0x2e60>
  404d24:	ldr	x8, [sp, #328]
  404d28:	ldr	x8, [x8]
  404d2c:	str	x8, [sp, #328]
  404d30:	b	404c08 <error@@Base+0x2e4c>
  404d34:	ldur	w8, [x29, #-188]
  404d38:	cbnz	w8, 4050f0 <error@@Base+0x3334>
  404d3c:	ldur	x8, [x29, #-184]
  404d40:	str	x8, [sp, #304]
  404d44:	ldr	x8, [sp, #304]
  404d48:	cbz	x8, 4050f0 <error@@Base+0x3334>
  404d4c:	ldr	x8, [sp, #304]
  404d50:	ldr	x8, [x8, #32]
  404d54:	str	x8, [sp, #296]
  404d58:	ldr	x8, [sp, #296]
  404d5c:	cbz	x8, 4050e0 <error@@Base+0x3324>
  404d60:	ldr	x8, [sp, #296]
  404d64:	ldr	w9, [x8, #20]
  404d68:	stur	w9, [x29, #-204]
  404d6c:	ldur	w8, [x29, #-204]
  404d70:	ldr	x9, [sp, #296]
  404d74:	ldr	w10, [x9, #16]
  404d78:	cmp	w8, w10
  404d7c:	b.le	404dbc <error@@Base+0x3000>
  404d80:	ldur	x8, [x29, #-176]
  404d84:	ldur	w9, [x29, #-204]
  404d88:	subs	w9, w9, #0x1
  404d8c:	mov	w0, w9
  404d90:	sxtw	x10, w0
  404d94:	mov	x11, #0x28                  	// #40
  404d98:	mul	x10, x11, x10
  404d9c:	add	x8, x8, x10
  404da0:	ldr	w9, [x8, #8]
  404da4:	cbz	w9, 404dac <error@@Base+0x2ff0>
  404da8:	b	404dbc <error@@Base+0x3000>
  404dac:	ldur	w8, [x29, #-204]
  404db0:	subs	w8, w8, #0x1
  404db4:	stur	w8, [x29, #-204]
  404db8:	b	404d6c <error@@Base+0x2fb0>
  404dbc:	ldur	w8, [x29, #-204]
  404dc0:	ldr	x9, [sp, #296]
  404dc4:	str	w8, [x9, #20]
  404dc8:	ldur	x9, [x29, #-112]
  404dcc:	str	x9, [sp, #288]
  404dd0:	ldr	x8, [sp, #288]
  404dd4:	cbz	x8, 404e04 <error@@Base+0x3048>
  404dd8:	ldr	x8, [sp, #288]
  404ddc:	ldr	x0, [x8, #8]
  404de0:	ldr	x8, [sp, #296]
  404de4:	ldr	x1, [x8, #8]
  404de8:	bl	401a60 <strcmp@plt>
  404dec:	cbnz	w0, 404df4 <error@@Base+0x3038>
  404df0:	b	404e04 <error@@Base+0x3048>
  404df4:	ldr	x8, [sp, #288]
  404df8:	ldr	x8, [x8]
  404dfc:	str	x8, [sp, #288]
  404e00:	b	404dd0 <error@@Base+0x3014>
  404e04:	ldr	x8, [sp, #288]
  404e08:	cbz	x8, 4050d0 <error@@Base+0x3314>
  404e0c:	ldr	x8, [sp, #296]
  404e10:	ldr	w9, [x8, #20]
  404e14:	str	w9, [sp, #284]
  404e18:	ldr	x8, [sp, #288]
  404e1c:	str	wzr, [x8, #16]
  404e20:	ldur	x8, [x29, #-120]
  404e24:	str	x8, [sp, #272]
  404e28:	ldr	x8, [sp, #272]
  404e2c:	cbz	x8, 4050d0 <error@@Base+0x3314>
  404e30:	ldr	x8, [sp, #272]
  404e34:	ldr	x8, [x8, #24]
  404e38:	str	x8, [sp, #288]
  404e3c:	ldr	x8, [sp, #288]
  404e40:	mov	w9, #0x0                   	// #0
  404e44:	str	w9, [sp, #4]
  404e48:	cbz	x8, 404e64 <error@@Base+0x30a8>
  404e4c:	ldr	x8, [sp, #288]
  404e50:	ldr	x9, [sp, #272]
  404e54:	ldr	x9, [x9, #32]
  404e58:	cmp	x8, x9
  404e5c:	cset	w10, ne  // ne = any
  404e60:	str	w10, [sp, #4]
  404e64:	ldr	w8, [sp, #4]
  404e68:	tbnz	w8, #0, 404e70 <error@@Base+0x30b4>
  404e6c:	b	404e9c <error@@Base+0x30e0>
  404e70:	ldr	x8, [sp, #288]
  404e74:	ldr	x0, [x8, #8]
  404e78:	ldr	x8, [sp, #296]
  404e7c:	ldr	x1, [x8, #8]
  404e80:	bl	401a60 <strcmp@plt>
  404e84:	cbnz	w0, 404e8c <error@@Base+0x30d0>
  404e88:	b	404e9c <error@@Base+0x30e0>
  404e8c:	ldr	x8, [sp, #288]
  404e90:	ldr	x8, [x8]
  404e94:	str	x8, [sp, #288]
  404e98:	b	404e3c <error@@Base+0x3080>
  404e9c:	ldr	x8, [sp, #288]
  404ea0:	cbz	x8, 404eb8 <error@@Base+0x30fc>
  404ea4:	ldr	x8, [sp, #288]
  404ea8:	ldr	x9, [sp, #272]
  404eac:	ldr	x9, [x9, #32]
  404eb0:	cmp	x8, x9
  404eb4:	b.ne	404ebc <error@@Base+0x3100>  // b.any
  404eb8:	b	4050c0 <error@@Base+0x3304>
  404ebc:	ldr	x8, [sp, #296]
  404ec0:	ldr	w9, [x8, #20]
  404ec4:	subs	w9, w9, #0x1
  404ec8:	stur	w9, [x29, #-204]
  404ecc:	ldur	w8, [x29, #-204]
  404ed0:	ldr	x9, [sp, #296]
  404ed4:	ldr	w10, [x9, #16]
  404ed8:	subs	w10, w10, #0x1
  404edc:	cmp	w8, w10
  404ee0:	b.lt	405098 <error@@Base+0x32dc>  // b.tstop
  404ee4:	ldur	x8, [x29, #-176]
  404ee8:	ldursw	x9, [x29, #-204]
  404eec:	mov	x10, #0x28                  	// #40
  404ef0:	mul	x9, x10, x9
  404ef4:	add	x8, x8, x9
  404ef8:	ldr	x8, [x8]
  404efc:	ldrb	w11, [x8]
  404f00:	cmp	w11, #0x2a
  404f04:	b.ne	405014 <error@@Base+0x3258>  // b.any
  404f08:	ldr	x8, [sp, #272]
  404f0c:	ldr	x0, [x8, #8]
  404f10:	ldr	x8, [sp, #272]
  404f14:	ldr	x8, [x8, #16]
  404f18:	ldur	x9, [x29, #-176]
  404f1c:	ldursw	x10, [x29, #-204]
  404f20:	mov	x11, #0x28                  	// #40
  404f24:	mul	x10, x11, x10
  404f28:	add	x9, x9, x10
  404f2c:	ldr	x2, [x9]
  404f30:	ldur	x9, [x29, #-176]
  404f34:	ldursw	x10, [x29, #-204]
  404f38:	mul	x10, x11, x10
  404f3c:	add	x9, x9, x10
  404f40:	ldr	w3, [x9, #8]
  404f44:	mov	w1, w8
  404f48:	bl	4067b8 <error@@Base+0x49fc>
  404f4c:	cbz	w0, 405014 <error@@Base+0x3258>
  404f50:	ldur	x8, [x29, #-176]
  404f54:	ldursw	x9, [x29, #-204]
  404f58:	mov	x10, #0x28                  	// #40
  404f5c:	mul	x9, x10, x9
  404f60:	add	x8, x8, x9
  404f64:	ldr	w11, [x8, #36]
  404f68:	cbnz	w11, 405014 <error@@Base+0x3258>
  404f6c:	ldr	x8, [sp, #120]
  404f70:	ldr	w9, [x8]
  404f74:	cbz	w9, 404f84 <error@@Base+0x31c8>
  404f78:	mov	w8, #0xffffffff            	// #-1
  404f7c:	str	w8, [sp, #284]
  404f80:	b	405098 <error@@Base+0x32dc>
  404f84:	ldur	x8, [x29, #-176]
  404f88:	ldursw	x9, [x29, #-204]
  404f8c:	mov	x10, #0x28                  	// #40
  404f90:	mul	x9, x10, x9
  404f94:	add	x8, x8, x9
  404f98:	mov	w11, #0x1                   	// #1
  404f9c:	str	w11, [x8, #36]
  404fa0:	ldur	w11, [x29, #-204]
  404fa4:	add	w11, w11, #0x1
  404fa8:	str	w11, [sp, #268]
  404fac:	ldr	w8, [sp, #268]
  404fb0:	ldr	x9, [sp, #296]
  404fb4:	ldr	w10, [x9, #20]
  404fb8:	cmp	w8, w10
  404fbc:	b.ge	405014 <error@@Base+0x3258>  // b.tcont
  404fc0:	ldur	x8, [x29, #-176]
  404fc4:	ldrsw	x9, [sp, #268]
  404fc8:	mov	x10, #0x28                  	// #40
  404fcc:	mul	x9, x10, x9
  404fd0:	add	x8, x8, x9
  404fd4:	ldr	x8, [x8]
  404fd8:	ldrb	w11, [x8]
  404fdc:	cmp	w11, #0x2a
  404fe0:	b.ne	404fe8 <error@@Base+0x322c>  // b.any
  404fe4:	b	405014 <error@@Base+0x3258>
  404fe8:	ldur	x8, [x29, #-176]
  404fec:	ldrsw	x9, [sp, #268]
  404ff0:	mov	x10, #0x28                  	// #40
  404ff4:	mul	x9, x10, x9
  404ff8:	add	x8, x8, x9
  404ffc:	mov	w11, #0x1                   	// #1
  405000:	str	w11, [x8, #36]
  405004:	ldr	w8, [sp, #268]
  405008:	add	w8, w8, #0x1
  40500c:	str	w8, [sp, #268]
  405010:	b	404fac <error@@Base+0x31f0>
  405014:	ldur	x8, [x29, #-176]
  405018:	ldursw	x9, [x29, #-204]
  40501c:	mov	x10, #0x28                  	// #40
  405020:	mul	x9, x10, x9
  405024:	add	x8, x8, x9
  405028:	ldr	x8, [x8]
  40502c:	ldrb	w11, [x8]
  405030:	cmp	w11, #0x2a
  405034:	b.ne	405088 <error@@Base+0x32cc>  // b.any
  405038:	ldr	x8, [sp, #272]
  40503c:	ldr	x0, [x8, #8]
  405040:	ldr	x8, [sp, #272]
  405044:	ldr	x8, [x8, #16]
  405048:	ldur	x9, [x29, #-176]
  40504c:	ldursw	x10, [x29, #-204]
  405050:	mov	x11, #0x28                  	// #40
  405054:	mul	x10, x11, x10
  405058:	add	x9, x9, x10
  40505c:	ldr	x2, [x9]
  405060:	ldur	x9, [x29, #-176]
  405064:	ldursw	x10, [x29, #-204]
  405068:	mul	x10, x11, x10
  40506c:	add	x9, x9, x10
  405070:	ldr	w3, [x9, #8]
  405074:	mov	w1, w8
  405078:	bl	40688c <error@@Base+0x4ad0>
  40507c:	cbz	w0, 405088 <error@@Base+0x32cc>
  405080:	ldur	w8, [x29, #-204]
  405084:	str	w8, [sp, #284]
  405088:	ldur	w8, [x29, #-204]
  40508c:	subs	w8, w8, #0x1
  405090:	stur	w8, [x29, #-204]
  405094:	b	404ecc <error@@Base+0x3110>
  405098:	ldr	w8, [sp, #284]
  40509c:	cmp	w8, #0x0
  4050a0:	cset	w8, ge  // ge = tcont
  4050a4:	tbnz	w8, #0, 4050ac <error@@Base+0x32f0>
  4050a8:	b	4050c0 <error@@Base+0x3304>
  4050ac:	ldr	x0, [sp, #272]
  4050b0:	ldr	w1, [sp, #284]
  4050b4:	ldur	x2, [x29, #-176]
  4050b8:	ldur	w3, [x29, #-132]
  4050bc:	bl	4069b8 <error@@Base+0x4bfc>
  4050c0:	ldr	x8, [sp, #272]
  4050c4:	ldr	x8, [x8]
  4050c8:	str	x8, [sp, #272]
  4050cc:	b	404e28 <error@@Base+0x306c>
  4050d0:	ldr	x8, [sp, #296]
  4050d4:	ldr	x8, [x8]
  4050d8:	str	x8, [sp, #296]
  4050dc:	b	404d58 <error@@Base+0x2f9c>
  4050e0:	ldr	x8, [sp, #304]
  4050e4:	ldr	x8, [x8]
  4050e8:	str	x8, [sp, #304]
  4050ec:	b	404d44 <error@@Base+0x2f88>
  4050f0:	ldur	w8, [x29, #-188]
  4050f4:	cbnz	w8, 4052ec <error@@Base+0x3530>
  4050f8:	mov	x8, xzr
  4050fc:	str	x8, [sp, #248]
  405100:	ldur	x8, [x29, #-184]
  405104:	str	x8, [sp, #256]
  405108:	ldr	x8, [sp, #256]
  40510c:	cbz	x8, 40514c <error@@Base+0x3390>
  405110:	ldr	x8, [sp, #256]
  405114:	ldr	x8, [x8, #8]
  405118:	cbz	x8, 40513c <error@@Base+0x3380>
  40511c:	ldr	x8, [sp, #256]
  405120:	ldr	x0, [x8, #8]
  405124:	adrp	x1, 422000 <error@@Base+0x20244>
  405128:	add	x1, x1, #0x1b6
  40512c:	bl	401a60 <strcmp@plt>
  405130:	cbnz	w0, 40513c <error@@Base+0x3380>
  405134:	ldr	x8, [sp, #256]
  405138:	str	x8, [sp, #248]
  40513c:	ldr	x8, [sp, #256]
  405140:	ldr	x8, [x8]
  405144:	str	x8, [sp, #256]
  405148:	b	405108 <error@@Base+0x334c>
  40514c:	ldr	x8, [sp, #248]
  405150:	cbz	x8, 4052ec <error@@Base+0x3530>
  405154:	str	wzr, [sp, #236]
  405158:	mov	x8, xzr
  40515c:	str	x8, [sp, #224]
  405160:	ldur	x8, [x29, #-112]
  405164:	str	x8, [sp, #240]
  405168:	ldr	x8, [sp, #240]
  40516c:	cbz	x8, 4052ec <error@@Base+0x3530>
  405170:	str	wzr, [sp, #236]
  405174:	mov	x8, xzr
  405178:	str	x8, [sp, #224]
  40517c:	ldr	x8, [sp, #240]
  405180:	ldr	w9, [x8, #16]
  405184:	cbnz	w9, 40518c <error@@Base+0x33d0>
  405188:	b	4052dc <error@@Base+0x3520>
  40518c:	adrp	x8, 433000 <error@@Base+0x31244>
  405190:	add	x8, x8, #0x66c
  405194:	ldr	w9, [x8]
  405198:	cbz	w9, 405254 <error@@Base+0x3498>
  40519c:	mov	x8, xzr
  4051a0:	str	x8, [sp, #208]
  4051a4:	ldr	x8, [sp, #248]
  4051a8:	ldr	x8, [x8, #32]
  4051ac:	str	x8, [sp, #216]
  4051b0:	ldr	x8, [sp, #216]
  4051b4:	cbz	x8, 405254 <error@@Base+0x3498>
  4051b8:	ldr	x8, [sp, #240]
  4051bc:	ldr	x0, [x8, #8]
  4051c0:	ldr	x8, [sp, #216]
  4051c4:	ldr	x1, [x8, #8]
  4051c8:	bl	407850 <error@@Base+0x5a94>
  4051cc:	cmp	w0, #0x0
  4051d0:	cset	w9, lt  // lt = tstop
  4051d4:	and	w9, w9, #0x1
  4051d8:	str	w9, [sp, #236]
  4051dc:	ldr	w9, [sp, #236]
  4051e0:	cbz	w9, 40523c <error@@Base+0x3480>
  4051e4:	ldr	x8, [sp, #208]
  4051e8:	cbz	x8, 40520c <error@@Base+0x3450>
  4051ec:	ldur	x8, [x29, #-176]
  4051f0:	ldr	x9, [sp, #208]
  4051f4:	ldrsw	x9, [x9, #20]
  4051f8:	mov	x10, #0x28                  	// #40
  4051fc:	mul	x9, x10, x9
  405200:	add	x8, x8, x9
  405204:	str	x8, [sp, #224]
  405208:	b	405238 <error@@Base+0x347c>
  40520c:	ldur	x8, [x29, #-176]
  405210:	ldr	x9, [sp, #248]
  405214:	ldr	x9, [x9, #32]
  405218:	ldr	w10, [x9, #16]
  40521c:	subs	w10, w10, #0x2
  405220:	mov	w0, w10
  405224:	sxtw	x9, w0
  405228:	mov	x11, #0x28                  	// #40
  40522c:	mul	x9, x11, x9
  405230:	add	x8, x8, x9
  405234:	str	x8, [sp, #224]
  405238:	b	405254 <error@@Base+0x3498>
  40523c:	ldr	x8, [sp, #216]
  405240:	str	x8, [sp, #208]
  405244:	ldr	x8, [sp, #216]
  405248:	ldr	x8, [x8]
  40524c:	str	x8, [sp, #216]
  405250:	b	4051b0 <error@@Base+0x33f4>
  405254:	ldr	w8, [sp, #236]
  405258:	cbnz	w8, 405278 <error@@Base+0x34bc>
  40525c:	ldur	x8, [x29, #-176]
  405260:	ldr	x9, [sp, #248]
  405264:	ldrsw	x9, [x9, #20]
  405268:	mov	x10, #0x28                  	// #40
  40526c:	mul	x9, x10, x9
  405270:	add	x8, x8, x9
  405274:	str	x8, [sp, #224]
  405278:	ldr	x8, [sp, #224]
  40527c:	ldr	w9, [x8, #32]
  405280:	add	w9, w9, #0x1
  405284:	str	w9, [x8, #32]
  405288:	ldr	x8, [sp, #224]
  40528c:	ldr	x0, [x8, #24]
  405290:	ldr	x8, [sp, #224]
  405294:	ldrsw	x8, [x8, #32]
  405298:	mov	x10, #0x8                   	// #8
  40529c:	mul	x1, x8, x10
  4052a0:	bl	408588 <error@@Base+0x67cc>
  4052a4:	ldr	x8, [sp, #224]
  4052a8:	str	x0, [x8, #24]
  4052ac:	ldr	x8, [sp, #224]
  4052b0:	ldr	w9, [x8, #32]
  4052b4:	subs	w9, w9, #0x1
  4052b8:	stur	w9, [x29, #-204]
  4052bc:	ldr	x8, [sp, #240]
  4052c0:	ldr	x10, [sp, #224]
  4052c4:	ldr	x10, [x10, #24]
  4052c8:	ldursw	x11, [x29, #-204]
  4052cc:	mov	x12, #0x8                   	// #8
  4052d0:	mul	x11, x12, x11
  4052d4:	add	x10, x10, x11
  4052d8:	str	x8, [x10]
  4052dc:	ldr	x8, [sp, #240]
  4052e0:	ldr	x8, [x8]
  4052e4:	str	x8, [sp, #240]
  4052e8:	b	405168 <error@@Base+0x33ac>
  4052ec:	ldur	w8, [x29, #-188]
  4052f0:	cbz	w8, 405318 <error@@Base+0x355c>
  4052f4:	ldur	w8, [x29, #-192]
  4052f8:	cbnz	w8, 405318 <error@@Base+0x355c>
  4052fc:	ldur	w8, [x29, #-196]
  405300:	cbnz	w8, 405318 <error@@Base+0x355c>
  405304:	adrp	x0, 421000 <error@@Base+0x1f244>
  405308:	add	x0, x0, #0xee1
  40530c:	bl	401bb0 <gettext@plt>
  405310:	ldur	x1, [x29, #-48]
  405314:	bl	401e70 <error@@Base+0xb4>
  405318:	ldur	w8, [x29, #-200]
  40531c:	cbz	w8, 405330 <error@@Base+0x3574>
  405320:	ldur	x1, [x29, #-24]
  405324:	adrp	x0, 421000 <error@@Base+0x1f244>
  405328:	add	x0, x0, #0xf0c
  40532c:	bl	401b60 <printf@plt>
  405330:	adrp	x8, 433000 <error@@Base+0x31244>
  405334:	add	x8, x8, #0x6e8
  405338:	ldr	w9, [x8]
  40533c:	cbz	w9, 405354 <error@@Base+0x3598>
  405340:	ldur	x1, [x29, #-24]
  405344:	adrp	x0, 421000 <error@@Base+0x1f244>
  405348:	add	x0, x0, #0xf28
  40534c:	bl	401b60 <printf@plt>
  405350:	b	405374 <error@@Base+0x35b8>
  405354:	ldur	x0, [x29, #-24]
  405358:	ldur	w1, [x29, #-168]
  40535c:	ldur	x2, [x29, #-176]
  405360:	ldur	w3, [x29, #-132]
  405364:	ldur	x4, [x29, #-120]
  405368:	ldur	x5, [x29, #-112]
  40536c:	ldur	x6, [x29, #-32]
  405370:	bl	406c78 <error@@Base+0x4ebc>
  405374:	mov	w8, wzr
  405378:	mov	w0, w8
  40537c:	bl	4017c0 <exit@plt>
  405380:	sub	sp, sp, #0x70
  405384:	stp	x29, x30, [sp, #96]
  405388:	add	x29, sp, #0x60
  40538c:	mov	x8, xzr
  405390:	stur	w0, [x29, #-8]
  405394:	stur	x1, [x29, #-16]
  405398:	stur	x2, [x29, #-24]
  40539c:	stur	x3, [x29, #-32]
  4053a0:	stur	x8, [x29, #-40]
  4053a4:	str	x8, [sp, #40]
  4053a8:	str	xzr, [sp, #32]
  4053ac:	str	wzr, [sp, #12]
  4053b0:	stur	wzr, [x29, #-44]
  4053b4:	ldur	w8, [x29, #-44]
  4053b8:	ldur	w9, [x29, #-8]
  4053bc:	cmp	w8, w9
  4053c0:	b.ge	405608 <error@@Base+0x384c>  // b.tcont
  4053c4:	ldur	x8, [x29, #-16]
  4053c8:	ldursw	x9, [x29, #-44]
  4053cc:	mov	x10, #0x8                   	// #8
  4053d0:	mul	x9, x10, x9
  4053d4:	add	x8, x8, x9
  4053d8:	ldr	x0, [x8]
  4053dc:	adrp	x1, 421000 <error@@Base+0x1f244>
  4053e0:	add	x1, x1, #0xf6e
  4053e4:	bl	401a60 <strcmp@plt>
  4053e8:	cbnz	w0, 4055bc <error@@Base+0x3800>
  4053ec:	ldur	w8, [x29, #-44]
  4053f0:	add	w8, w8, #0x1
  4053f4:	ldur	w9, [x29, #-8]
  4053f8:	cmp	w8, w9
  4053fc:	b.ge	405410 <error@@Base+0x3654>  // b.tcont
  405400:	ldur	w8, [x29, #-44]
  405404:	add	w8, w8, #0x1
  405408:	stur	w8, [x29, #-44]
  40540c:	b	40541c <error@@Base+0x3660>
  405410:	mov	w8, #0xffffffff            	// #-1
  405414:	stur	w8, [x29, #-4]
  405418:	b	4056d0 <error@@Base+0x3914>
  40541c:	ldur	x8, [x29, #-16]
  405420:	ldursw	x9, [x29, #-44]
  405424:	mov	x10, #0x8                   	// #8
  405428:	mul	x9, x10, x9
  40542c:	add	x8, x8, x9
  405430:	ldr	x8, [x8]
  405434:	str	x8, [sp, #24]
  405438:	ldur	w11, [x29, #-44]
  40543c:	add	w11, w11, #0x1
  405440:	ldur	w12, [x29, #-8]
  405444:	cmp	w11, w12
  405448:	b.ge	40545c <error@@Base+0x36a0>  // b.tcont
  40544c:	ldur	w8, [x29, #-44]
  405450:	add	w8, w8, #0x1
  405454:	stur	w8, [x29, #-44]
  405458:	b	405468 <error@@Base+0x36ac>
  40545c:	mov	w8, #0xffffffff            	// #-1
  405460:	stur	w8, [x29, #-4]
  405464:	b	4056d0 <error@@Base+0x3914>
  405468:	ldur	x8, [x29, #-16]
  40546c:	ldursw	x9, [x29, #-44]
  405470:	mov	x10, #0x8                   	// #8
  405474:	mul	x9, x10, x9
  405478:	add	x8, x8, x9
  40547c:	ldr	x8, [x8]
  405480:	str	x8, [sp, #16]
  405484:	ldr	x8, [sp, #16]
  405488:	ldrb	w11, [x8]
  40548c:	cmp	w11, #0x2d
  405490:	b.ne	405498 <error@@Base+0x36dc>  // b.any
  405494:	b	405608 <error@@Base+0x384c>
  405498:	ldr	x0, [sp, #16]
  40549c:	adrp	x1, 422000 <error@@Base+0x20244>
  4054a0:	add	x1, x1, #0x9de
  4054a4:	bl	401870 <fopen@plt>
  4054a8:	str	x0, [sp]
  4054ac:	ldr	x8, [sp]
  4054b0:	cbz	x8, 4054c0 <error@@Base+0x3704>
  4054b4:	ldr	x0, [sp]
  4054b8:	bl	401850 <fclose@plt>
  4054bc:	b	405608 <error@@Base+0x384c>
  4054c0:	mov	w8, #0x1                   	// #1
  4054c4:	str	w8, [sp, #12]
  4054c8:	ldr	x0, [sp, #24]
  4054cc:	bl	4017a0 <strlen@plt>
  4054d0:	add	x0, x0, #0x9
  4054d4:	bl	4084f4 <error@@Base+0x6738>
  4054d8:	stur	x0, [x29, #-40]
  4054dc:	ldur	x0, [x29, #-40]
  4054e0:	ldr	x2, [sp, #24]
  4054e4:	adrp	x1, 421000 <error@@Base+0x1f244>
  4054e8:	add	x1, x1, #0xf78
  4054ec:	bl	401800 <sprintf@plt>
  4054f0:	mov	w8, #0xffffffff            	// #-1
  4054f4:	cmp	w0, w8
  4054f8:	b.ne	405504 <error@@Base+0x3748>  // b.any
  4054fc:	mov	w8, #0x1                   	// #1
  405500:	str	w8, [sp, #48]
  405504:	ldr	w8, [sp, #48]
  405508:	cbnz	w8, 405520 <error@@Base+0x3764>
  40550c:	ldur	x2, [x29, #-40]
  405510:	add	x0, sp, #0x28
  405514:	add	x1, sp, #0x20
  405518:	bl	401950 <argz_add@plt>
  40551c:	str	w0, [sp, #48]
  405520:	ldur	x0, [x29, #-40]
  405524:	bl	401a90 <free@plt>
  405528:	mov	x8, xzr
  40552c:	stur	x8, [x29, #-40]
  405530:	ldr	x0, [sp, #16]
  405534:	bl	4017a0 <strlen@plt>
  405538:	add	x0, x0, #0xb
  40553c:	bl	4084f4 <error@@Base+0x6738>
  405540:	stur	x0, [x29, #-40]
  405544:	ldur	x0, [x29, #-40]
  405548:	ldr	x2, [sp, #16]
  40554c:	adrp	x1, 421000 <error@@Base+0x1f244>
  405550:	add	x1, x1, #0xf83
  405554:	bl	401800 <sprintf@plt>
  405558:	mov	w9, #0xffffffff            	// #-1
  40555c:	cmp	w0, w9
  405560:	b.ne	40556c <error@@Base+0x37b0>  // b.any
  405564:	mov	w8, #0x1                   	// #1
  405568:	str	w8, [sp, #48]
  40556c:	ldr	w8, [sp, #48]
  405570:	cbnz	w8, 405588 <error@@Base+0x37cc>
  405574:	ldur	x2, [x29, #-40]
  405578:	add	x0, sp, #0x28
  40557c:	add	x1, sp, #0x20
  405580:	bl	401950 <argz_add@plt>
  405584:	str	w0, [sp, #48]
  405588:	ldur	x0, [x29, #-40]
  40558c:	bl	401a90 <free@plt>
  405590:	mov	x8, xzr
  405594:	stur	x8, [x29, #-40]
  405598:	ldr	w9, [sp, #48]
  40559c:	cbnz	w9, 4055b8 <error@@Base+0x37fc>
  4055a0:	add	x0, sp, #0x28
  4055a4:	add	x1, sp, #0x20
  4055a8:	adrp	x2, 421000 <error@@Base+0x1f244>
  4055ac:	add	x2, x2, #0xf90
  4055b0:	bl	401950 <argz_add@plt>
  4055b4:	str	w0, [sp, #48]
  4055b8:	b	4055e4 <error@@Base+0x3828>
  4055bc:	ldur	x8, [x29, #-16]
  4055c0:	ldursw	x9, [x29, #-44]
  4055c4:	mov	x10, #0x8                   	// #8
  4055c8:	mul	x9, x10, x9
  4055cc:	add	x8, x8, x9
  4055d0:	ldr	x2, [x8]
  4055d4:	add	x0, sp, #0x28
  4055d8:	add	x1, sp, #0x20
  4055dc:	bl	401950 <argz_add@plt>
  4055e0:	str	w0, [sp, #48]
  4055e4:	ldr	w8, [sp, #48]
  4055e8:	cbz	w8, 4055f8 <error@@Base+0x383c>
  4055ec:	mov	w8, #0xffffffff            	// #-1
  4055f0:	stur	w8, [x29, #-4]
  4055f4:	b	4056d0 <error@@Base+0x3914>
  4055f8:	ldur	w8, [x29, #-44]
  4055fc:	add	w8, w8, #0x1
  405600:	stur	w8, [x29, #-44]
  405604:	b	4053b4 <error@@Base+0x35f8>
  405608:	ldr	w8, [sp, #12]
  40560c:	cbz	w8, 4056c0 <error@@Base+0x3904>
  405610:	ldr	x0, [sp, #40]
  405614:	ldr	x1, [sp, #32]
  405618:	bl	401a50 <argz_count@plt>
  40561c:	ldur	x8, [x29, #-24]
  405620:	str	w0, [x8]
  405624:	ldur	x8, [x29, #-24]
  405628:	ldr	w9, [x8]
  40562c:	add	w9, w9, #0x1
  405630:	mov	w10, #0x8                   	// #8
  405634:	smull	x0, w9, w10
  405638:	bl	4084f4 <error@@Base+0x6738>
  40563c:	ldur	x8, [x29, #-32]
  405640:	str	x0, [x8]
  405644:	mov	x8, xzr
  405648:	stur	x8, [x29, #-40]
  40564c:	stur	wzr, [x29, #-44]
  405650:	ldr	x0, [sp, #40]
  405654:	ldr	x1, [sp, #32]
  405658:	ldur	x2, [x29, #-40]
  40565c:	bl	4019f0 <argz_next@plt>
  405660:	stur	x0, [x29, #-40]
  405664:	cbz	x0, 40569c <error@@Base+0x38e0>
  405668:	ldur	x0, [x29, #-40]
  40566c:	bl	408808 <error@@Base+0x6a4c>
  405670:	ldur	x8, [x29, #-32]
  405674:	ldr	x8, [x8]
  405678:	ldursw	x9, [x29, #-44]
  40567c:	mov	x10, #0x8                   	// #8
  405680:	mul	x9, x10, x9
  405684:	add	x8, x8, x9
  405688:	str	x0, [x8]
  40568c:	ldur	w11, [x29, #-44]
  405690:	add	w11, w11, #0x1
  405694:	stur	w11, [x29, #-44]
  405698:	b	405650 <error@@Base+0x3894>
  40569c:	ldur	x8, [x29, #-32]
  4056a0:	ldr	x8, [x8]
  4056a4:	ldur	x9, [x29, #-24]
  4056a8:	ldrsw	x9, [x9]
  4056ac:	mov	x10, #0x8                   	// #8
  4056b0:	mul	x9, x10, x9
  4056b4:	add	x8, x8, x9
  4056b8:	mov	x9, xzr
  4056bc:	str	x9, [x8]
  4056c0:	ldr	x0, [sp, #40]
  4056c4:	bl	401a90 <free@plt>
  4056c8:	ldr	w8, [sp, #12]
  4056cc:	stur	w8, [x29, #-4]
  4056d0:	ldur	w0, [x29, #-4]
  4056d4:	ldp	x29, x30, [sp, #96]
  4056d8:	add	sp, sp, #0x70
  4056dc:	ret
  4056e0:	sub	sp, sp, #0x60
  4056e4:	stp	x29, x30, [sp, #80]
  4056e8:	add	x29, sp, #0x50
  4056ec:	adrp	x8, 433000 <error@@Base+0x31244>
  4056f0:	add	x8, x8, #0x6e8
  4056f4:	stur	x0, [x29, #-8]
  4056f8:	ldr	w9, [x8]
  4056fc:	cbz	w9, 405704 <error@@Base+0x3948>
  405700:	b	40581c <error@@Base+0x3a60>
  405704:	ldur	x0, [x29, #-8]
  405708:	mov	w8, wzr
  40570c:	mov	w1, w8
  405710:	bl	4018c0 <open@plt>
  405714:	stur	w0, [x29, #-12]
  405718:	ldur	w8, [x29, #-12]
  40571c:	cmp	w8, #0x0
  405720:	cset	w8, ge  // ge = tcont
  405724:	tbnz	w8, #0, 405814 <error@@Base+0x3a58>
  405728:	bl	401b80 <__errno_location@plt>
  40572c:	ldr	w8, [x0]
  405730:	cmp	w8, #0x2
  405734:	b.ne	405814 <error@@Base+0x3a58>  // b.any
  405738:	bl	401b80 <__errno_location@plt>
  40573c:	ldr	w0, [x0]
  405740:	bl	401970 <strerror@plt>
  405744:	stur	x0, [x29, #-32]
  405748:	ldur	x0, [x29, #-8]
  40574c:	adrp	x1, 421000 <error@@Base+0x1f244>
  405750:	add	x1, x1, #0xf9b
  405754:	bl	401870 <fopen@plt>
  405758:	stur	x0, [x29, #-24]
  40575c:	ldur	x8, [x29, #-24]
  405760:	cbz	x8, 4057c8 <error@@Base+0x3a0c>
  405764:	ldur	x0, [x29, #-24]
  405768:	adrp	x8, 421000 <error@@Base+0x1f244>
  40576c:	add	x8, x8, #0xf9d
  405770:	str	x0, [sp, #40]
  405774:	mov	x0, x8
  405778:	bl	401bb0 <gettext@plt>
  40577c:	ldr	x8, [sp, #40]
  405780:	str	x0, [sp, #32]
  405784:	mov	x0, x8
  405788:	ldr	x1, [sp, #32]
  40578c:	mov	w2, #0x1f                  	// #31
  405790:	adrp	x3, 422000 <error@@Base+0x20244>
  405794:	add	x3, x3, #0x1a5
  405798:	adrp	x4, 422000 <error@@Base+0x20244>
  40579c:	add	x4, x4, #0x1ba
  4057a0:	bl	401bd0 <fprintf@plt>
  4057a4:	ldur	x8, [x29, #-24]
  4057a8:	mov	x0, x8
  4057ac:	bl	401850 <fclose@plt>
  4057b0:	cmp	w0, #0x0
  4057b4:	cset	w9, ge  // ge = tcont
  4057b8:	tbnz	w9, #0, 4057c4 <error@@Base+0x3a08>
  4057bc:	ldur	x0, [x29, #-8]
  4057c0:	bl	402150 <error@@Base+0x394>
  4057c4:	b	405810 <error@@Base+0x3a54>
  4057c8:	adrp	x0, 422000 <error@@Base+0x20244>
  4057cc:	add	x0, x0, #0x1c2
  4057d0:	bl	401bb0 <gettext@plt>
  4057d4:	ldur	x1, [x29, #-8]
  4057d8:	ldur	x2, [x29, #-32]
  4057dc:	str	x0, [sp, #24]
  4057e0:	str	x1, [sp, #16]
  4057e4:	str	x2, [sp, #8]
  4057e8:	bl	401b80 <__errno_location@plt>
  4057ec:	ldr	w0, [x0]
  4057f0:	bl	401970 <strerror@plt>
  4057f4:	ldr	x1, [sp, #24]
  4057f8:	str	x0, [sp]
  4057fc:	mov	x0, x1
  405800:	ldr	x1, [sp, #16]
  405804:	ldr	x2, [sp, #8]
  405808:	ldr	x3, [sp]
  40580c:	bl	401f28 <error@@Base+0x16c>
  405810:	b	40581c <error@@Base+0x3a60>
  405814:	ldur	w0, [x29, #-12]
  405818:	bl	401980 <close@plt>
  40581c:	ldp	x29, x30, [sp, #80]
  405820:	add	sp, sp, #0x60
  405824:	ret
  405828:	sub	sp, sp, #0x40
  40582c:	stp	x29, x30, [sp, #48]
  405830:	add	x29, sp, #0x30
  405834:	mov	w8, #0x1                   	// #1
  405838:	mov	w9, #0x1ff                 	// #511
  40583c:	stur	x0, [x29, #-8]
  405840:	stur	w1, [x29, #-12]
  405844:	str	x2, [sp, #24]
  405848:	str	w8, [sp, #16]
  40584c:	str	w9, [sp, #12]
  405850:	str	wzr, [sp, #8]
  405854:	ldr	w8, [sp, #12]
  405858:	add	w8, w8, #0x1
  40585c:	mov	w9, #0x28                  	// #40
  405860:	smull	x0, w8, w9
  405864:	bl	4084f4 <error@@Base+0x6738>
  405868:	str	x0, [sp]
  40586c:	str	wzr, [sp, #20]
  405870:	ldr	w8, [sp, #20]
  405874:	ldur	w9, [x29, #-12]
  405878:	cmp	w8, w9
  40587c:	b.ge	4059ec <error@@Base+0x3c30>  // b.tcont
  405880:	ldr	w8, [sp, #16]
  405884:	cbz	w8, 4059c0 <error@@Base+0x3c04>
  405888:	ldr	w8, [sp, #8]
  40588c:	ldr	w9, [sp, #12]
  405890:	cmp	w8, w9
  405894:	b.ne	4058cc <error@@Base+0x3b10>  // b.any
  405898:	ldr	w8, [sp, #12]
  40589c:	add	w8, w8, #0x1
  4058a0:	mov	w9, #0x2                   	// #2
  4058a4:	mul	w8, w8, w9
  4058a8:	subs	w8, w8, #0x1
  4058ac:	str	w8, [sp, #12]
  4058b0:	ldr	x0, [sp]
  4058b4:	ldr	w8, [sp, #12]
  4058b8:	add	w8, w8, #0x1
  4058bc:	mov	w9, #0x28                  	// #40
  4058c0:	smull	x1, w8, w9
  4058c4:	bl	408588 <error@@Base+0x67cc>
  4058c8:	str	x0, [sp]
  4058cc:	ldur	x8, [x29, #-8]
  4058d0:	ldrsw	x9, [sp, #20]
  4058d4:	add	x8, x8, x9
  4058d8:	ldr	x9, [sp]
  4058dc:	ldrsw	x10, [sp, #8]
  4058e0:	mov	x11, #0x28                  	// #40
  4058e4:	mul	x10, x11, x10
  4058e8:	add	x9, x9, x10
  4058ec:	str	x8, [x9]
  4058f0:	ldr	x8, [sp]
  4058f4:	ldrsw	x9, [sp, #8]
  4058f8:	mul	x9, x11, x9
  4058fc:	add	x8, x8, x9
  405900:	mov	x9, xzr
  405904:	str	x9, [x8, #16]
  405908:	ldr	x8, [sp]
  40590c:	ldrsw	x10, [sp, #8]
  405910:	mul	x10, x11, x10
  405914:	add	x8, x8, x10
  405918:	str	x9, [x8, #24]
  40591c:	ldr	x8, [sp]
  405920:	ldrsw	x9, [sp, #8]
  405924:	mul	x9, x11, x9
  405928:	add	x8, x8, x9
  40592c:	str	wzr, [x8, #32]
  405930:	ldr	x8, [sp]
  405934:	ldrsw	x9, [sp, #8]
  405938:	mul	x9, x11, x9
  40593c:	add	x8, x8, x9
  405940:	str	wzr, [x8, #36]
  405944:	ldr	w12, [sp, #8]
  405948:	cmp	w12, #0x0
  40594c:	cset	w12, le
  405950:	tbnz	w12, #0, 4059b4 <error@@Base+0x3bf8>
  405954:	ldr	x8, [sp]
  405958:	ldrsw	x9, [sp, #8]
  40595c:	mov	x10, #0x28                  	// #40
  405960:	mul	x9, x10, x9
  405964:	add	x8, x8, x9
  405968:	ldr	x8, [x8]
  40596c:	ldr	x9, [sp]
  405970:	ldr	w11, [sp, #8]
  405974:	subs	w11, w11, #0x1
  405978:	mov	w0, w11
  40597c:	sxtw	x12, w0
  405980:	mul	x12, x10, x12
  405984:	add	x9, x9, x12
  405988:	ldr	x9, [x9]
  40598c:	subs	x8, x8, x9
  405990:	subs	x8, x8, #0x1
  405994:	ldr	x9, [sp]
  405998:	ldr	w11, [sp, #8]
  40599c:	subs	w11, w11, #0x1
  4059a0:	mov	w0, w11
  4059a4:	sxtw	x12, w0
  4059a8:	mul	x10, x10, x12
  4059ac:	add	x9, x9, x10
  4059b0:	str	w8, [x9, #8]
  4059b4:	ldr	w8, [sp, #8]
  4059b8:	add	w8, w8, #0x1
  4059bc:	str	w8, [sp, #8]
  4059c0:	ldur	x8, [x29, #-8]
  4059c4:	ldrsw	x9, [sp, #20]
  4059c8:	ldrb	w10, [x8, x9]
  4059cc:	cmp	w10, #0xa
  4059d0:	cset	w10, eq  // eq = none
  4059d4:	and	w10, w10, #0x1
  4059d8:	str	w10, [sp, #16]
  4059dc:	ldr	w8, [sp, #20]
  4059e0:	add	w8, w8, #0x1
  4059e4:	str	w8, [sp, #20]
  4059e8:	b	405870 <error@@Base+0x3ab4>
  4059ec:	ldr	w8, [sp, #8]
  4059f0:	cmp	w8, #0x0
  4059f4:	cset	w8, le
  4059f8:	tbnz	w8, #0, 405a58 <error@@Base+0x3c9c>
  4059fc:	ldur	x8, [x29, #-8]
  405a00:	ldrsw	x9, [sp, #20]
  405a04:	add	x8, x8, x9
  405a08:	ldr	x9, [sp]
  405a0c:	ldr	w10, [sp, #8]
  405a10:	subs	w10, w10, #0x1
  405a14:	mov	w0, w10
  405a18:	sxtw	x11, w0
  405a1c:	mov	x12, #0x28                  	// #40
  405a20:	mul	x11, x12, x11
  405a24:	add	x9, x9, x11
  405a28:	ldr	x9, [x9]
  405a2c:	subs	x8, x8, x9
  405a30:	ldrsw	x9, [sp, #16]
  405a34:	subs	x8, x8, x9
  405a38:	ldr	x9, [sp]
  405a3c:	ldr	w10, [sp, #8]
  405a40:	subs	w10, w10, #0x1
  405a44:	mov	w0, w10
  405a48:	sxtw	x11, w0
  405a4c:	mul	x11, x12, x11
  405a50:	add	x9, x9, x11
  405a54:	str	w8, [x9, #8]
  405a58:	ldr	x8, [sp]
  405a5c:	ldrsw	x9, [sp, #8]
  405a60:	mov	x10, #0x28                  	// #40
  405a64:	mul	x9, x10, x9
  405a68:	add	x8, x8, x9
  405a6c:	mov	x9, xzr
  405a70:	str	x9, [x8]
  405a74:	ldr	x8, [sp]
  405a78:	ldrsw	x11, [sp, #8]
  405a7c:	mul	x11, x10, x11
  405a80:	add	x8, x8, x11
  405a84:	str	x9, [x8, #16]
  405a88:	ldr	x8, [sp]
  405a8c:	ldrsw	x11, [sp, #8]
  405a90:	mul	x11, x10, x11
  405a94:	add	x8, x8, x11
  405a98:	str	x9, [x8, #24]
  405a9c:	ldr	x8, [sp]
  405aa0:	ldrsw	x9, [sp, #8]
  405aa4:	mul	x9, x10, x9
  405aa8:	add	x8, x8, x9
  405aac:	str	wzr, [x8, #32]
  405ab0:	ldr	x8, [sp]
  405ab4:	ldrsw	x9, [sp, #8]
  405ab8:	mul	x9, x10, x9
  405abc:	add	x8, x8, x9
  405ac0:	str	wzr, [x8, #36]
  405ac4:	ldr	x8, [sp]
  405ac8:	ldrsw	x9, [sp, #8]
  405acc:	mul	x9, x10, x9
  405ad0:	add	x8, x8, x9
  405ad4:	str	wzr, [x8, #8]
  405ad8:	ldr	w12, [sp, #8]
  405adc:	ldr	x8, [sp, #24]
  405ae0:	str	w12, [x8]
  405ae4:	ldr	x0, [sp]
  405ae8:	ldp	x29, x30, [sp, #48]
  405aec:	add	sp, sp, #0x40
  405af0:	ret
  405af4:	sub	sp, sp, #0x60
  405af8:	stp	x29, x30, [sp, #80]
  405afc:	add	x29, sp, #0x50
  405b00:	mov	x8, xzr
  405b04:	stur	x0, [x29, #-8]
  405b08:	stur	w1, [x29, #-12]
  405b0c:	stur	x2, [x29, #-24]
  405b10:	stur	wzr, [x29, #-28]
  405b14:	ldur	x9, [x29, #-24]
  405b18:	str	x8, [x9]
  405b1c:	stur	wzr, [x29, #-32]
  405b20:	ldur	w8, [x29, #-32]
  405b24:	ldur	w9, [x29, #-12]
  405b28:	cmp	w8, w9
  405b2c:	b.ge	405f94 <error@@Base+0x41d8>  // b.tcont
  405b30:	ldur	w8, [x29, #-28]
  405b34:	cbz	w8, 405cd4 <error@@Base+0x3f18>
  405b38:	stur	wzr, [x29, #-36]
  405b3c:	ldur	w8, [x29, #-36]
  405b40:	ldur	x9, [x29, #-8]
  405b44:	ldursw	x10, [x29, #-32]
  405b48:	mov	x11, #0x28                  	// #40
  405b4c:	mul	x10, x11, x10
  405b50:	add	x9, x9, x10
  405b54:	ldr	w12, [x9, #8]
  405b58:	cmp	w8, w12
  405b5c:	b.ge	405cd0 <error@@Base+0x3f14>  // b.tcont
  405b60:	ldur	x8, [x29, #-8]
  405b64:	ldursw	x9, [x29, #-32]
  405b68:	mov	x10, #0x28                  	// #40
  405b6c:	mul	x9, x10, x9
  405b70:	add	x8, x8, x9
  405b74:	ldr	x8, [x8]
  405b78:	ldursw	x9, [x29, #-36]
  405b7c:	add	x1, x8, x9
  405b80:	adrp	x0, 422000 <error@@Base+0x20244>
  405b84:	add	x0, x0, #0x1f4
  405b88:	mov	x2, #0x5                   	// #5
  405b8c:	bl	4018e0 <strncmp@plt>
  405b90:	cbnz	w0, 405cc0 <error@@Base+0x3f04>
  405b94:	ldur	x8, [x29, #-8]
  405b98:	ldursw	x9, [x29, #-32]
  405b9c:	mov	x10, #0x28                  	// #40
  405ba0:	mul	x9, x10, x9
  405ba4:	add	x8, x8, x9
  405ba8:	ldr	x8, [x8]
  405bac:	str	x8, [sp, #32]
  405bb0:	ldur	w11, [x29, #-36]
  405bb4:	add	w11, w11, #0x5
  405bb8:	stur	w11, [x29, #-36]
  405bbc:	ldr	x8, [sp, #32]
  405bc0:	ldursw	x9, [x29, #-36]
  405bc4:	ldrb	w10, [x8, x9]
  405bc8:	mov	w11, #0x1                   	// #1
  405bcc:	cmp	w10, #0x20
  405bd0:	str	w11, [sp, #12]
  405bd4:	b.eq	405bf0 <error@@Base+0x3e34>  // b.none
  405bd8:	ldr	x8, [sp, #32]
  405bdc:	ldursw	x9, [x29, #-36]
  405be0:	ldrb	w10, [x8, x9]
  405be4:	cmp	w10, #0x9
  405be8:	cset	w10, eq  // eq = none
  405bec:	str	w10, [sp, #12]
  405bf0:	ldr	w8, [sp, #12]
  405bf4:	tbnz	w8, #0, 405bfc <error@@Base+0x3e40>
  405bf8:	b	405c0c <error@@Base+0x3e50>
  405bfc:	ldur	w8, [x29, #-36]
  405c00:	add	w8, w8, #0x1
  405c04:	stur	w8, [x29, #-36]
  405c08:	b	405bbc <error@@Base+0x3e00>
  405c0c:	ldur	w8, [x29, #-36]
  405c10:	str	w8, [sp, #40]
  405c14:	ldr	x8, [sp, #32]
  405c18:	ldrsw	x9, [sp, #40]
  405c1c:	ldrb	w10, [x8, x9]
  405c20:	mov	w11, #0x0                   	// #0
  405c24:	str	w11, [sp, #8]
  405c28:	cbz	w10, 405c7c <error@@Base+0x3ec0>
  405c2c:	ldr	x8, [sp, #32]
  405c30:	ldrsw	x9, [sp, #40]
  405c34:	ldrb	w10, [x8, x9]
  405c38:	mov	w11, #0x0                   	// #0
  405c3c:	cmp	w10, #0x2c
  405c40:	str	w11, [sp, #8]
  405c44:	b.eq	405c7c <error@@Base+0x3ec0>  // b.none
  405c48:	ldr	x8, [sp, #32]
  405c4c:	ldrsw	x9, [sp, #40]
  405c50:	ldrb	w10, [x8, x9]
  405c54:	mov	w11, #0x0                   	// #0
  405c58:	cmp	w10, #0xa
  405c5c:	str	w11, [sp, #8]
  405c60:	b.eq	405c7c <error@@Base+0x3ec0>  // b.none
  405c64:	ldr	x8, [sp, #32]
  405c68:	ldrsw	x9, [sp, #40]
  405c6c:	ldrb	w10, [x8, x9]
  405c70:	cmp	w10, #0x9
  405c74:	cset	w10, ne  // ne = any
  405c78:	str	w10, [sp, #8]
  405c7c:	ldr	w8, [sp, #8]
  405c80:	tbnz	w8, #0, 405c88 <error@@Base+0x3ecc>
  405c84:	b	405c98 <error@@Base+0x3edc>
  405c88:	ldr	w8, [sp, #40]
  405c8c:	add	w8, w8, #0x1
  405c90:	str	w8, [sp, #40]
  405c94:	b	405c14 <error@@Base+0x3e58>
  405c98:	ldr	x8, [sp, #32]
  405c9c:	ldursw	x9, [x29, #-36]
  405ca0:	add	x0, x8, x9
  405ca4:	ldr	w10, [sp, #40]
  405ca8:	ldur	w11, [x29, #-36]
  405cac:	subs	w1, w10, w11
  405cb0:	bl	4020bc <error@@Base+0x300>
  405cb4:	ldur	x8, [x29, #-24]
  405cb8:	ldr	x8, [x8]
  405cbc:	str	x0, [x8, #8]
  405cc0:	ldur	w8, [x29, #-36]
  405cc4:	add	w8, w8, #0x1
  405cc8:	stur	w8, [x29, #-36]
  405ccc:	b	405b3c <error@@Base+0x3d80>
  405cd0:	stur	wzr, [x29, #-28]
  405cd4:	ldur	x8, [x29, #-8]
  405cd8:	ldursw	x9, [x29, #-32]
  405cdc:	mov	x10, #0x28                  	// #40
  405ce0:	mul	x9, x10, x9
  405ce4:	add	x8, x8, x9
  405ce8:	ldr	x8, [x8]
  405cec:	ldrb	w11, [x8]
  405cf0:	cmp	w11, #0x1f
  405cf4:	b.ne	405dac <error@@Base+0x3ff0>  // b.any
  405cf8:	mov	x0, #0x30                  	// #48
  405cfc:	bl	4084f4 <error@@Base+0x6738>
  405d00:	str	x0, [sp, #24]
  405d04:	ldur	x8, [x29, #-24]
  405d08:	ldr	x8, [x8]
  405d0c:	ldr	x9, [sp, #24]
  405d10:	str	x8, [x9]
  405d14:	ldr	x8, [sp, #24]
  405d18:	mov	x9, xzr
  405d1c:	str	x9, [x8, #8]
  405d20:	ldur	w10, [x29, #-32]
  405d24:	ldr	x8, [sp, #24]
  405d28:	str	w10, [x8, #16]
  405d2c:	ldr	x8, [sp, #24]
  405d30:	str	wzr, [x8, #20]
  405d34:	ldr	x8, [sp, #24]
  405d38:	str	x9, [x8, #24]
  405d3c:	ldr	x8, [sp, #24]
  405d40:	str	x9, [x8, #32]
  405d44:	ldr	x8, [sp, #24]
  405d48:	str	x9, [x8, #40]
  405d4c:	ldur	x8, [x29, #-24]
  405d50:	ldr	x8, [x8]
  405d54:	cbz	x8, 405d68 <error@@Base+0x3fac>
  405d58:	ldur	w8, [x29, #-32]
  405d5c:	ldur	x9, [x29, #-24]
  405d60:	ldr	x9, [x9]
  405d64:	str	w8, [x9, #20]
  405d68:	ldur	x8, [x29, #-24]
  405d6c:	ldr	x8, [x8]
  405d70:	cbz	x8, 405d98 <error@@Base+0x3fdc>
  405d74:	ldur	x8, [x29, #-24]
  405d78:	ldr	x8, [x8]
  405d7c:	ldr	x8, [x8, #40]
  405d80:	cbz	x8, 405d98 <error@@Base+0x3fdc>
  405d84:	ldur	w8, [x29, #-32]
  405d88:	ldur	x9, [x29, #-24]
  405d8c:	ldr	x9, [x9]
  405d90:	ldr	x9, [x9, #40]
  405d94:	str	w8, [x9, #20]
  405d98:	ldr	x8, [sp, #24]
  405d9c:	ldur	x9, [x29, #-24]
  405da0:	str	x8, [x9]
  405da4:	mov	w10, #0x1                   	// #1
  405da8:	stur	w10, [x29, #-28]
  405dac:	ldur	x8, [x29, #-24]
  405db0:	ldr	x8, [x8]
  405db4:	cbz	x8, 405e14 <error@@Base+0x4058>
  405db8:	ldur	x8, [x29, #-8]
  405dbc:	ldursw	x9, [x29, #-32]
  405dc0:	mov	x10, #0x28                  	// #40
  405dc4:	mul	x9, x10, x9
  405dc8:	add	x8, x8, x9
  405dcc:	ldr	x1, [x8]
  405dd0:	adrp	x0, 422000 <error@@Base+0x20244>
  405dd4:	add	x0, x0, #0x1ba
  405dd8:	mov	x2, #0x7                   	// #7
  405ddc:	bl	4018e0 <strncmp@plt>
  405de0:	cbnz	w0, 405e14 <error@@Base+0x4058>
  405de4:	ldur	x8, [x29, #-8]
  405de8:	ldur	w9, [x29, #-32]
  405dec:	add	w9, w9, #0x1
  405df0:	mov	w0, w9
  405df4:	sxtw	x10, w0
  405df8:	mov	x11, #0x28                  	// #40
  405dfc:	mul	x10, x11, x10
  405e00:	add	x8, x8, x10
  405e04:	ldr	x8, [x8]
  405e08:	ldur	x10, [x29, #-24]
  405e0c:	ldr	x10, [x10]
  405e10:	str	x8, [x10, #24]
  405e14:	ldur	x8, [x29, #-24]
  405e18:	ldr	x8, [x8]
  405e1c:	cbz	x8, 405f84 <error@@Base+0x41c8>
  405e20:	ldur	x8, [x29, #-24]
  405e24:	ldr	x8, [x8]
  405e28:	ldr	x8, [x8, #24]
  405e2c:	cbz	x8, 405f84 <error@@Base+0x41c8>
  405e30:	ldur	x8, [x29, #-8]
  405e34:	ldursw	x9, [x29, #-32]
  405e38:	mov	x10, #0x28                  	// #40
  405e3c:	mul	x9, x10, x9
  405e40:	add	x8, x8, x9
  405e44:	ldr	x8, [x8]
  405e48:	ldrb	w11, [x8]
  405e4c:	cmp	w11, #0xa
  405e50:	b.eq	405f84 <error@@Base+0x41c8>  // b.none
  405e54:	ldur	x8, [x29, #-8]
  405e58:	ldursw	x9, [x29, #-32]
  405e5c:	mov	x10, #0x28                  	// #40
  405e60:	mul	x9, x10, x9
  405e64:	add	x8, x8, x9
  405e68:	ldr	x8, [x8]
  405e6c:	ldrb	w11, [x8]
  405e70:	cmp	w11, #0x2a
  405e74:	b.eq	405f84 <error@@Base+0x41c8>  // b.none
  405e78:	ldur	x8, [x29, #-8]
  405e7c:	ldursw	x9, [x29, #-32]
  405e80:	mov	x10, #0x28                  	// #40
  405e84:	mul	x9, x10, x9
  405e88:	add	x8, x8, x9
  405e8c:	ldr	x8, [x8]
  405e90:	ldrb	w11, [x8]
  405e94:	cmp	w11, #0x20
  405e98:	b.eq	405f84 <error@@Base+0x41c8>  // b.none
  405e9c:	ldur	x8, [x29, #-8]
  405ea0:	ldursw	x9, [x29, #-32]
  405ea4:	mov	x10, #0x28                  	// #40
  405ea8:	mul	x9, x10, x9
  405eac:	add	x8, x8, x9
  405eb0:	ldr	x8, [x8]
  405eb4:	ldrb	w11, [x8]
  405eb8:	cmp	w11, #0x9
  405ebc:	b.eq	405f84 <error@@Base+0x41c8>  // b.none
  405ec0:	mov	x0, #0x18                  	// #24
  405ec4:	bl	4084f4 <error@@Base+0x6738>
  405ec8:	str	x0, [sp, #16]
  405ecc:	ldur	w8, [x29, #-32]
  405ed0:	add	w8, w8, #0x1
  405ed4:	ldr	x9, [sp, #16]
  405ed8:	str	w8, [x9, #16]
  405edc:	ldr	x9, [sp, #16]
  405ee0:	mov	x10, xzr
  405ee4:	str	x10, [x9]
  405ee8:	ldr	x9, [sp, #16]
  405eec:	str	wzr, [x9, #20]
  405ef0:	ldur	x9, [x29, #-8]
  405ef4:	ldursw	x10, [x29, #-32]
  405ef8:	mov	x11, #0x28                  	// #40
  405efc:	mul	x10, x11, x10
  405f00:	add	x9, x9, x10
  405f04:	ldr	x0, [x9]
  405f08:	ldur	x9, [x29, #-8]
  405f0c:	ldursw	x10, [x29, #-32]
  405f10:	mul	x10, x11, x10
  405f14:	add	x9, x9, x10
  405f18:	ldr	w1, [x9, #8]
  405f1c:	bl	4020bc <error@@Base+0x300>
  405f20:	ldr	x9, [sp, #16]
  405f24:	str	x0, [x9, #8]
  405f28:	ldur	x9, [x29, #-24]
  405f2c:	ldr	x9, [x9]
  405f30:	ldr	x9, [x9, #32]
  405f34:	cbz	x9, 405f64 <error@@Base+0x41a8>
  405f38:	ldr	x8, [sp, #16]
  405f3c:	ldur	x9, [x29, #-24]
  405f40:	ldr	x9, [x9]
  405f44:	ldr	x9, [x9, #40]
  405f48:	str	x8, [x9]
  405f4c:	ldur	w10, [x29, #-32]
  405f50:	ldur	x8, [x29, #-24]
  405f54:	ldr	x8, [x8]
  405f58:	ldr	x8, [x8, #40]
  405f5c:	str	w10, [x8, #20]
  405f60:	b	405f74 <error@@Base+0x41b8>
  405f64:	ldr	x8, [sp, #16]
  405f68:	ldur	x9, [x29, #-24]
  405f6c:	ldr	x9, [x9]
  405f70:	str	x8, [x9, #32]
  405f74:	ldr	x8, [sp, #16]
  405f78:	ldur	x9, [x29, #-24]
  405f7c:	ldr	x9, [x9]
  405f80:	str	x8, [x9, #40]
  405f84:	ldur	w8, [x29, #-32]
  405f88:	add	w8, w8, #0x1
  405f8c:	stur	w8, [x29, #-32]
  405f90:	b	405b20 <error@@Base+0x3d64>
  405f94:	ldur	x8, [x29, #-24]
  405f98:	ldr	x8, [x8]
  405f9c:	cbz	x8, 405fd4 <error@@Base+0x4218>
  405fa0:	ldur	w8, [x29, #-12]
  405fa4:	ldur	x9, [x29, #-24]
  405fa8:	ldr	x9, [x9]
  405fac:	str	w8, [x9, #20]
  405fb0:	ldur	x9, [x29, #-24]
  405fb4:	ldr	x9, [x9]
  405fb8:	ldr	x9, [x9, #40]
  405fbc:	cbz	x9, 405fd4 <error@@Base+0x4218>
  405fc0:	ldur	w8, [x29, #-12]
  405fc4:	ldur	x9, [x29, #-24]
  405fc8:	ldr	x9, [x9]
  405fcc:	ldr	x9, [x9, #40]
  405fd0:	str	w8, [x9, #20]
  405fd4:	ldp	x29, x30, [sp, #80]
  405fd8:	add	sp, sp, #0x60
  405fdc:	ret
  405fe0:	sub	sp, sp, #0x30
  405fe4:	stp	x29, x30, [sp, #32]
  405fe8:	add	x29, sp, #0x20
  405fec:	stur	x0, [x29, #-8]
  405ff0:	ldur	x0, [x29, #-8]
  405ff4:	bl	408808 <error@@Base+0x6a4c>
  405ff8:	str	x0, [sp, #16]
  405ffc:	ldr	x0, [sp, #16]
  406000:	bl	4017a0 <strlen@plt>
  406004:	str	w0, [sp, #12]
  406008:	ldr	w8, [sp, #12]
  40600c:	cmp	w8, #0x3
  406010:	b.ls	406064 <error@@Base+0x42a8>  // b.plast
  406014:	ldr	x8, [sp, #16]
  406018:	ldr	w9, [sp, #12]
  40601c:	mov	w10, w9
  406020:	add	x8, x8, x10
  406024:	mov	x10, #0xfffffffffffffffd    	// #-3
  406028:	add	x0, x8, x10
  40602c:	adrp	x1, 421000 <error@@Base+0x1f244>
  406030:	add	x1, x1, #0xf5f
  406034:	bl	401a60 <strcmp@plt>
  406038:	cbnz	w0, 406064 <error@@Base+0x42a8>
  40603c:	ldr	w8, [sp, #12]
  406040:	subs	w8, w8, #0x3
  406044:	str	w8, [sp, #12]
  406048:	ldr	x9, [sp, #16]
  40604c:	ldr	w8, [sp, #12]
  406050:	mov	w10, w8
  406054:	add	x9, x9, x10
  406058:	mov	w8, #0x0                   	// #0
  40605c:	strb	w8, [x9]
  406060:	b	4061d0 <error@@Base+0x4414>
  406064:	ldr	w8, [sp, #12]
  406068:	cmp	w8, #0x3
  40606c:	b.ls	4060c0 <error@@Base+0x4304>  // b.plast
  406070:	ldr	x8, [sp, #16]
  406074:	ldr	w9, [sp, #12]
  406078:	mov	w10, w9
  40607c:	add	x8, x8, x10
  406080:	mov	x10, #0xfffffffffffffffd    	// #-3
  406084:	add	x0, x8, x10
  406088:	adrp	x1, 421000 <error@@Base+0x1f244>
  40608c:	add	x1, x1, #0xaee
  406090:	bl	401a60 <strcmp@plt>
  406094:	cbnz	w0, 4060c0 <error@@Base+0x4304>
  406098:	ldr	w8, [sp, #12]
  40609c:	subs	w8, w8, #0x3
  4060a0:	str	w8, [sp, #12]
  4060a4:	ldr	x9, [sp, #16]
  4060a8:	ldr	w8, [sp, #12]
  4060ac:	mov	w10, w8
  4060b0:	add	x9, x9, x10
  4060b4:	mov	w8, #0x0                   	// #0
  4060b8:	strb	w8, [x9]
  4060bc:	b	4061d0 <error@@Base+0x4414>
  4060c0:	ldr	w8, [sp, #12]
  4060c4:	cmp	w8, #0x4
  4060c8:	b.ls	40611c <error@@Base+0x4360>  // b.plast
  4060cc:	ldr	x8, [sp, #16]
  4060d0:	ldr	w9, [sp, #12]
  4060d4:	mov	w10, w9
  4060d8:	add	x8, x8, x10
  4060dc:	mov	x10, #0xfffffffffffffffc    	// #-4
  4060e0:	add	x0, x8, x10
  4060e4:	adrp	x1, 421000 <error@@Base+0x1f244>
  4060e8:	add	x1, x1, #0xaf2
  4060ec:	bl	401a60 <strcmp@plt>
  4060f0:	cbnz	w0, 40611c <error@@Base+0x4360>
  4060f4:	ldr	w8, [sp, #12]
  4060f8:	subs	w8, w8, #0x4
  4060fc:	str	w8, [sp, #12]
  406100:	ldr	x9, [sp, #16]
  406104:	ldr	w8, [sp, #12]
  406108:	mov	w10, w8
  40610c:	add	x9, x9, x10
  406110:	mov	w8, #0x0                   	// #0
  406114:	strb	w8, [x9]
  406118:	b	4061d0 <error@@Base+0x4414>
  40611c:	ldr	w8, [sp, #12]
  406120:	cmp	w8, #0x3
  406124:	b.ls	406178 <error@@Base+0x43bc>  // b.plast
  406128:	ldr	x8, [sp, #16]
  40612c:	ldr	w9, [sp, #12]
  406130:	mov	w10, w9
  406134:	add	x8, x8, x10
  406138:	mov	x10, #0xfffffffffffffffd    	// #-3
  40613c:	add	x0, x8, x10
  406140:	adrp	x1, 421000 <error@@Base+0x1f244>
  406144:	add	x1, x1, #0xaf7
  406148:	bl	401a60 <strcmp@plt>
  40614c:	cbnz	w0, 406178 <error@@Base+0x43bc>
  406150:	ldr	w8, [sp, #12]
  406154:	subs	w8, w8, #0x3
  406158:	str	w8, [sp, #12]
  40615c:	ldr	x9, [sp, #16]
  406160:	ldr	w8, [sp, #12]
  406164:	mov	w10, w8
  406168:	add	x9, x9, x10
  40616c:	mov	w8, #0x0                   	// #0
  406170:	strb	w8, [x9]
  406174:	b	4061d0 <error@@Base+0x4414>
  406178:	ldr	w8, [sp, #12]
  40617c:	cmp	w8, #0x5
  406180:	b.ls	4061d0 <error@@Base+0x4414>  // b.plast
  406184:	ldr	x8, [sp, #16]
  406188:	ldr	w9, [sp, #12]
  40618c:	mov	w10, w9
  406190:	add	x8, x8, x10
  406194:	mov	x10, #0xfffffffffffffffb    	// #-5
  406198:	add	x0, x8, x10
  40619c:	adrp	x1, 421000 <error@@Base+0x1f244>
  4061a0:	add	x1, x1, #0xafb
  4061a4:	bl	401a60 <strcmp@plt>
  4061a8:	cbnz	w0, 4061d0 <error@@Base+0x4414>
  4061ac:	ldr	w8, [sp, #12]
  4061b0:	subs	w8, w8, #0x5
  4061b4:	str	w8, [sp, #12]
  4061b8:	ldr	x9, [sp, #16]
  4061bc:	ldr	w8, [sp, #12]
  4061c0:	mov	w10, w8
  4061c4:	add	x9, x9, x10
  4061c8:	mov	w8, #0x0                   	// #0
  4061cc:	strb	w8, [x9]
  4061d0:	ldr	w8, [sp, #12]
  4061d4:	cmp	w8, #0x5
  4061d8:	b.ls	40622c <error@@Base+0x4470>  // b.plast
  4061dc:	ldr	x8, [sp, #16]
  4061e0:	ldr	w9, [sp, #12]
  4061e4:	mov	w10, w9
  4061e8:	add	x8, x8, x10
  4061ec:	mov	x10, #0xfffffffffffffffb    	// #-5
  4061f0:	add	x0, x8, x10
  4061f4:	adrp	x1, 421000 <error@@Base+0x1f244>
  4061f8:	add	x1, x1, #0xf63
  4061fc:	bl	401a60 <strcmp@plt>
  406200:	cbnz	w0, 40622c <error@@Base+0x4470>
  406204:	ldr	w8, [sp, #12]
  406208:	subs	w8, w8, #0x5
  40620c:	str	w8, [sp, #12]
  406210:	ldr	x9, [sp, #16]
  406214:	ldr	w8, [sp, #12]
  406218:	mov	w10, w8
  40621c:	add	x9, x9, x10
  406220:	mov	w8, #0x0                   	// #0
  406224:	strb	w8, [x9]
  406228:	b	406284 <error@@Base+0x44c8>
  40622c:	ldr	w8, [sp, #12]
  406230:	cmp	w8, #0x4
  406234:	b.ls	406284 <error@@Base+0x44c8>  // b.plast
  406238:	ldr	x8, [sp, #16]
  40623c:	ldr	w9, [sp, #12]
  406240:	mov	w10, w9
  406244:	add	x8, x8, x10
  406248:	mov	x10, #0xfffffffffffffffc    	// #-4
  40624c:	add	x0, x8, x10
  406250:	adrp	x1, 421000 <error@@Base+0x1f244>
  406254:	add	x1, x1, #0xf69
  406258:	bl	401a60 <strcmp@plt>
  40625c:	cbnz	w0, 406284 <error@@Base+0x44c8>
  406260:	ldr	w8, [sp, #12]
  406264:	subs	w8, w8, #0x4
  406268:	str	w8, [sp, #12]
  40626c:	ldr	x9, [sp, #16]
  406270:	ldr	w8, [sp, #12]
  406274:	mov	w10, w8
  406278:	add	x9, x9, x10
  40627c:	mov	w8, #0x0                   	// #0
  406280:	strb	w8, [x9]
  406284:	ldr	x0, [sp, #16]
  406288:	ldp	x29, x30, [sp, #32]
  40628c:	add	sp, sp, #0x30
  406290:	ret
  406294:	sub	sp, sp, #0x70
  406298:	stp	x29, x30, [sp, #96]
  40629c:	add	x29, sp, #0x60
  4062a0:	mov	w8, #0x2e                  	// #46
  4062a4:	stur	x0, [x29, #-8]
  4062a8:	stur	x1, [x29, #-16]
  4062ac:	stur	x2, [x29, #-24]
  4062b0:	stur	x3, [x29, #-32]
  4062b4:	stur	x4, [x29, #-40]
  4062b8:	ldur	x0, [x29, #-8]
  4062bc:	mov	w1, w8
  4062c0:	bl	401ac0 <strchr@plt>
  4062c4:	str	x0, [sp, #40]
  4062c8:	ldr	x8, [sp, #40]
  4062cc:	mov	w9, #0x0                   	// #0
  4062d0:	str	w9, [sp, #12]
  4062d4:	cbz	x8, 40631c <error@@Base+0x4560>
  4062d8:	ldr	x8, [sp, #40]
  4062dc:	ldrb	w9, [x8, #1]
  4062e0:	mov	w10, #0x0                   	// #0
  4062e4:	cmp	w9, #0x20
  4062e8:	str	w10, [sp, #12]
  4062ec:	b.eq	40631c <error@@Base+0x4560>  // b.none
  4062f0:	ldr	x8, [sp, #40]
  4062f4:	ldrb	w9, [x8, #1]
  4062f8:	mov	w10, #0x0                   	// #0
  4062fc:	cmp	w9, #0x9
  406300:	str	w10, [sp, #12]
  406304:	b.eq	40631c <error@@Base+0x4560>  // b.none
  406308:	ldr	x8, [sp, #40]
  40630c:	ldrb	w9, [x8, #1]
  406310:	cmp	w9, #0xa
  406314:	cset	w9, ne  // ne = any
  406318:	str	w9, [sp, #12]
  40631c:	ldr	w8, [sp, #12]
  406320:	tbnz	w8, #0, 406328 <error@@Base+0x456c>
  406324:	b	406340 <error@@Base+0x4584>
  406328:	ldr	x8, [sp, #40]
  40632c:	add	x0, x8, #0x1
  406330:	mov	w1, #0x2e                  	// #46
  406334:	bl	401ac0 <strchr@plt>
  406338:	str	x0, [sp, #40]
  40633c:	b	4062c8 <error@@Base+0x450c>
  406340:	ldr	x8, [sp, #40]
  406344:	cbnz	x8, 406384 <error@@Base+0x45c8>
  406348:	ldur	x0, [x29, #-8]
  40634c:	bl	4017a0 <strlen@plt>
  406350:	str	x0, [sp, #32]
  406354:	ldr	x8, [sp, #32]
  406358:	cbnz	x8, 406360 <error@@Base+0x45a4>
  40635c:	b	4065a0 <error@@Base+0x47e4>
  406360:	ldur	x0, [x29, #-8]
  406364:	bl	401960 <strdup@plt>
  406368:	ldur	x8, [x29, #-16]
  40636c:	str	x0, [x8]
  406370:	ldr	x8, [sp, #32]
  406374:	add	x8, x8, #0x1
  406378:	ldur	x9, [x29, #-24]
  40637c:	str	x8, [x9]
  406380:	b	4065a0 <error@@Base+0x47e4>
  406384:	ldr	x8, [sp, #40]
  406388:	ldur	x9, [x29, #-8]
  40638c:	subs	x8, x8, x9
  406390:	add	x8, x8, #0x1
  406394:	ldur	x9, [x29, #-24]
  406398:	str	x8, [x9]
  40639c:	ldur	x8, [x29, #-24]
  4063a0:	ldr	x8, [x8]
  4063a4:	add	x0, x8, #0x1
  4063a8:	bl	4084f4 <error@@Base+0x6738>
  4063ac:	ldur	x8, [x29, #-16]
  4063b0:	str	x0, [x8]
  4063b4:	ldur	x8, [x29, #-16]
  4063b8:	ldr	x8, [x8]
  4063bc:	mov	w10, #0x0                   	// #0
  4063c0:	strb	w10, [x8]
  4063c4:	ldur	x8, [x29, #-16]
  4063c8:	ldr	x0, [x8]
  4063cc:	ldur	x1, [x29, #-8]
  4063d0:	ldur	x8, [x29, #-24]
  4063d4:	ldr	x2, [x8]
  4063d8:	str	w10, [sp, #8]
  4063dc:	bl	401af0 <strncat@plt>
  4063e0:	ldr	x8, [sp, #40]
  4063e4:	add	x8, x8, #0x1
  4063e8:	str	x8, [sp, #40]
  4063ec:	ldur	x8, [x29, #-8]
  4063f0:	mov	x0, x8
  4063f4:	bl	4017a0 <strlen@plt>
  4063f8:	bl	4084f4 <error@@Base+0x6738>
  4063fc:	ldur	x8, [x29, #-32]
  406400:	str	x0, [x8]
  406404:	ldur	x8, [x29, #-32]
  406408:	ldr	x8, [x8]
  40640c:	ldr	w10, [sp, #8]
  406410:	strb	w10, [x8]
  406414:	ldr	x8, [sp, #40]
  406418:	ldrb	w9, [x8]
  40641c:	cbz	w9, 406574 <error@@Base+0x47b8>
  406420:	bl	401a70 <__ctype_b_loc@plt>
  406424:	ldr	x8, [x0]
  406428:	ldr	x9, [sp, #40]
  40642c:	ldrb	w10, [x9]
  406430:	ldrh	w10, [x8, w10, sxtw #1]
  406434:	and	w10, w10, #0x2000
  406438:	cbz	w10, 40644c <error@@Base+0x4690>
  40643c:	ldr	x8, [sp, #40]
  406440:	add	x8, x8, #0x1
  406444:	str	x8, [sp, #40]
  406448:	b	406420 <error@@Base+0x4664>
  40644c:	ldr	x8, [sp, #40]
  406450:	ldrb	w9, [x8]
  406454:	cbnz	w9, 40645c <error@@Base+0x46a0>
  406458:	b	406414 <error@@Base+0x4658>
  40645c:	ldr	x0, [sp, #40]
  406460:	mov	w1, #0xa                   	// #10
  406464:	bl	401ac0 <strchr@plt>
  406468:	str	x0, [sp, #48]
  40646c:	ldr	x8, [sp, #48]
  406470:	cbz	x8, 406540 <error@@Base+0x4784>
  406474:	ldr	x8, [sp, #48]
  406478:	ldr	x9, [sp, #40]
  40647c:	subs	x8, x8, x9
  406480:	mov	x9, #0x1                   	// #1
  406484:	udiv	x8, x8, x9
  406488:	str	x8, [sp, #24]
  40648c:	ldur	x8, [x29, #-32]
  406490:	ldr	x0, [x8]
  406494:	ldr	x1, [sp, #40]
  406498:	ldr	x2, [sp, #24]
  40649c:	bl	401af0 <strncat@plt>
  4064a0:	ldr	x8, [sp, #48]
  4064a4:	str	x8, [sp, #40]
  4064a8:	ldr	x8, [sp, #40]
  4064ac:	add	x8, x8, #0x1
  4064b0:	str	x8, [sp, #40]
  4064b4:	ldr	x8, [sp, #24]
  4064b8:	cmp	x8, #0x1
  4064bc:	b.ls	40653c <error@@Base+0x4780>  // b.plast
  4064c0:	ldr	x0, [sp, #40]
  4064c4:	bl	4017a0 <strlen@plt>
  4064c8:	cmp	x0, #0x0
  4064cc:	cset	w8, ls  // ls = plast
  4064d0:	tbnz	w8, #0, 40653c <error@@Base+0x4780>
  4064d4:	ldr	x8, [sp, #48]
  4064d8:	mov	x9, #0xffffffffffffffff    	// #-1
  4064dc:	add	x8, x8, x9
  4064e0:	str	x8, [sp, #48]
  4064e4:	ldr	x8, [sp, #48]
  4064e8:	ldrb	w10, [x8]
  4064ec:	cmp	w10, #0x2e
  4064f0:	b.ne	40650c <error@@Base+0x4750>  // b.any
  4064f4:	ldur	x8, [x29, #-32]
  4064f8:	ldr	x0, [x8]
  4064fc:	adrp	x1, 422000 <error@@Base+0x20244>
  406500:	add	x1, x1, #0x1fa
  406504:	bl	401910 <strcat@plt>
  406508:	b	40653c <error@@Base+0x4780>
  40650c:	bl	401a70 <__ctype_b_loc@plt>
  406510:	ldr	x8, [x0]
  406514:	ldr	x9, [sp, #48]
  406518:	ldrb	w10, [x9]
  40651c:	ldrh	w10, [x8, w10, sxtw #1]
  406520:	and	w10, w10, #0x2000
  406524:	cbnz	w10, 40653c <error@@Base+0x4780>
  406528:	ldur	x8, [x29, #-32]
  40652c:	ldr	x0, [x8]
  406530:	adrp	x1, 422000 <error@@Base+0x20244>
  406534:	add	x1, x1, #0x1fb
  406538:	bl	401910 <strcat@plt>
  40653c:	b	406570 <error@@Base+0x47b4>
  406540:	ldr	x0, [sp, #40]
  406544:	bl	4017a0 <strlen@plt>
  406548:	str	x0, [sp, #16]
  40654c:	ldur	x8, [x29, #-32]
  406550:	ldr	x0, [x8]
  406554:	ldr	x1, [sp, #40]
  406558:	ldr	x2, [sp, #16]
  40655c:	bl	401af0 <strncat@plt>
  406560:	ldr	x8, [sp, #16]
  406564:	ldr	x9, [sp, #40]
  406568:	add	x8, x9, x8
  40656c:	str	x8, [sp, #40]
  406570:	b	406414 <error@@Base+0x4658>
  406574:	ldur	x8, [x29, #-32]
  406578:	ldr	x0, [x8]
  40657c:	adrp	x1, 421000 <error@@Base+0x1f244>
  406580:	add	x1, x1, #0xc5b
  406584:	bl	401910 <strcat@plt>
  406588:	ldur	x8, [x29, #-32]
  40658c:	ldr	x8, [x8]
  406590:	mov	x0, x8
  406594:	bl	4017a0 <strlen@plt>
  406598:	ldur	x8, [x29, #-40]
  40659c:	str	x0, [x8]
  4065a0:	ldp	x29, x30, [sp, #96]
  4065a4:	add	sp, sp, #0x70
  4065a8:	ret
  4065ac:	sub	sp, sp, #0x80
  4065b0:	stp	x29, x30, [sp, #112]
  4065b4:	add	x29, sp, #0x70
  4065b8:	stur	x0, [x29, #-8]
  4065bc:	stur	w1, [x29, #-12]
  4065c0:	stur	w2, [x29, #-16]
  4065c4:	stur	w3, [x29, #-20]
  4065c8:	ldur	x8, [x29, #-8]
  4065cc:	stur	x8, [x29, #-32]
  4065d0:	ldur	x8, [x29, #-32]
  4065d4:	cbz	x8, 4067ac <error@@Base+0x49f0>
  4065d8:	mov	w8, #0xffffffff            	// #-1
  4065dc:	stur	w8, [x29, #-36]
  4065e0:	stur	w8, [x29, #-40]
  4065e4:	stur	w8, [x29, #-44]
  4065e8:	add	x1, sp, #0x38
  4065ec:	mov	x9, xzr
  4065f0:	str	x9, [sp, #56]
  4065f4:	add	x3, sp, #0x30
  4065f8:	str	x9, [sp, #48]
  4065fc:	add	x2, sp, #0x28
  406600:	str	xzr, [sp, #40]
  406604:	add	x4, sp, #0x20
  406608:	str	xzr, [sp, #32]
  40660c:	ldur	x9, [x29, #-32]
  406610:	ldr	x0, [x9, #8]
  406614:	str	w8, [sp, #20]
  406618:	bl	406294 <error@@Base+0x44d8>
  40661c:	ldur	x9, [x29, #-32]
  406620:	ldr	x0, [x9, #8]
  406624:	bl	401a90 <free@plt>
  406628:	ldur	w8, [x29, #-12]
  40662c:	ldr	w10, [sp, #20]
  406630:	cmp	w8, w10
  406634:	b.eq	406648 <error@@Base+0x488c>  // b.none
  406638:	ldur	w8, [x29, #-16]
  40663c:	mov	w9, #0xffffffff            	// #-1
  406640:	cmp	w8, w9
  406644:	b.ne	406728 <error@@Base+0x496c>  // b.any
  406648:	ldur	w8, [x29, #-12]
  40664c:	stur	w8, [x29, #-36]
  406650:	ldur	w8, [x29, #-16]
  406654:	stur	w8, [x29, #-40]
  406658:	ldur	x9, [x29, #-32]
  40665c:	ldr	x9, [x9, #24]
  406660:	str	x9, [sp, #24]
  406664:	ldr	x8, [sp, #24]
  406668:	mov	w9, #0x0                   	// #0
  40666c:	str	w9, [sp, #16]
  406670:	cbz	x8, 40668c <error@@Base+0x48d0>
  406674:	ldr	x8, [sp, #24]
  406678:	ldur	x9, [x29, #-32]
  40667c:	ldr	x9, [x9, #32]
  406680:	cmp	x8, x9
  406684:	cset	w10, ne  // ne = any
  406688:	str	w10, [sp, #16]
  40668c:	ldr	w8, [sp, #16]
  406690:	tbnz	w8, #0, 406698 <error@@Base+0x48dc>
  406694:	b	4066f4 <error@@Base+0x4938>
  406698:	ldr	x8, [sp, #24]
  40669c:	ldr	x0, [x8, #8]
  4066a0:	adrp	x1, 422000 <error@@Base+0x20244>
  4066a4:	add	x1, x1, #0x1fd
  4066a8:	bl	401a60 <strcmp@plt>
  4066ac:	cbnz	w0, 4066e4 <error@@Base+0x4928>
  4066b0:	ldur	w8, [x29, #-36]
  4066b4:	mov	w9, #0xffffffff            	// #-1
  4066b8:	cmp	w8, w9
  4066bc:	b.ne	4066c8 <error@@Base+0x490c>  // b.any
  4066c0:	mov	w8, #0x31                  	// #49
  4066c4:	stur	w8, [x29, #-36]
  4066c8:	ldur	w8, [x29, #-40]
  4066cc:	mov	w9, #0xffffffff            	// #-1
  4066d0:	cmp	w8, w9
  4066d4:	b.ne	4066e0 <error@@Base+0x4924>  // b.any
  4066d8:	mov	w8, #0x33                  	// #51
  4066dc:	stur	w8, [x29, #-40]
  4066e0:	b	4066f4 <error@@Base+0x4938>
  4066e4:	ldr	x8, [sp, #24]
  4066e8:	ldr	x8, [x8]
  4066ec:	str	x8, [sp, #24]
  4066f0:	b	406664 <error@@Base+0x48a8>
  4066f4:	ldur	w8, [x29, #-36]
  4066f8:	mov	w9, #0xffffffff            	// #-1
  4066fc:	cmp	w8, w9
  406700:	b.ne	40670c <error@@Base+0x4950>  // b.any
  406704:	mov	w8, #0x21                  	// #33
  406708:	stur	w8, [x29, #-36]
  40670c:	ldur	w8, [x29, #-40]
  406710:	mov	w9, #0xffffffff            	// #-1
  406714:	cmp	w8, w9
  406718:	b.ne	406724 <error@@Base+0x4968>  // b.any
  40671c:	mov	w8, #0x23                  	// #35
  406720:	stur	w8, [x29, #-40]
  406724:	b	406738 <error@@Base+0x497c>
  406728:	ldur	w8, [x29, #-12]
  40672c:	stur	w8, [x29, #-36]
  406730:	ldur	w8, [x29, #-16]
  406734:	stur	w8, [x29, #-40]
  406738:	ldur	w8, [x29, #-20]
  40673c:	mov	w9, #0xffffffff            	// #-1
  406740:	cmp	w8, w9
  406744:	b.ne	406754 <error@@Base+0x4998>  // b.any
  406748:	mov	w8, #0x4f                  	// #79
  40674c:	str	w8, [sp, #12]
  406750:	b	40675c <error@@Base+0x49a0>
  406754:	ldur	w8, [x29, #-20]
  406758:	str	w8, [sp, #12]
  40675c:	ldr	w8, [sp, #12]
  406760:	stur	w8, [x29, #-44]
  406764:	ldr	x0, [sp, #56]
  406768:	ldr	x1, [sp, #40]
  40676c:	ldr	x2, [sp, #48]
  406770:	ldr	x3, [sp, #32]
  406774:	ldur	w4, [x29, #-36]
  406778:	ldur	w5, [x29, #-40]
  40677c:	ldursw	x6, [x29, #-44]
  406780:	ldur	x9, [x29, #-32]
  406784:	add	x7, x9, #0x8
  406788:	ldur	x9, [x29, #-32]
  40678c:	add	x9, x9, #0x10
  406790:	mov	x10, sp
  406794:	str	x9, [x10]
  406798:	bl	4072b0 <error@@Base+0x54f4>
  40679c:	ldur	x8, [x29, #-32]
  4067a0:	ldr	x8, [x8]
  4067a4:	stur	x8, [x29, #-32]
  4067a8:	b	4065d0 <error@@Base+0x4814>
  4067ac:	ldp	x29, x30, [sp, #112]
  4067b0:	add	sp, sp, #0x80
  4067b4:	ret
  4067b8:	sub	sp, sp, #0x30
  4067bc:	str	x0, [sp, #32]
  4067c0:	str	w1, [sp, #28]
  4067c4:	str	x2, [sp, #16]
  4067c8:	str	w3, [sp, #12]
  4067cc:	ldr	w8, [sp, #28]
  4067d0:	ldr	w9, [sp, #12]
  4067d4:	cmp	w8, w9
  4067d8:	b.ge	4067e8 <error@@Base+0x4a2c>  // b.tcont
  4067dc:	ldr	w8, [sp, #28]
  4067e0:	str	w8, [sp]
  4067e4:	b	4067f0 <error@@Base+0x4a34>
  4067e8:	ldr	w8, [sp, #12]
  4067ec:	str	w8, [sp]
  4067f0:	ldr	w8, [sp]
  4067f4:	str	w8, [sp, #8]
  4067f8:	str	wzr, [sp, #4]
  4067fc:	ldr	w8, [sp, #4]
  406800:	ldr	w9, [sp, #8]
  406804:	cmp	w8, w9
  406808:	b.ge	406878 <error@@Base+0x4abc>  // b.tcont
  40680c:	ldr	x8, [sp, #32]
  406810:	ldrsw	x9, [sp, #4]
  406814:	ldrb	w10, [x8, x9]
  406818:	cmp	w10, #0x3a
  40681c:	b.ne	406840 <error@@Base+0x4a84>  // b.any
  406820:	ldr	x8, [sp, #16]
  406824:	ldrsw	x9, [sp, #4]
  406828:	ldrb	w10, [x8, x9]
  40682c:	cmp	w10, #0x3a
  406830:	b.ne	406840 <error@@Base+0x4a84>  // b.any
  406834:	mov	w8, #0x1                   	// #1
  406838:	str	w8, [sp, #44]
  40683c:	b	406880 <error@@Base+0x4ac4>
  406840:	ldr	x8, [sp, #32]
  406844:	ldrsw	x9, [sp, #4]
  406848:	ldrb	w10, [x8, x9]
  40684c:	ldr	x8, [sp, #16]
  406850:	ldrsw	x9, [sp, #4]
  406854:	ldrb	w11, [x8, x9]
  406858:	cmp	w10, w11
  40685c:	b.eq	406868 <error@@Base+0x4aac>  // b.none
  406860:	str	wzr, [sp, #44]
  406864:	b	406880 <error@@Base+0x4ac4>
  406868:	ldr	w8, [sp, #4]
  40686c:	add	w8, w8, #0x1
  406870:	str	w8, [sp, #4]
  406874:	b	4067fc <error@@Base+0x4a40>
  406878:	mov	w8, #0x1                   	// #1
  40687c:	str	w8, [sp, #44]
  406880:	ldr	w0, [sp, #44]
  406884:	add	sp, sp, #0x30
  406888:	ret
  40688c:	sub	sp, sp, #0x30
  406890:	str	x0, [sp, #32]
  406894:	str	w1, [sp, #28]
  406898:	str	x2, [sp, #16]
  40689c:	str	w3, [sp, #12]
  4068a0:	ldr	w8, [sp, #28]
  4068a4:	ldr	w9, [sp, #12]
  4068a8:	cmp	w8, w9
  4068ac:	b.ge	4068bc <error@@Base+0x4b00>  // b.tcont
  4068b0:	ldr	w8, [sp, #28]
  4068b4:	str	w8, [sp]
  4068b8:	b	4068c4 <error@@Base+0x4b08>
  4068bc:	ldr	w8, [sp, #12]
  4068c0:	str	w8, [sp]
  4068c4:	ldr	w8, [sp]
  4068c8:	str	w8, [sp, #8]
  4068cc:	str	wzr, [sp, #4]
  4068d0:	ldr	w8, [sp, #4]
  4068d4:	ldr	w9, [sp, #8]
  4068d8:	cmp	w8, w9
  4068dc:	b.ge	4069a8 <error@@Base+0x4bec>  // b.tcont
  4068e0:	ldr	x8, [sp, #32]
  4068e4:	ldrsw	x9, [sp, #4]
  4068e8:	ldrb	w10, [x8, x9]
  4068ec:	cmp	w10, #0x3a
  4068f0:	b.ne	406914 <error@@Base+0x4b58>  // b.any
  4068f4:	ldr	x8, [sp, #16]
  4068f8:	ldrsw	x9, [sp, #4]
  4068fc:	ldrb	w10, [x8, x9]
  406900:	cmp	w10, #0x3a
  406904:	b.eq	406914 <error@@Base+0x4b58>  // b.none
  406908:	mov	w8, #0x1                   	// #1
  40690c:	str	w8, [sp, #44]
  406910:	b	4069ac <error@@Base+0x4bf0>
  406914:	ldr	x8, [sp, #16]
  406918:	ldrsw	x9, [sp, #4]
  40691c:	ldrb	w10, [x8, x9]
  406920:	cmp	w10, #0x3a
  406924:	b.ne	406944 <error@@Base+0x4b88>  // b.any
  406928:	ldr	x8, [sp, #32]
  40692c:	ldrsw	x9, [sp, #4]
  406930:	ldrb	w10, [x8, x9]
  406934:	cmp	w10, #0x3a
  406938:	b.eq	406944 <error@@Base+0x4b88>  // b.none
  40693c:	str	wzr, [sp, #44]
  406940:	b	4069ac <error@@Base+0x4bf0>
  406944:	ldr	x8, [sp, #32]
  406948:	ldrsw	x9, [sp, #4]
  40694c:	ldrb	w10, [x8, x9]
  406950:	ldr	x8, [sp, #16]
  406954:	ldrsw	x9, [sp, #4]
  406958:	ldrb	w11, [x8, x9]
  40695c:	cmp	w10, w11
  406960:	b.ge	406970 <error@@Base+0x4bb4>  // b.tcont
  406964:	mov	w8, #0x1                   	// #1
  406968:	str	w8, [sp, #44]
  40696c:	b	4069ac <error@@Base+0x4bf0>
  406970:	ldr	x8, [sp, #32]
  406974:	ldrsw	x9, [sp, #4]
  406978:	ldrb	w10, [x8, x9]
  40697c:	ldr	x8, [sp, #16]
  406980:	ldrsw	x9, [sp, #4]
  406984:	ldrb	w11, [x8, x9]
  406988:	cmp	w10, w11
  40698c:	b.le	406998 <error@@Base+0x4bdc>
  406990:	str	wzr, [sp, #44]
  406994:	b	4069ac <error@@Base+0x4bf0>
  406998:	ldr	w8, [sp, #4]
  40699c:	add	w8, w8, #0x1
  4069a0:	str	w8, [sp, #4]
  4069a4:	b	4068d0 <error@@Base+0x4b14>
  4069a8:	str	wzr, [sp, #44]
  4069ac:	ldr	w0, [sp, #44]
  4069b0:	add	sp, sp, #0x30
  4069b4:	ret
  4069b8:	sub	sp, sp, #0x60
  4069bc:	stp	x29, x30, [sp, #80]
  4069c0:	add	x29, sp, #0x50
  4069c4:	stur	x0, [x29, #-8]
  4069c8:	stur	w1, [x29, #-12]
  4069cc:	stur	x2, [x29, #-24]
  4069d0:	stur	w3, [x29, #-28]
  4069d4:	ldur	x8, [x29, #-24]
  4069d8:	ldursw	x9, [x29, #-12]
  4069dc:	mov	x10, #0x28                  	// #40
  4069e0:	mul	x9, x10, x9
  4069e4:	add	x8, x8, x9
  4069e8:	ldr	x8, [x8, #16]
  4069ec:	cbnz	x8, 406a6c <error@@Base+0x4cb0>
  4069f0:	ldursw	x8, [x29, #-28]
  4069f4:	mov	x9, #0x8                   	// #8
  4069f8:	mul	x0, x8, x9
  4069fc:	bl	4084f4 <error@@Base+0x6738>
  406a00:	ldur	x8, [x29, #-24]
  406a04:	ldursw	x9, [x29, #-12]
  406a08:	mov	x10, #0x28                  	// #40
  406a0c:	mul	x9, x10, x9
  406a10:	add	x8, x8, x9
  406a14:	str	x0, [x8, #16]
  406a18:	stur	wzr, [x29, #-32]
  406a1c:	ldur	w8, [x29, #-32]
  406a20:	ldur	w9, [x29, #-28]
  406a24:	cmp	w8, w9
  406a28:	b.ge	406a6c <error@@Base+0x4cb0>  // b.tcont
  406a2c:	ldur	x8, [x29, #-24]
  406a30:	ldursw	x9, [x29, #-12]
  406a34:	mov	x10, #0x28                  	// #40
  406a38:	mul	x9, x10, x9
  406a3c:	add	x8, x8, x9
  406a40:	ldr	x8, [x8, #16]
  406a44:	ldursw	x9, [x29, #-32]
  406a48:	mov	x10, #0x8                   	// #8
  406a4c:	mul	x9, x10, x9
  406a50:	add	x8, x8, x9
  406a54:	mov	x9, xzr
  406a58:	str	x9, [x8]
  406a5c:	ldur	w8, [x29, #-32]
  406a60:	add	w8, w8, #0x1
  406a64:	stur	w8, [x29, #-32]
  406a68:	b	406a1c <error@@Base+0x4c60>
  406a6c:	stur	wzr, [x29, #-32]
  406a70:	ldur	w8, [x29, #-32]
  406a74:	ldur	w9, [x29, #-28]
  406a78:	cmp	w8, w9
  406a7c:	b.ge	406b70 <error@@Base+0x4db4>  // b.tcont
  406a80:	ldur	x8, [x29, #-24]
  406a84:	ldursw	x9, [x29, #-12]
  406a88:	mov	x10, #0x28                  	// #40
  406a8c:	mul	x9, x10, x9
  406a90:	add	x8, x8, x9
  406a94:	ldr	x8, [x8, #16]
  406a98:	ldursw	x9, [x29, #-32]
  406a9c:	mov	x10, #0x8                   	// #8
  406aa0:	mul	x9, x10, x9
  406aa4:	add	x8, x8, x9
  406aa8:	ldr	x8, [x8]
  406aac:	cbz	x8, 406b5c <error@@Base+0x4da0>
  406ab0:	ldur	x8, [x29, #-8]
  406ab4:	mov	x9, #0x8                   	// #8
  406ab8:	ldr	x0, [x8, #8]
  406abc:	ldur	x8, [x29, #-8]
  406ac0:	ldr	x8, [x8, #8]
  406ac4:	str	x0, [sp, #32]
  406ac8:	mov	x0, x8
  406acc:	str	x9, [sp, #24]
  406ad0:	bl	4017a0 <strlen@plt>
  406ad4:	ldur	x8, [x29, #-24]
  406ad8:	ldursw	x9, [x29, #-12]
  406adc:	mov	x10, #0x28                  	// #40
  406ae0:	mul	x9, x10, x9
  406ae4:	add	x8, x8, x9
  406ae8:	ldr	x8, [x8, #16]
  406aec:	ldursw	x9, [x29, #-32]
  406af0:	ldr	x11, [sp, #24]
  406af4:	mul	x9, x11, x9
  406af8:	add	x8, x8, x9
  406afc:	ldr	x8, [x8]
  406b00:	ldr	x2, [x8, #8]
  406b04:	ldur	x8, [x29, #-24]
  406b08:	ldursw	x9, [x29, #-12]
  406b0c:	mul	x9, x10, x9
  406b10:	add	x8, x8, x9
  406b14:	ldr	x8, [x8, #16]
  406b18:	ldursw	x9, [x29, #-32]
  406b1c:	mul	x9, x11, x9
  406b20:	add	x8, x8, x9
  406b24:	ldr	x8, [x8]
  406b28:	ldr	x8, [x8, #8]
  406b2c:	str	w0, [sp, #20]
  406b30:	mov	x0, x8
  406b34:	str	x2, [sp, #8]
  406b38:	bl	4017a0 <strlen@plt>
  406b3c:	ldr	x8, [sp, #32]
  406b40:	str	w0, [sp, #4]
  406b44:	mov	x0, x8
  406b48:	ldr	w1, [sp, #20]
  406b4c:	ldr	x2, [sp, #8]
  406b50:	ldr	w3, [sp, #4]
  406b54:	bl	40688c <error@@Base+0x4ad0>
  406b58:	cbz	w0, 406b60 <error@@Base+0x4da4>
  406b5c:	b	406b70 <error@@Base+0x4db4>
  406b60:	ldur	w8, [x29, #-32]
  406b64:	add	w8, w8, #0x1
  406b68:	stur	w8, [x29, #-32]
  406b6c:	b	406a70 <error@@Base+0x4cb4>
  406b70:	ldur	w8, [x29, #-32]
  406b74:	ldur	w9, [x29, #-28]
  406b78:	cmp	w8, w9
  406b7c:	b.ne	406b84 <error@@Base+0x4dc8>  // b.any
  406b80:	bl	4019d0 <abort@plt>
  406b84:	ldur	x8, [x29, #-24]
  406b88:	ldursw	x9, [x29, #-12]
  406b8c:	mov	x10, #0x28                  	// #40
  406b90:	mul	x9, x10, x9
  406b94:	add	x8, x8, x9
  406b98:	ldr	x8, [x8, #16]
  406b9c:	ldursw	x9, [x29, #-32]
  406ba0:	mov	x10, #0x8                   	// #8
  406ba4:	mul	x9, x10, x9
  406ba8:	add	x8, x8, x9
  406bac:	ldr	x8, [x8]
  406bb0:	cbz	x8, 406c3c <error@@Base+0x4e80>
  406bb4:	ldur	w8, [x29, #-28]
  406bb8:	subs	w8, w8, #0x1
  406bbc:	stur	w8, [x29, #-36]
  406bc0:	ldur	w8, [x29, #-36]
  406bc4:	ldur	w9, [x29, #-32]
  406bc8:	cmp	w8, w9
  406bcc:	b.le	406c3c <error@@Base+0x4e80>
  406bd0:	ldur	x8, [x29, #-24]
  406bd4:	ldursw	x9, [x29, #-12]
  406bd8:	mov	x10, #0x28                  	// #40
  406bdc:	mul	x9, x10, x9
  406be0:	add	x8, x8, x9
  406be4:	ldr	x8, [x8, #16]
  406be8:	ldur	w11, [x29, #-36]
  406bec:	subs	w11, w11, #0x1
  406bf0:	mov	w0, w11
  406bf4:	sxtw	x9, w0
  406bf8:	mov	x12, #0x8                   	// #8
  406bfc:	mul	x9, x12, x9
  406c00:	add	x8, x8, x9
  406c04:	ldr	x8, [x8]
  406c08:	ldur	x9, [x29, #-24]
  406c0c:	ldursw	x13, [x29, #-12]
  406c10:	mul	x10, x10, x13
  406c14:	add	x9, x9, x10
  406c18:	ldr	x9, [x9, #16]
  406c1c:	ldursw	x10, [x29, #-36]
  406c20:	mul	x10, x12, x10
  406c24:	add	x9, x9, x10
  406c28:	str	x8, [x9]
  406c2c:	ldur	w8, [x29, #-36]
  406c30:	subs	w8, w8, #0x1
  406c34:	stur	w8, [x29, #-36]
  406c38:	b	406bc0 <error@@Base+0x4e04>
  406c3c:	ldur	x8, [x29, #-8]
  406c40:	ldur	x9, [x29, #-24]
  406c44:	ldursw	x10, [x29, #-12]
  406c48:	mov	x11, #0x28                  	// #40
  406c4c:	mul	x10, x11, x10
  406c50:	add	x9, x9, x10
  406c54:	ldr	x9, [x9, #16]
  406c58:	ldursw	x10, [x29, #-32]
  406c5c:	mov	x11, #0x8                   	// #8
  406c60:	mul	x10, x11, x10
  406c64:	add	x9, x9, x10
  406c68:	str	x8, [x9]
  406c6c:	ldp	x29, x30, [sp, #80]
  406c70:	add	sp, sp, #0x60
  406c74:	ret
  406c78:	sub	sp, sp, #0xa0
  406c7c:	stp	x29, x30, [sp, #144]
  406c80:	add	x29, sp, #0x90
  406c84:	stur	x0, [x29, #-8]
  406c88:	stur	w1, [x29, #-12]
  406c8c:	stur	x2, [x29, #-24]
  406c90:	stur	w3, [x29, #-28]
  406c94:	stur	x4, [x29, #-40]
  406c98:	stur	x5, [x29, #-48]
  406c9c:	stur	x6, [x29, #-56]
  406ca0:	stur	wzr, [x29, #-60]
  406ca4:	ldur	x8, [x29, #-56]
  406ca8:	cbz	x8, 406cdc <error@@Base+0x4f20>
  406cac:	ldur	x0, [x29, #-56]
  406cb0:	ldur	x2, [x29, #-8]
  406cb4:	adrp	x1, 422000 <error@@Base+0x20244>
  406cb8:	add	x1, x1, #0x212
  406cbc:	bl	401fd4 <error@@Base+0x218>
  406cc0:	str	x0, [sp, #64]
  406cc4:	ldr	x0, [sp, #64]
  406cc8:	adrp	x1, 421000 <error@@Base+0x1f244>
  406ccc:	add	x1, x1, #0xf9b
  406cd0:	bl	4018d0 <popen@plt>
  406cd4:	str	x0, [sp, #72]
  406cd8:	b	406cf0 <error@@Base+0x4f34>
  406cdc:	ldur	x0, [x29, #-8]
  406ce0:	adrp	x1, 421000 <error@@Base+0x1f244>
  406ce4:	add	x1, x1, #0xf9b
  406ce8:	bl	401870 <fopen@plt>
  406cec:	str	x0, [sp, #72]
  406cf0:	ldr	x8, [sp, #72]
  406cf4:	cbnz	x8, 406d08 <error@@Base+0x4f4c>
  406cf8:	ldur	x0, [x29, #-8]
  406cfc:	bl	4017d0 <perror@plt>
  406d00:	mov	w0, #0x1                   	// #1
  406d04:	bl	4017c0 <exit@plt>
  406d08:	stur	wzr, [x29, #-64]
  406d0c:	ldur	w8, [x29, #-64]
  406d10:	ldur	w9, [x29, #-12]
  406d14:	cmp	w8, w9
  406d18:	b.gt	407118 <error@@Base+0x535c>
  406d1c:	ldur	x8, [x29, #-24]
  406d20:	ldursw	x9, [x29, #-64]
  406d24:	mov	x10, #0x28                  	// #40
  406d28:	mul	x9, x10, x9
  406d2c:	add	x8, x8, x9
  406d30:	ldr	x8, [x8, #16]
  406d34:	cbz	x8, 406dd4 <error@@Base+0x5018>
  406d38:	str	wzr, [sp, #60]
  406d3c:	ldr	w8, [sp, #60]
  406d40:	ldur	w9, [x29, #-28]
  406d44:	cmp	w8, w9
  406d48:	b.ge	406dd4 <error@@Base+0x5018>  // b.tcont
  406d4c:	ldur	x8, [x29, #-24]
  406d50:	ldursw	x9, [x29, #-64]
  406d54:	mov	x10, #0x28                  	// #40
  406d58:	mul	x9, x10, x9
  406d5c:	add	x8, x8, x9
  406d60:	ldr	x8, [x8, #16]
  406d64:	ldrsw	x9, [sp, #60]
  406d68:	mov	x10, #0x8                   	// #8
  406d6c:	mul	x9, x10, x9
  406d70:	add	x8, x8, x9
  406d74:	ldr	x8, [x8]
  406d78:	str	x8, [sp, #48]
  406d7c:	ldr	x8, [sp, #48]
  406d80:	cbnz	x8, 406d88 <error@@Base+0x4fcc>
  406d84:	b	406dd4 <error@@Base+0x5018>
  406d88:	ldur	w8, [x29, #-60]
  406d8c:	cmp	w8, #0x1
  406d90:	b.lt	406da8 <error@@Base+0x4fec>  // b.tstop
  406d94:	adrp	x8, 433000 <error@@Base+0x31244>
  406d98:	add	x8, x8, #0x664
  406d9c:	ldr	w9, [x8]
  406da0:	cbnz	w9, 406da8 <error@@Base+0x4fec>
  406da4:	b	406dd4 <error@@Base+0x5018>
  406da8:	ldr	x8, [sp, #48]
  406dac:	ldr	x0, [x8, #8]
  406db0:	ldr	x1, [sp, #72]
  406db4:	bl	4017b0 <fputs@plt>
  406db8:	ldur	w9, [x29, #-60]
  406dbc:	add	w9, w9, #0x1
  406dc0:	stur	w9, [x29, #-60]
  406dc4:	ldr	w8, [sp, #60]
  406dc8:	add	w8, w8, #0x1
  406dcc:	str	w8, [sp, #60]
  406dd0:	b	406d3c <error@@Base+0x4f80>
  406dd4:	ldur	x8, [x29, #-24]
  406dd8:	ldursw	x9, [x29, #-64]
  406ddc:	mov	x10, #0x28                  	// #40
  406de0:	mul	x9, x10, x9
  406de4:	add	x8, x8, x9
  406de8:	ldr	x8, [x8, #24]
  406dec:	cbz	x8, 407094 <error@@Base+0x52d8>
  406df0:	str	wzr, [sp, #20]
  406df4:	ldur	w8, [x29, #-60]
  406df8:	cmp	w8, #0x1
  406dfc:	b.lt	406e14 <error@@Base+0x5058>  // b.tstop
  406e00:	adrp	x8, 433000 <error@@Base+0x31244>
  406e04:	add	x8, x8, #0x664
  406e08:	ldr	w9, [x8]
  406e0c:	cbnz	w9, 406e14 <error@@Base+0x5058>
  406e10:	b	407118 <error@@Base+0x535c>
  406e14:	ldur	x8, [x29, #-24]
  406e18:	ldursw	x9, [x29, #-64]
  406e1c:	mov	x10, #0x28                  	// #40
  406e20:	mul	x9, x10, x9
  406e24:	add	x8, x8, x9
  406e28:	ldr	x0, [x8, #24]
  406e2c:	ldur	x8, [x29, #-24]
  406e30:	ldursw	x9, [x29, #-64]
  406e34:	mul	x9, x10, x9
  406e38:	add	x8, x8, x9
  406e3c:	ldrsw	x1, [x8, #32]
  406e40:	mov	x2, #0x8                   	// #8
  406e44:	adrp	x3, 407000 <error@@Base+0x5244>
  406e48:	add	x3, x3, #0x140
  406e4c:	bl	401830 <qsort@plt>
  406e50:	ldur	x8, [x29, #-40]
  406e54:	str	x8, [sp, #32]
  406e58:	ldr	x8, [sp, #32]
  406e5c:	cbz	x8, 406e7c <error@@Base+0x50c0>
  406e60:	ldr	w8, [sp, #20]
  406e64:	add	w8, w8, #0x1
  406e68:	str	w8, [sp, #20]
  406e6c:	ldr	x8, [sp, #32]
  406e70:	ldr	x8, [x8]
  406e74:	str	x8, [sp, #32]
  406e78:	b	406e58 <error@@Base+0x509c>
  406e7c:	ldrsw	x8, [sp, #20]
  406e80:	mov	x9, #0x8                   	// #8
  406e84:	mul	x0, x8, x9
  406e88:	bl	4084f4 <error@@Base+0x6738>
  406e8c:	str	x0, [sp, #24]
  406e90:	str	wzr, [sp, #60]
  406e94:	ldur	x8, [x29, #-40]
  406e98:	str	x8, [sp, #32]
  406e9c:	ldr	x8, [sp, #32]
  406ea0:	cbz	x8, 406edc <error@@Base+0x5120>
  406ea4:	ldr	x8, [sp, #32]
  406ea8:	ldr	x9, [sp, #24]
  406eac:	ldrsw	x10, [sp, #60]
  406eb0:	mov	w11, w10
  406eb4:	add	w11, w11, #0x1
  406eb8:	str	w11, [sp, #60]
  406ebc:	mov	x12, #0x8                   	// #8
  406ec0:	mul	x10, x12, x10
  406ec4:	add	x9, x9, x10
  406ec8:	str	x8, [x9]
  406ecc:	ldr	x8, [sp, #32]
  406ed0:	ldr	x8, [x8]
  406ed4:	str	x8, [sp, #32]
  406ed8:	b	406e9c <error@@Base+0x50e0>
  406edc:	ldr	x0, [sp, #24]
  406ee0:	ldrsw	x1, [sp, #20]
  406ee4:	mov	x2, #0x8                   	// #8
  406ee8:	adrp	x3, 407000 <error@@Base+0x5244>
  406eec:	add	x3, x3, #0x19c
  406ef0:	bl	401830 <qsort@plt>
  406ef4:	str	wzr, [sp, #60]
  406ef8:	ldr	w8, [sp, #60]
  406efc:	ldur	x9, [x29, #-24]
  406f00:	ldursw	x10, [x29, #-64]
  406f04:	mov	x11, #0x28                  	// #40
  406f08:	mul	x10, x11, x10
  406f0c:	add	x9, x9, x10
  406f10:	ldr	w12, [x9, #32]
  406f14:	cmp	w8, w12
  406f18:	b.ge	407080 <error@@Base+0x52c4>  // b.tcont
  406f1c:	ldur	x8, [x29, #-24]
  406f20:	ldursw	x9, [x29, #-64]
  406f24:	mov	x10, #0x28                  	// #40
  406f28:	mul	x9, x10, x9
  406f2c:	add	x8, x8, x9
  406f30:	ldr	x8, [x8, #24]
  406f34:	ldrsw	x9, [sp, #60]
  406f38:	mov	x10, #0x8                   	// #8
  406f3c:	mul	x9, x10, x9
  406f40:	add	x8, x8, x9
  406f44:	ldr	x8, [x8]
  406f48:	str	x8, [sp, #40]
  406f4c:	ldr	x8, [sp, #40]
  406f50:	ldr	w11, [x8, #16]
  406f54:	cbz	w11, 407070 <error@@Base+0x52b4>
  406f58:	ldr	x1, [sp, #72]
  406f5c:	mov	w8, #0xa                   	// #10
  406f60:	mov	w0, w8
  406f64:	str	w8, [sp, #4]
  406f68:	bl	401810 <putc@plt>
  406f6c:	ldr	x9, [sp, #40]
  406f70:	ldr	x9, [x9, #8]
  406f74:	ldr	x1, [sp, #72]
  406f78:	mov	x0, x9
  406f7c:	bl	4017b0 <fputs@plt>
  406f80:	ldr	x1, [sp, #72]
  406f84:	ldr	w8, [sp, #4]
  406f88:	mov	w0, w8
  406f8c:	bl	401810 <putc@plt>
  406f90:	ldr	x9, [sp, #40]
  406f94:	str	wzr, [x9, #16]
  406f98:	str	wzr, [sp, #16]
  406f9c:	ldr	w8, [sp, #16]
  406fa0:	ldr	w9, [sp, #20]
  406fa4:	cmp	w8, w9
  406fa8:	b.ge	407070 <error@@Base+0x52b4>  // b.tcont
  406fac:	ldr	x8, [sp, #24]
  406fb0:	ldrsw	x9, [sp, #16]
  406fb4:	mov	x10, #0x8                   	// #8
  406fb8:	mul	x9, x10, x9
  406fbc:	add	x8, x8, x9
  406fc0:	ldr	x8, [x8]
  406fc4:	str	x8, [sp, #32]
  406fc8:	ldr	x8, [sp, #32]
  406fcc:	ldr	x8, [x8, #24]
  406fd0:	str	x8, [sp, #8]
  406fd4:	ldr	x8, [sp, #8]
  406fd8:	mov	w9, #0x0                   	// #0
  406fdc:	str	w9, [sp]
  406fe0:	cbz	x8, 406ffc <error@@Base+0x5240>
  406fe4:	ldr	x8, [sp, #8]
  406fe8:	ldr	x9, [sp, #32]
  406fec:	ldr	x9, [x9, #32]
  406ff0:	cmp	x8, x9
  406ff4:	cset	w10, ne  // ne = any
  406ff8:	str	w10, [sp]
  406ffc:	ldr	w8, [sp]
  407000:	tbnz	w8, #0, 407008 <error@@Base+0x524c>
  407004:	b	407034 <error@@Base+0x5278>
  407008:	ldr	x8, [sp, #8]
  40700c:	ldr	x0, [x8, #8]
  407010:	ldr	x8, [sp, #40]
  407014:	ldr	x1, [x8, #8]
  407018:	bl	401a60 <strcmp@plt>
  40701c:	cbnz	w0, 407024 <error@@Base+0x5268>
  407020:	b	407034 <error@@Base+0x5278>
  407024:	ldr	x8, [sp, #8]
  407028:	ldr	x8, [x8]
  40702c:	str	x8, [sp, #8]
  407030:	b	406fd4 <error@@Base+0x5218>
  407034:	ldr	x8, [sp, #8]
  407038:	cbz	x8, 407060 <error@@Base+0x52a4>
  40703c:	ldr	x8, [sp, #8]
  407040:	ldr	x9, [sp, #32]
  407044:	ldr	x9, [x9, #32]
  407048:	cmp	x8, x9
  40704c:	b.eq	407060 <error@@Base+0x52a4>  // b.none
  407050:	ldr	x8, [sp, #32]
  407054:	ldr	x0, [x8, #8]
  407058:	ldr	x1, [sp, #72]
  40705c:	bl	4017b0 <fputs@plt>
  407060:	ldr	w8, [sp, #16]
  407064:	add	w8, w8, #0x1
  407068:	str	w8, [sp, #16]
  40706c:	b	406f9c <error@@Base+0x51e0>
  407070:	ldr	w8, [sp, #60]
  407074:	add	w8, w8, #0x1
  407078:	str	w8, [sp, #60]
  40707c:	b	406ef8 <error@@Base+0x513c>
  407080:	ldur	w8, [x29, #-60]
  407084:	add	w8, w8, #0x1
  407088:	stur	w8, [x29, #-60]
  40708c:	ldr	x0, [sp, #24]
  407090:	bl	401a90 <free@plt>
  407094:	ldur	w8, [x29, #-64]
  407098:	ldur	w9, [x29, #-12]
  40709c:	cmp	w8, w9
  4070a0:	b.ge	407108 <error@@Base+0x534c>  // b.tcont
  4070a4:	ldur	x8, [x29, #-24]
  4070a8:	ldursw	x9, [x29, #-64]
  4070ac:	mov	x10, #0x28                  	// #40
  4070b0:	mul	x9, x10, x9
  4070b4:	add	x8, x8, x9
  4070b8:	ldr	w11, [x8, #36]
  4070bc:	cbnz	w11, 407108 <error@@Base+0x534c>
  4070c0:	ldur	x8, [x29, #-24]
  4070c4:	ldursw	x9, [x29, #-64]
  4070c8:	mov	x10, #0x28                  	// #40
  4070cc:	mul	x9, x10, x9
  4070d0:	add	x8, x8, x9
  4070d4:	ldr	x0, [x8]
  4070d8:	ldur	x8, [x29, #-24]
  4070dc:	ldursw	x9, [x29, #-64]
  4070e0:	mul	x9, x10, x9
  4070e4:	add	x8, x8, x9
  4070e8:	ldrsw	x2, [x8, #8]
  4070ec:	ldr	x3, [sp, #72]
  4070f0:	mov	x1, #0x1                   	// #1
  4070f4:	bl	401ad0 <fwrite@plt>
  4070f8:	ldr	x1, [sp, #72]
  4070fc:	mov	w11, #0xa                   	// #10
  407100:	mov	w0, w11
  407104:	bl	401810 <putc@plt>
  407108:	ldur	w8, [x29, #-64]
  40710c:	add	w8, w8, #0x1
  407110:	stur	w8, [x29, #-64]
  407114:	b	406d0c <error@@Base+0x4f50>
  407118:	ldur	x8, [x29, #-56]
  40711c:	cbz	x8, 40712c <error@@Base+0x5370>
  407120:	ldr	x0, [sp, #72]
  407124:	bl	401b30 <pclose@plt>
  407128:	b	407134 <error@@Base+0x5378>
  40712c:	ldr	x0, [sp, #72]
  407130:	bl	401850 <fclose@plt>
  407134:	ldp	x29, x30, [sp, #144]
  407138:	add	sp, sp, #0xa0
  40713c:	ret
  407140:	sub	sp, sp, #0x40
  407144:	stp	x29, x30, [sp, #48]
  407148:	add	x29, sp, #0x30
  40714c:	stur	x0, [x29, #-8]
  407150:	stur	x1, [x29, #-16]
  407154:	ldur	x8, [x29, #-8]
  407158:	str	x8, [sp, #24]
  40715c:	ldur	x8, [x29, #-16]
  407160:	str	x8, [sp, #16]
  407164:	ldr	x8, [sp, #24]
  407168:	ldr	x8, [x8]
  40716c:	ldr	x8, [x8, #8]
  407170:	str	x8, [sp, #8]
  407174:	ldr	x8, [sp, #16]
  407178:	ldr	x8, [x8]
  40717c:	ldr	x8, [x8, #8]
  407180:	str	x8, [sp]
  407184:	ldr	x0, [sp, #8]
  407188:	ldr	x1, [sp]
  40718c:	bl	401a60 <strcmp@plt>
  407190:	ldp	x29, x30, [sp, #48]
  407194:	add	sp, sp, #0x40
  407198:	ret
  40719c:	sub	sp, sp, #0x80
  4071a0:	stp	x29, x30, [sp, #112]
  4071a4:	add	x29, sp, #0x70
  4071a8:	mov	w8, #0x3a                  	// #58
  4071ac:	stur	x0, [x29, #-8]
  4071b0:	stur	x1, [x29, #-16]
  4071b4:	ldur	x9, [x29, #-8]
  4071b8:	stur	x9, [x29, #-24]
  4071bc:	ldur	x9, [x29, #-16]
  4071c0:	stur	x9, [x29, #-32]
  4071c4:	ldur	x9, [x29, #-24]
  4071c8:	ldr	x9, [x9]
  4071cc:	ldr	x9, [x9, #8]
  4071d0:	stur	x9, [x29, #-40]
  4071d4:	ldur	x9, [x29, #-32]
  4071d8:	ldr	x9, [x9]
  4071dc:	ldr	x9, [x9, #8]
  4071e0:	stur	x9, [x29, #-48]
  4071e4:	ldur	x0, [x29, #-40]
  4071e8:	mov	w1, w8
  4071ec:	str	w8, [sp, #36]
  4071f0:	bl	401ac0 <strchr@plt>
  4071f4:	str	x0, [sp, #56]
  4071f8:	ldur	x0, [x29, #-48]
  4071fc:	ldr	w1, [sp, #36]
  407200:	bl	401ac0 <strchr@plt>
  407204:	str	x0, [sp, #48]
  407208:	ldr	x9, [sp, #56]
  40720c:	cbnz	x9, 407220 <error@@Base+0x5464>
  407210:	ldur	x0, [x29, #-40]
  407214:	bl	4017a0 <strlen@plt>
  407218:	str	w0, [sp, #44]
  40721c:	b	407230 <error@@Base+0x5474>
  407220:	ldr	x8, [sp, #56]
  407224:	ldur	x9, [x29, #-40]
  407228:	subs	x8, x8, x9
  40722c:	str	w8, [sp, #44]
  407230:	ldr	x8, [sp, #48]
  407234:	cbnz	x8, 407248 <error@@Base+0x548c>
  407238:	ldur	x0, [x29, #-48]
  40723c:	bl	4017a0 <strlen@plt>
  407240:	str	w0, [sp, #40]
  407244:	b	407258 <error@@Base+0x549c>
  407248:	ldr	x8, [sp, #48]
  40724c:	ldur	x9, [x29, #-48]
  407250:	subs	x8, x8, x9
  407254:	str	w8, [sp, #40]
  407258:	ldur	x0, [x29, #-40]
  40725c:	ldur	x1, [x29, #-48]
  407260:	ldr	w8, [sp, #44]
  407264:	ldr	w9, [sp, #40]
  407268:	cmp	w8, w9
  40726c:	str	x0, [sp, #24]
  407270:	str	x1, [sp, #16]
  407274:	b.gt	407284 <error@@Base+0x54c8>
  407278:	ldr	w8, [sp, #44]
  40727c:	str	w8, [sp, #12]
  407280:	b	40728c <error@@Base+0x54d0>
  407284:	ldr	w8, [sp, #40]
  407288:	str	w8, [sp, #12]
  40728c:	ldr	w8, [sp, #12]
  407290:	mov	w0, w8
  407294:	sxtw	x2, w0
  407298:	ldr	x0, [sp, #24]
  40729c:	ldr	x1, [sp, #16]
  4072a0:	bl	407cac <error@@Base+0x5ef0>
  4072a4:	ldp	x29, x30, [sp, #112]
  4072a8:	add	sp, sp, #0x80
  4072ac:	ret
  4072b0:	sub	sp, sp, #0xc0
  4072b4:	stp	x29, x30, [sp, #176]
  4072b8:	add	x29, sp, #0xb0
  4072bc:	ldr	x8, [x29, #16]
  4072c0:	adrp	x9, 422000 <error@@Base+0x20244>
  4072c4:	add	x9, x9, #0x1fb
  4072c8:	adrp	x10, 421000 <error@@Base+0x1f244>
  4072cc:	add	x10, x10, #0xc5b
  4072d0:	adrp	x11, 433000 <error@@Base+0x31244>
  4072d4:	add	x11, x11, #0x700
  4072d8:	adrp	x12, 433000 <error@@Base+0x31244>
  4072dc:	add	x12, x12, #0x6f8
  4072e0:	stur	x0, [x29, #-16]
  4072e4:	stur	x1, [x29, #-24]
  4072e8:	stur	x2, [x29, #-32]
  4072ec:	stur	x3, [x29, #-40]
  4072f0:	stur	w4, [x29, #-44]
  4072f4:	stur	w5, [x29, #-48]
  4072f8:	stur	x6, [x29, #-56]
  4072fc:	stur	x7, [x29, #-64]
  407300:	stur	x8, [x29, #-72]
  407304:	str	xzr, [sp, #80]
  407308:	str	xzr, [sp, #72]
  40730c:	ldur	x8, [x29, #-32]
  407310:	str	x9, [sp, #32]
  407314:	str	x10, [sp, #24]
  407318:	str	x11, [sp, #16]
  40731c:	str	x12, [sp, #8]
  407320:	cbz	x8, 40732c <error@@Base+0x5570>
  407324:	ldur	x8, [x29, #-16]
  407328:	cbnz	x8, 407338 <error@@Base+0x557c>
  40732c:	mov	w8, #0x1                   	// #1
  407330:	stur	w8, [x29, #-4]
  407334:	b	4077a8 <error@@Base+0x59ec>
  407338:	ldur	x8, [x29, #-56]
  40733c:	ldur	x9, [x29, #-40]
  407340:	ldur	x10, [x29, #-56]
  407344:	add	x9, x9, x10
  407348:	ldur	x10, [x29, #-56]
  40734c:	ldursw	x11, [x29, #-48]
  407350:	subs	x10, x10, x11
  407354:	udiv	x9, x9, x10
  407358:	ldur	x10, [x29, #-56]
  40735c:	mul	x9, x9, x10
  407360:	mov	x10, #0x2                   	// #2
  407364:	mul	x9, x9, x10
  407368:	mov	x10, #0x1                   	// #1
  40736c:	mul	x9, x9, x10
  407370:	add	x0, x8, x9
  407374:	bl	4084f4 <error@@Base+0x6738>
  407378:	str	x0, [sp, #64]
  40737c:	ldr	x8, [sp, #64]
  407380:	mov	w12, #0x0                   	// #0
  407384:	strb	w12, [x8]
  407388:	ldr	x0, [sp, #64]
  40738c:	ldur	x1, [x29, #-16]
  407390:	ldur	x2, [x29, #-24]
  407394:	bl	401af0 <strncat@plt>
  407398:	ldur	x8, [x29, #-24]
  40739c:	str	x8, [sp, #80]
  4073a0:	ldur	x8, [x29, #-24]
  4073a4:	ldur	w12, [x29, #-44]
  4073a8:	subs	w12, w12, #0x2
  4073ac:	mov	w1, w12
  4073b0:	sxtw	x9, w1
  4073b4:	cmp	x8, x9
  4073b8:	b.ls	407420 <error@@Base+0x5664>  // b.plast
  4073bc:	ldur	x8, [x29, #-40]
  4073c0:	cmp	x8, #0x1
  4073c4:	b.ls	40741c <error@@Base+0x5660>  // b.plast
  4073c8:	ldr	x0, [sp, #64]
  4073cc:	ldr	x1, [sp, #24]
  4073d0:	bl	401910 <strcat@plt>
  4073d4:	str	xzr, [sp, #80]
  4073d8:	stur	wzr, [x29, #-80]
  4073dc:	ldur	w8, [x29, #-80]
  4073e0:	ldur	w9, [x29, #-44]
  4073e4:	subs	w9, w9, #0x1
  4073e8:	cmp	w8, w9
  4073ec:	b.ge	40741c <error@@Base+0x5660>  // b.tcont
  4073f0:	ldr	x0, [sp, #80]
  4073f4:	mov	w1, #0x20                  	// #32
  4073f8:	bl	4077b8 <error@@Base+0x59fc>
  4073fc:	str	x0, [sp, #80]
  407400:	ldr	x0, [sp, #64]
  407404:	ldr	x1, [sp, #32]
  407408:	bl	401910 <strcat@plt>
  40740c:	ldur	w8, [x29, #-80]
  407410:	add	w8, w8, #0x1
  407414:	stur	w8, [x29, #-80]
  407418:	b	4073dc <error@@Base+0x5620>
  40741c:	b	40747c <error@@Base+0x56c0>
  407420:	stur	wzr, [x29, #-80]
  407424:	ldursw	x8, [x29, #-80]
  407428:	ldursw	x9, [x29, #-44]
  40742c:	ldur	x10, [x29, #-24]
  407430:	subs	x9, x9, x10
  407434:	subs	x9, x9, #0x1
  407438:	cmp	x8, x9
  40743c:	b.cs	40747c <error@@Base+0x56c0>  // b.hs, b.nlast
  407440:	ldur	x8, [x29, #-40]
  407444:	cmp	x8, #0x2
  407448:	b.hi	407450 <error@@Base+0x5694>  // b.pmore
  40744c:	b	40747c <error@@Base+0x56c0>
  407450:	ldr	x0, [sp, #80]
  407454:	mov	w1, #0x20                  	// #32
  407458:	bl	4077b8 <error@@Base+0x59fc>
  40745c:	str	x0, [sp, #80]
  407460:	ldr	x0, [sp, #64]
  407464:	ldr	x1, [sp, #32]
  407468:	bl	401910 <strcat@plt>
  40746c:	ldur	w8, [x29, #-80]
  407470:	add	w8, w8, #0x1
  407474:	stur	w8, [x29, #-80]
  407478:	b	407424 <error@@Base+0x5668>
  40747c:	stur	wzr, [x29, #-76]
  407480:	ldursw	x8, [x29, #-76]
  407484:	ldur	x9, [x29, #-40]
  407488:	cmp	x8, x9
  40748c:	b.cs	407750 <error@@Base+0x5994>  // b.hs, b.nlast
  407490:	ldur	x8, [x29, #-40]
  407494:	cmp	x8, #0x2
  407498:	b.hi	4074a0 <error@@Base+0x56e4>  // b.pmore
  40749c:	b	407750 <error@@Base+0x5994>
  4074a0:	ldur	x8, [x29, #-32]
  4074a4:	ldursw	x9, [x29, #-76]
  4074a8:	add	x8, x8, x9
  4074ac:	ldrb	w10, [x8]
  4074b0:	sturb	w10, [x29, #-81]
  4074b4:	ldr	x8, [sp, #72]
  4074b8:	add	x8, x8, #0x1
  4074bc:	ldr	x9, [sp, #16]
  4074c0:	ldr	x11, [x9]
  4074c4:	cmp	x8, x11
  4074c8:	b.cc	4074f8 <error@@Base+0x573c>  // b.lo, b.ul, b.last
  4074cc:	ldr	x8, [sp, #72]
  4074d0:	add	x8, x8, #0x1
  4074d4:	ldr	x9, [sp, #16]
  4074d8:	str	x8, [x9]
  4074dc:	ldr	x8, [sp, #8]
  4074e0:	ldr	x0, [x8]
  4074e4:	ldr	x10, [x9]
  4074e8:	add	x1, x10, #0x1
  4074ec:	bl	408588 <error@@Base+0x67cc>
  4074f0:	ldr	x8, [sp, #8]
  4074f4:	str	x0, [x8]
  4074f8:	ldurb	w8, [x29, #-81]
  4074fc:	cmp	w8, #0xa
  407500:	b.ne	407540 <error@@Base+0x5784>  // b.any
  407504:	ldurb	w8, [x29, #-81]
  407508:	ldr	x9, [sp, #8]
  40750c:	ldr	x10, [x9]
  407510:	ldr	x11, [sp, #72]
  407514:	add	x12, x11, #0x1
  407518:	str	x12, [sp, #72]
  40751c:	add	x10, x10, x11
  407520:	strb	w8, [x10]
  407524:	ldr	x0, [sp, #64]
  407528:	ldr	x1, [x9]
  40752c:	ldr	x2, [sp, #72]
  407530:	bl	401af0 <strncat@plt>
  407534:	str	xzr, [sp, #72]
  407538:	str	xzr, [sp, #80]
  40753c:	b	407740 <error@@Base+0x5984>
  407540:	ldr	x0, [sp, #80]
  407544:	ldurb	w1, [x29, #-81]
  407548:	bl	4077b8 <error@@Base+0x59fc>
  40754c:	str	x0, [sp, #80]
  407550:	ldr	x8, [sp, #80]
  407554:	ldur	x9, [x29, #-56]
  407558:	cmp	x8, x9
  40755c:	b.ls	407720 <error@@Base+0x5964>  // b.plast
  407560:	str	wzr, [sp, #60]
  407564:	ldr	x8, [sp, #72]
  407568:	str	x8, [sp, #48]
  40756c:	ldr	x8, [sp, #48]
  407570:	cbz	x8, 4075c0 <error@@Base+0x5804>
  407574:	ldr	x8, [sp, #48]
  407578:	subs	x8, x8, #0x1
  40757c:	str	x8, [sp, #48]
  407580:	ldr	x8, [sp, #8]
  407584:	ldr	x9, [x8]
  407588:	ldr	x10, [sp, #48]
  40758c:	ldrb	w11, [x9, x10]
  407590:	cmp	w11, #0x20
  407594:	b.eq	4075b0 <error@@Base+0x57f4>  // b.none
  407598:	ldr	x8, [sp, #8]
  40759c:	ldr	x9, [x8]
  4075a0:	ldr	x10, [sp, #48]
  4075a4:	ldrb	w11, [x9, x10]
  4075a8:	cmp	w11, #0x9
  4075ac:	b.ne	4075bc <error@@Base+0x5800>  // b.any
  4075b0:	mov	w8, #0x1                   	// #1
  4075b4:	str	w8, [sp, #60]
  4075b8:	b	4075c0 <error@@Base+0x5804>
  4075bc:	b	40756c <error@@Base+0x57b0>
  4075c0:	ldr	w8, [sp, #60]
  4075c4:	cbz	w8, 4076b8 <error@@Base+0x58fc>
  4075c8:	ldr	x8, [sp, #48]
  4075cc:	add	x8, x8, #0x1
  4075d0:	str	x8, [sp, #48]
  4075d4:	ldr	x0, [sp, #64]
  4075d8:	ldr	x8, [sp, #8]
  4075dc:	ldr	x1, [x8]
  4075e0:	ldr	x2, [sp, #48]
  4075e4:	bl	401af0 <strncat@plt>
  4075e8:	ldr	x8, [sp, #64]
  4075ec:	mov	x0, x8
  4075f0:	ldr	x1, [sp, #24]
  4075f4:	bl	401910 <strcat@plt>
  4075f8:	stur	wzr, [x29, #-80]
  4075fc:	ldur	w8, [x29, #-80]
  407600:	ldur	w9, [x29, #-48]
  407604:	subs	w9, w9, #0x1
  407608:	cmp	w8, w9
  40760c:	b.ge	40763c <error@@Base+0x5880>  // b.tcont
  407610:	ldr	x0, [sp, #80]
  407614:	mov	w1, #0x20                  	// #32
  407618:	bl	4077b8 <error@@Base+0x59fc>
  40761c:	str	x0, [sp, #80]
  407620:	ldr	x0, [sp, #64]
  407624:	ldr	x1, [sp, #32]
  407628:	bl	401910 <strcat@plt>
  40762c:	ldur	w8, [x29, #-80]
  407630:	add	w8, w8, #0x1
  407634:	stur	w8, [x29, #-80]
  407638:	b	4075fc <error@@Base+0x5840>
  40763c:	ldr	x8, [sp, #8]
  407640:	ldr	x0, [x8]
  407644:	ldr	x9, [x8]
  407648:	ldr	x10, [sp, #48]
  40764c:	add	x1, x9, x10
  407650:	ldr	x9, [sp, #72]
  407654:	ldr	x10, [sp, #48]
  407658:	subs	x2, x9, x10
  40765c:	bl	401780 <memmove@plt>
  407660:	ldr	x8, [sp, #48]
  407664:	ldr	x9, [sp, #72]
  407668:	subs	x8, x9, x8
  40766c:	str	x8, [sp, #72]
  407670:	str	xzr, [sp, #40]
  407674:	str	xzr, [sp, #80]
  407678:	ldr	x8, [sp, #40]
  40767c:	ldr	x9, [sp, #72]
  407680:	cmp	x8, x9
  407684:	b.cs	4076b4 <error@@Base+0x58f8>  // b.hs, b.nlast
  407688:	ldr	x0, [sp, #80]
  40768c:	ldr	x8, [sp, #8]
  407690:	ldr	x9, [x8]
  407694:	ldr	x10, [sp, #40]
  407698:	ldrb	w1, [x9, x10]
  40769c:	bl	4077b8 <error@@Base+0x59fc>
  4076a0:	str	x0, [sp, #80]
  4076a4:	ldr	x8, [sp, #40]
  4076a8:	add	x8, x8, #0x1
  4076ac:	str	x8, [sp, #40]
  4076b0:	b	407678 <error@@Base+0x58bc>
  4076b4:	b	407540 <error@@Base+0x5784>
  4076b8:	ldr	x8, [sp, #72]
  4076bc:	cbnz	x8, 4076e4 <error@@Base+0x5928>
  4076c0:	ldurb	w8, [x29, #-81]
  4076c4:	ldr	x9, [sp, #8]
  4076c8:	ldr	x10, [x9]
  4076cc:	ldr	x11, [sp, #72]
  4076d0:	add	x12, x11, #0x1
  4076d4:	str	x12, [sp, #72]
  4076d8:	add	x10, x10, x11
  4076dc:	strb	w8, [x10]
  4076e0:	b	407740 <error@@Base+0x5984>
  4076e4:	ldr	x8, [sp, #8]
  4076e8:	ldr	x9, [x8]
  4076ec:	ldr	x10, [sp, #72]
  4076f0:	add	x11, x10, #0x1
  4076f4:	str	x11, [sp, #72]
  4076f8:	add	x9, x9, x10
  4076fc:	mov	w12, #0xa                   	// #10
  407700:	strb	w12, [x9]
  407704:	ldr	x0, [sp, #64]
  407708:	ldr	x1, [x8]
  40770c:	ldr	x2, [sp, #72]
  407710:	bl	401af0 <strncat@plt>
  407714:	str	xzr, [sp, #72]
  407718:	str	xzr, [sp, #80]
  40771c:	b	407540 <error@@Base+0x5784>
  407720:	ldurb	w8, [x29, #-81]
  407724:	ldr	x9, [sp, #8]
  407728:	ldr	x10, [x9]
  40772c:	ldr	x11, [sp, #72]
  407730:	add	x12, x11, #0x1
  407734:	str	x12, [sp, #72]
  407738:	add	x10, x10, x11
  40773c:	strb	w8, [x10]
  407740:	ldur	w8, [x29, #-76]
  407744:	add	w8, w8, #0x1
  407748:	stur	w8, [x29, #-76]
  40774c:	b	407480 <error@@Base+0x56c4>
  407750:	ldur	x8, [x29, #-40]
  407754:	cmp	x8, #0x2
  407758:	b.hi	407768 <error@@Base+0x59ac>  // b.pmore
  40775c:	ldr	x0, [sp, #64]
  407760:	ldr	x1, [sp, #24]
  407764:	bl	401910 <strcat@plt>
  407768:	ldr	x8, [sp, #72]
  40776c:	cbz	x8, 407784 <error@@Base+0x59c8>
  407770:	ldr	x0, [sp, #64]
  407774:	ldr	x8, [sp, #8]
  407778:	ldr	x1, [x8]
  40777c:	ldr	x2, [sp, #72]
  407780:	bl	401af0 <strncat@plt>
  407784:	ldr	x8, [sp, #64]
  407788:	ldur	x9, [x29, #-64]
  40778c:	str	x8, [x9]
  407790:	ldr	x0, [sp, #64]
  407794:	bl	4017a0 <strlen@plt>
  407798:	ldur	x8, [x29, #-72]
  40779c:	str	x0, [x8]
  4077a0:	mov	w10, #0x1                   	// #1
  4077a4:	stur	w10, [x29, #-4]
  4077a8:	ldur	w0, [x29, #-4]
  4077ac:	ldp	x29, x30, [sp, #176]
  4077b0:	add	sp, sp, #0xc0
  4077b4:	ret
  4077b8:	sub	sp, sp, #0x10
  4077bc:	str	x0, [sp, #8]
  4077c0:	strb	w1, [sp, #7]
  4077c4:	ldrb	w8, [sp, #7]
  4077c8:	cmp	w8, #0x8
  4077cc:	b.ne	4077f0 <error@@Base+0x5a34>  // b.any
  4077d0:	ldr	x8, [sp, #8]
  4077d4:	cmp	x8, #0x0
  4077d8:	cset	w9, ls  // ls = plast
  4077dc:	tbnz	w9, #0, 4077ec <error@@Base+0x5a30>
  4077e0:	ldr	x8, [sp, #8]
  4077e4:	subs	x8, x8, #0x1
  4077e8:	str	x8, [sp, #8]
  4077ec:	b	407844 <error@@Base+0x5a88>
  4077f0:	ldrb	w8, [sp, #7]
  4077f4:	cmp	w8, #0xd
  4077f8:	b.ne	407804 <error@@Base+0x5a48>  // b.any
  4077fc:	str	xzr, [sp, #8]
  407800:	b	407844 <error@@Base+0x5a88>
  407804:	ldrb	w8, [sp, #7]
  407808:	cmp	w8, #0x9
  40780c:	b.ne	407838 <error@@Base+0x5a7c>  // b.any
  407810:	ldr	x8, [sp, #8]
  407814:	mov	x9, #0x8                   	// #8
  407818:	udiv	x10, x8, x9
  40781c:	mul	x10, x10, x9
  407820:	subs	x8, x8, x10
  407824:	subs	x8, x9, x8
  407828:	ldr	x9, [sp, #8]
  40782c:	add	x8, x9, x8
  407830:	str	x8, [sp, #8]
  407834:	b	407844 <error@@Base+0x5a88>
  407838:	ldr	x8, [sp, #8]
  40783c:	add	x8, x8, #0x1
  407840:	str	x8, [sp, #8]
  407844:	ldr	x0, [sp, #8]
  407848:	add	sp, sp, #0x10
  40784c:	ret
  407850:	sub	sp, sp, #0x140
  407854:	stp	x29, x30, [sp, #288]
  407858:	str	x28, [sp, #304]
  40785c:	add	x29, sp, #0x120
  407860:	sub	x8, x29, #0x18
  407864:	str	x0, [x8, #8]
  407868:	str	x1, [x8]
  40786c:	ldr	x9, [x8, #8]
  407870:	ldr	x10, [x8]
  407874:	cmp	x9, x10
  407878:	str	x8, [sp, #96]
  40787c:	b.ne	40788c <error@@Base+0x5ad0>  // b.any
  407880:	ldr	x8, [sp, #96]
  407884:	str	wzr, [x8, #20]
  407888:	b	407c94 <error@@Base+0x5ed8>
  40788c:	bl	401aa0 <__ctype_get_mb_cur_max@plt>
  407890:	cmp	x0, #0x1
  407894:	b.ls	407bb0 <error@@Base+0x5df4>  // b.plast
  407898:	ldr	x8, [sp, #96]
  40789c:	ldr	x9, [x8, #8]
  4078a0:	sub	x10, x29, #0x58
  4078a4:	str	x9, [x10, #16]
  4078a8:	mov	w11, #0x0                   	// #0
  4078ac:	sturb	w11, [x29, #-88]
  4078b0:	stur	xzr, [x10, #4]
  4078b4:	strb	w11, [x10, #12]
  4078b8:	ldr	x9, [x8]
  4078bc:	add	x10, sp, #0x88
  4078c0:	str	x9, [x10, #16]
  4078c4:	strb	w11, [sp, #136]
  4078c8:	stur	xzr, [x10, #4]
  4078cc:	strb	w11, [x10, #12]
  4078d0:	sub	x8, x29, #0x58
  4078d4:	mov	x0, x8
  4078d8:	str	x8, [sp, #88]
  4078dc:	bl	408150 <error@@Base+0x6394>
  4078e0:	ldr	x8, [sp, #88]
  4078e4:	ldrb	w9, [x8, #32]
  4078e8:	mov	w10, #0x0                   	// #0
  4078ec:	str	w10, [sp, #84]
  4078f0:	tbnz	w9, #0, 4078f8 <error@@Base+0x5b3c>
  4078f4:	b	407908 <error@@Base+0x5b4c>
  4078f8:	ldur	w8, [x29, #-52]
  4078fc:	cmp	w8, #0x0
  407900:	cset	w8, eq  // eq = none
  407904:	str	w8, [sp, #84]
  407908:	ldr	w8, [sp, #84]
  40790c:	eor	w8, w8, #0x1
  407910:	mov	w9, #0x0                   	// #0
  407914:	str	w9, [sp, #80]
  407918:	tbnz	w8, #0, 407920 <error@@Base+0x5b64>
  40791c:	b	407964 <error@@Base+0x5ba8>
  407920:	add	x8, sp, #0x88
  407924:	mov	x0, x8
  407928:	str	x8, [sp, #72]
  40792c:	bl	408150 <error@@Base+0x6394>
  407930:	ldr	x8, [sp, #72]
  407934:	ldrb	w9, [x8, #32]
  407938:	mov	w10, #0x0                   	// #0
  40793c:	str	w10, [sp, #68]
  407940:	tbnz	w9, #0, 407948 <error@@Base+0x5b8c>
  407944:	b	407958 <error@@Base+0x5b9c>
  407948:	ldr	w8, [sp, #172]
  40794c:	cmp	w8, #0x0
  407950:	cset	w8, eq  // eq = none
  407954:	str	w8, [sp, #68]
  407958:	ldr	w8, [sp, #68]
  40795c:	eor	w8, w8, #0x1
  407960:	str	w8, [sp, #80]
  407964:	ldr	w8, [sp, #80]
  407968:	tbnz	w8, #0, 407970 <error@@Base+0x5bb4>
  40796c:	b	407af4 <error@@Base+0x5d38>
  407970:	sub	x8, x29, #0x58
  407974:	ldrb	w9, [x8, #32]
  407978:	tbnz	w9, #0, 407980 <error@@Base+0x5bc4>
  40797c:	b	4079cc <error@@Base+0x5c10>
  407980:	add	x8, sp, #0x88
  407984:	ldrb	w9, [x8, #32]
  407988:	tbnz	w9, #0, 407990 <error@@Base+0x5bd4>
  40798c:	b	4079b8 <error@@Base+0x5bfc>
  407990:	ldur	w0, [x29, #-52]
  407994:	bl	401bc0 <towlower@plt>
  407998:	ldr	w8, [sp, #172]
  40799c:	str	w0, [sp, #64]
  4079a0:	mov	w0, w8
  4079a4:	bl	401bc0 <towlower@plt>
  4079a8:	ldr	w8, [sp, #64]
  4079ac:	subs	w9, w8, w0
  4079b0:	str	w9, [sp, #60]
  4079b4:	b	4079c0 <error@@Base+0x5c04>
  4079b8:	mov	w8, #0xffffffff            	// #-1
  4079bc:	str	w8, [sp, #60]
  4079c0:	ldr	w8, [sp, #60]
  4079c4:	str	w8, [sp, #56]
  4079c8:	b	407a9c <error@@Base+0x5ce0>
  4079cc:	add	x8, sp, #0x88
  4079d0:	ldrb	w9, [x8, #32]
  4079d4:	tbnz	w9, #0, 4079dc <error@@Base+0x5c20>
  4079d8:	b	4079e8 <error@@Base+0x5c2c>
  4079dc:	mov	w8, #0x1                   	// #1
  4079e0:	str	w8, [sp, #52]
  4079e4:	b	407a94 <error@@Base+0x5cd8>
  4079e8:	ldur	x8, [x29, #-64]
  4079ec:	ldr	x9, [sp, #160]
  4079f0:	cmp	x8, x9
  4079f4:	b.ne	407a18 <error@@Base+0x5c5c>  // b.any
  4079f8:	sub	x8, x29, #0x58
  4079fc:	ldr	x0, [x8, #16]
  407a00:	add	x8, sp, #0x88
  407a04:	ldr	x1, [x8, #16]
  407a08:	ldur	x2, [x29, #-64]
  407a0c:	bl	401a20 <memcmp@plt>
  407a10:	str	w0, [sp, #48]
  407a14:	b	407a8c <error@@Base+0x5cd0>
  407a18:	ldur	x8, [x29, #-64]
  407a1c:	ldr	x9, [sp, #160]
  407a20:	cmp	x8, x9
  407a24:	b.cs	407a58 <error@@Base+0x5c9c>  // b.hs, b.nlast
  407a28:	sub	x8, x29, #0x58
  407a2c:	ldr	x0, [x8, #16]
  407a30:	add	x8, sp, #0x88
  407a34:	ldr	x1, [x8, #16]
  407a38:	ldur	x2, [x29, #-64]
  407a3c:	bl	401a20 <memcmp@plt>
  407a40:	mov	w9, #0x1                   	// #1
  407a44:	mov	w10, #0xffffffff            	// #-1
  407a48:	cmp	w0, #0x0
  407a4c:	csel	w9, w9, w10, gt
  407a50:	str	w9, [sp, #44]
  407a54:	b	407a84 <error@@Base+0x5cc8>
  407a58:	sub	x8, x29, #0x58
  407a5c:	ldr	x0, [x8, #16]
  407a60:	add	x8, sp, #0x88
  407a64:	ldr	x1, [x8, #16]
  407a68:	ldr	x2, [sp, #160]
  407a6c:	bl	401a20 <memcmp@plt>
  407a70:	mov	w9, #0x1                   	// #1
  407a74:	mov	w10, #0xffffffff            	// #-1
  407a78:	cmp	w0, #0x0
  407a7c:	csel	w9, w9, w10, ge  // ge = tcont
  407a80:	str	w9, [sp, #44]
  407a84:	ldr	w8, [sp, #44]
  407a88:	str	w8, [sp, #48]
  407a8c:	ldr	w8, [sp, #48]
  407a90:	str	w8, [sp, #52]
  407a94:	ldr	w8, [sp, #52]
  407a98:	str	w8, [sp, #56]
  407a9c:	ldr	w8, [sp, #56]
  407aa0:	str	w8, [sp, #132]
  407aa4:	ldr	w8, [sp, #132]
  407aa8:	cbz	w8, 407abc <error@@Base+0x5d00>
  407aac:	ldr	w8, [sp, #132]
  407ab0:	ldr	x9, [sp, #96]
  407ab4:	str	w8, [x9, #20]
  407ab8:	b	407c94 <error@@Base+0x5ed8>
  407abc:	sub	x8, x29, #0x58
  407ac0:	ldur	x9, [x29, #-64]
  407ac4:	ldr	x10, [x8, #16]
  407ac8:	add	x9, x10, x9
  407acc:	str	x9, [x8, #16]
  407ad0:	mov	w11, #0x0                   	// #0
  407ad4:	strb	w11, [x8, #12]
  407ad8:	add	x8, sp, #0x88
  407adc:	ldr	x9, [sp, #160]
  407ae0:	ldr	x10, [x8, #16]
  407ae4:	add	x9, x10, x9
  407ae8:	str	x9, [x8, #16]
  407aec:	strb	w11, [x8, #12]
  407af0:	b	4078d0 <error@@Base+0x5b14>
  407af4:	sub	x8, x29, #0x58
  407af8:	mov	x0, x8
  407afc:	str	x8, [sp, #32]
  407b00:	bl	408150 <error@@Base+0x6394>
  407b04:	ldr	x8, [sp, #32]
  407b08:	ldrb	w9, [x8, #32]
  407b0c:	mov	w10, #0x0                   	// #0
  407b10:	str	w10, [sp, #28]
  407b14:	tbnz	w9, #0, 407b1c <error@@Base+0x5d60>
  407b18:	b	407b2c <error@@Base+0x5d70>
  407b1c:	ldur	w8, [x29, #-52]
  407b20:	cmp	w8, #0x0
  407b24:	cset	w8, eq  // eq = none
  407b28:	str	w8, [sp, #28]
  407b2c:	ldr	w8, [sp, #28]
  407b30:	eor	w8, w8, #0x1
  407b34:	tbnz	w8, #0, 407b3c <error@@Base+0x5d80>
  407b38:	b	407b4c <error@@Base+0x5d90>
  407b3c:	mov	w8, #0x1                   	// #1
  407b40:	ldr	x9, [sp, #96]
  407b44:	str	w8, [x9, #20]
  407b48:	b	407c94 <error@@Base+0x5ed8>
  407b4c:	add	x8, sp, #0x88
  407b50:	mov	x0, x8
  407b54:	str	x8, [sp, #16]
  407b58:	bl	408150 <error@@Base+0x6394>
  407b5c:	ldr	x8, [sp, #16]
  407b60:	ldrb	w9, [x8, #32]
  407b64:	mov	w10, #0x0                   	// #0
  407b68:	str	w10, [sp, #12]
  407b6c:	tbnz	w9, #0, 407b74 <error@@Base+0x5db8>
  407b70:	b	407b84 <error@@Base+0x5dc8>
  407b74:	ldr	w8, [sp, #172]
  407b78:	cmp	w8, #0x0
  407b7c:	cset	w8, eq  // eq = none
  407b80:	str	w8, [sp, #12]
  407b84:	ldr	w8, [sp, #12]
  407b88:	eor	w8, w8, #0x1
  407b8c:	tbnz	w8, #0, 407b94 <error@@Base+0x5dd8>
  407b90:	b	407ba4 <error@@Base+0x5de8>
  407b94:	mov	w8, #0xffffffff            	// #-1
  407b98:	ldr	x9, [sp, #96]
  407b9c:	str	w8, [x9, #20]
  407ba0:	b	407c94 <error@@Base+0x5ed8>
  407ba4:	ldr	x8, [sp, #96]
  407ba8:	str	wzr, [x8, #20]
  407bac:	b	407c94 <error@@Base+0x5ed8>
  407bb0:	ldr	x8, [sp, #96]
  407bb4:	ldr	x9, [x8, #8]
  407bb8:	str	x9, [sp, #120]
  407bbc:	ldr	x9, [x8]
  407bc0:	str	x9, [sp, #112]
  407bc4:	bl	401a70 <__ctype_b_loc@plt>
  407bc8:	ldr	x8, [x0]
  407bcc:	ldr	x9, [sp, #120]
  407bd0:	ldrb	w10, [x9]
  407bd4:	ldrh	w10, [x8, w10, sxtw #1]
  407bd8:	and	w10, w10, #0x100
  407bdc:	cbz	w10, 407bf4 <error@@Base+0x5e38>
  407be0:	ldr	x8, [sp, #120]
  407be4:	ldrb	w0, [x8]
  407be8:	bl	401b90 <tolower@plt>
  407bec:	str	w0, [sp, #8]
  407bf0:	b	407c00 <error@@Base+0x5e44>
  407bf4:	ldr	x8, [sp, #120]
  407bf8:	ldrb	w9, [x8]
  407bfc:	str	w9, [sp, #8]
  407c00:	ldr	w8, [sp, #8]
  407c04:	strb	w8, [sp, #111]
  407c08:	bl	401a70 <__ctype_b_loc@plt>
  407c0c:	ldr	x9, [x0]
  407c10:	ldr	x10, [sp, #112]
  407c14:	ldrb	w8, [x10]
  407c18:	ldrh	w8, [x9, w8, sxtw #1]
  407c1c:	and	w8, w8, #0x100
  407c20:	cbz	w8, 407c38 <error@@Base+0x5e7c>
  407c24:	ldr	x8, [sp, #112]
  407c28:	ldrb	w0, [x8]
  407c2c:	bl	401b90 <tolower@plt>
  407c30:	str	w0, [sp, #4]
  407c34:	b	407c44 <error@@Base+0x5e88>
  407c38:	ldr	x8, [sp, #112]
  407c3c:	ldrb	w9, [x8]
  407c40:	str	w9, [sp, #4]
  407c44:	ldr	w8, [sp, #4]
  407c48:	strb	w8, [sp, #110]
  407c4c:	ldrb	w8, [sp, #111]
  407c50:	cbnz	w8, 407c58 <error@@Base+0x5e9c>
  407c54:	b	407c80 <error@@Base+0x5ec4>
  407c58:	ldr	x8, [sp, #120]
  407c5c:	add	x8, x8, #0x1
  407c60:	str	x8, [sp, #120]
  407c64:	ldr	x8, [sp, #112]
  407c68:	add	x8, x8, #0x1
  407c6c:	str	x8, [sp, #112]
  407c70:	ldrb	w8, [sp, #111]
  407c74:	ldrb	w9, [sp, #110]
  407c78:	cmp	w8, w9
  407c7c:	b.eq	407bc4 <error@@Base+0x5e08>  // b.none
  407c80:	ldrb	w8, [sp, #111]
  407c84:	ldrb	w9, [sp, #110]
  407c88:	subs	w8, w8, w9
  407c8c:	ldr	x10, [sp, #96]
  407c90:	str	w8, [x10, #20]
  407c94:	ldr	x8, [sp, #96]
  407c98:	ldr	w0, [x8, #20]
  407c9c:	ldr	x28, [sp, #304]
  407ca0:	ldp	x29, x30, [sp, #288]
  407ca4:	add	sp, sp, #0x140
  407ca8:	ret
  407cac:	sub	sp, sp, #0x150
  407cb0:	stp	x29, x30, [sp, #304]
  407cb4:	str	x28, [sp, #320]
  407cb8:	add	x29, sp, #0x130
  407cbc:	sub	x8, x29, #0x20
  407cc0:	str	x0, [x8, #16]
  407cc4:	str	x1, [x8, #8]
  407cc8:	str	x2, [x8]
  407ccc:	ldr	x9, [x8, #16]
  407cd0:	ldr	x10, [x8, #8]
  407cd4:	cmp	x9, x10
  407cd8:	str	x8, [sp, #104]
  407cdc:	b.eq	407cec <error@@Base+0x5f30>  // b.none
  407ce0:	ldr	x8, [sp, #104]
  407ce4:	ldr	x9, [x8]
  407ce8:	cbnz	x9, 407cf8 <error@@Base+0x5f3c>
  407cec:	ldr	x8, [sp, #104]
  407cf0:	str	wzr, [x8, #28]
  407cf4:	b	408138 <error@@Base+0x637c>
  407cf8:	bl	401aa0 <__ctype_get_mb_cur_max@plt>
  407cfc:	cmp	x0, #0x1
  407d00:	b.ls	40803c <error@@Base+0x6280>  // b.plast
  407d04:	ldr	x8, [sp, #104]
  407d08:	ldr	x9, [x8, #16]
  407d0c:	sub	x10, x29, #0x60
  407d10:	str	x9, [x10, #16]
  407d14:	mov	w11, #0x0                   	// #0
  407d18:	sturb	w11, [x29, #-96]
  407d1c:	stur	xzr, [x10, #4]
  407d20:	strb	w11, [x10, #12]
  407d24:	ldr	x9, [x8, #8]
  407d28:	add	x10, sp, #0x90
  407d2c:	str	x9, [x10, #16]
  407d30:	strb	w11, [sp, #144]
  407d34:	stur	xzr, [x10, #4]
  407d38:	strb	w11, [x10, #12]
  407d3c:	sub	x8, x29, #0x60
  407d40:	mov	x0, x8
  407d44:	str	x8, [sp, #96]
  407d48:	bl	408150 <error@@Base+0x6394>
  407d4c:	ldr	x8, [sp, #96]
  407d50:	ldrb	w9, [x8, #32]
  407d54:	mov	w10, #0x0                   	// #0
  407d58:	str	w10, [sp, #92]
  407d5c:	tbnz	w9, #0, 407d64 <error@@Base+0x5fa8>
  407d60:	b	407d74 <error@@Base+0x5fb8>
  407d64:	ldur	w8, [x29, #-60]
  407d68:	cmp	w8, #0x0
  407d6c:	cset	w8, eq  // eq = none
  407d70:	str	w8, [sp, #92]
  407d74:	ldr	w8, [sp, #92]
  407d78:	eor	w8, w8, #0x1
  407d7c:	mov	w9, #0x0                   	// #0
  407d80:	str	w9, [sp, #88]
  407d84:	tbnz	w8, #0, 407d8c <error@@Base+0x5fd0>
  407d88:	b	407dd0 <error@@Base+0x6014>
  407d8c:	add	x8, sp, #0x90
  407d90:	mov	x0, x8
  407d94:	str	x8, [sp, #80]
  407d98:	bl	408150 <error@@Base+0x6394>
  407d9c:	ldr	x8, [sp, #80]
  407da0:	ldrb	w9, [x8, #32]
  407da4:	mov	w10, #0x0                   	// #0
  407da8:	str	w10, [sp, #76]
  407dac:	tbnz	w9, #0, 407db4 <error@@Base+0x5ff8>
  407db0:	b	407dc4 <error@@Base+0x6008>
  407db4:	ldr	w8, [sp, #180]
  407db8:	cmp	w8, #0x0
  407dbc:	cset	w8, eq  // eq = none
  407dc0:	str	w8, [sp, #76]
  407dc4:	ldr	w8, [sp, #76]
  407dc8:	eor	w8, w8, #0x1
  407dcc:	str	w8, [sp, #88]
  407dd0:	ldr	w8, [sp, #88]
  407dd4:	tbnz	w8, #0, 407ddc <error@@Base+0x6020>
  407dd8:	b	407f80 <error@@Base+0x61c4>
  407ddc:	sub	x8, x29, #0x60
  407de0:	ldrb	w9, [x8, #32]
  407de4:	tbnz	w9, #0, 407dec <error@@Base+0x6030>
  407de8:	b	407e38 <error@@Base+0x607c>
  407dec:	add	x8, sp, #0x90
  407df0:	ldrb	w9, [x8, #32]
  407df4:	tbnz	w9, #0, 407dfc <error@@Base+0x6040>
  407df8:	b	407e24 <error@@Base+0x6068>
  407dfc:	ldur	w0, [x29, #-60]
  407e00:	bl	401bc0 <towlower@plt>
  407e04:	ldr	w8, [sp, #180]
  407e08:	str	w0, [sp, #72]
  407e0c:	mov	w0, w8
  407e10:	bl	401bc0 <towlower@plt>
  407e14:	ldr	w8, [sp, #72]
  407e18:	subs	w9, w8, w0
  407e1c:	str	w9, [sp, #68]
  407e20:	b	407e2c <error@@Base+0x6070>
  407e24:	mov	w8, #0xffffffff            	// #-1
  407e28:	str	w8, [sp, #68]
  407e2c:	ldr	w8, [sp, #68]
  407e30:	str	w8, [sp, #64]
  407e34:	b	407f08 <error@@Base+0x614c>
  407e38:	add	x8, sp, #0x90
  407e3c:	ldrb	w9, [x8, #32]
  407e40:	tbnz	w9, #0, 407e48 <error@@Base+0x608c>
  407e44:	b	407e54 <error@@Base+0x6098>
  407e48:	mov	w8, #0x1                   	// #1
  407e4c:	str	w8, [sp, #60]
  407e50:	b	407f00 <error@@Base+0x6144>
  407e54:	ldur	x8, [x29, #-72]
  407e58:	ldr	x9, [sp, #168]
  407e5c:	cmp	x8, x9
  407e60:	b.ne	407e84 <error@@Base+0x60c8>  // b.any
  407e64:	sub	x8, x29, #0x60
  407e68:	ldr	x0, [x8, #16]
  407e6c:	add	x8, sp, #0x90
  407e70:	ldr	x1, [x8, #16]
  407e74:	ldur	x2, [x29, #-72]
  407e78:	bl	401a20 <memcmp@plt>
  407e7c:	str	w0, [sp, #56]
  407e80:	b	407ef8 <error@@Base+0x613c>
  407e84:	ldur	x8, [x29, #-72]
  407e88:	ldr	x9, [sp, #168]
  407e8c:	cmp	x8, x9
  407e90:	b.cs	407ec4 <error@@Base+0x6108>  // b.hs, b.nlast
  407e94:	sub	x8, x29, #0x60
  407e98:	ldr	x0, [x8, #16]
  407e9c:	add	x8, sp, #0x90
  407ea0:	ldr	x1, [x8, #16]
  407ea4:	ldur	x2, [x29, #-72]
  407ea8:	bl	401a20 <memcmp@plt>
  407eac:	mov	w9, #0x1                   	// #1
  407eb0:	mov	w10, #0xffffffff            	// #-1
  407eb4:	cmp	w0, #0x0
  407eb8:	csel	w9, w9, w10, gt
  407ebc:	str	w9, [sp, #52]
  407ec0:	b	407ef0 <error@@Base+0x6134>
  407ec4:	sub	x8, x29, #0x60
  407ec8:	ldr	x0, [x8, #16]
  407ecc:	add	x8, sp, #0x90
  407ed0:	ldr	x1, [x8, #16]
  407ed4:	ldr	x2, [sp, #168]
  407ed8:	bl	401a20 <memcmp@plt>
  407edc:	mov	w9, #0x1                   	// #1
  407ee0:	mov	w10, #0xffffffff            	// #-1
  407ee4:	cmp	w0, #0x0
  407ee8:	csel	w9, w9, w10, ge  // ge = tcont
  407eec:	str	w9, [sp, #52]
  407ef0:	ldr	w8, [sp, #52]
  407ef4:	str	w8, [sp, #56]
  407ef8:	ldr	w8, [sp, #56]
  407efc:	str	w8, [sp, #60]
  407f00:	ldr	w8, [sp, #60]
  407f04:	str	w8, [sp, #64]
  407f08:	ldr	w8, [sp, #64]
  407f0c:	str	w8, [sp, #140]
  407f10:	ldr	w8, [sp, #140]
  407f14:	cbz	w8, 407f28 <error@@Base+0x616c>
  407f18:	ldr	w8, [sp, #140]
  407f1c:	ldr	x9, [sp, #104]
  407f20:	str	w8, [x9, #28]
  407f24:	b	408138 <error@@Base+0x637c>
  407f28:	ldr	x8, [sp, #104]
  407f2c:	ldr	x9, [x8]
  407f30:	subs	x9, x9, #0x1
  407f34:	str	x9, [x8]
  407f38:	cbnz	x9, 407f48 <error@@Base+0x618c>
  407f3c:	ldr	x8, [sp, #104]
  407f40:	str	wzr, [x8, #28]
  407f44:	b	408138 <error@@Base+0x637c>
  407f48:	sub	x8, x29, #0x60
  407f4c:	ldur	x9, [x29, #-72]
  407f50:	ldr	x10, [x8, #16]
  407f54:	add	x9, x10, x9
  407f58:	str	x9, [x8, #16]
  407f5c:	mov	w11, #0x0                   	// #0
  407f60:	strb	w11, [x8, #12]
  407f64:	add	x8, sp, #0x90
  407f68:	ldr	x9, [sp, #168]
  407f6c:	ldr	x10, [x8, #16]
  407f70:	add	x9, x10, x9
  407f74:	str	x9, [x8, #16]
  407f78:	strb	w11, [x8, #12]
  407f7c:	b	407d3c <error@@Base+0x5f80>
  407f80:	sub	x8, x29, #0x60
  407f84:	mov	x0, x8
  407f88:	str	x8, [sp, #40]
  407f8c:	bl	408150 <error@@Base+0x6394>
  407f90:	ldr	x8, [sp, #40]
  407f94:	ldrb	w9, [x8, #32]
  407f98:	mov	w10, #0x0                   	// #0
  407f9c:	str	w10, [sp, #36]
  407fa0:	tbnz	w9, #0, 407fa8 <error@@Base+0x61ec>
  407fa4:	b	407fb8 <error@@Base+0x61fc>
  407fa8:	ldur	w8, [x29, #-60]
  407fac:	cmp	w8, #0x0
  407fb0:	cset	w8, eq  // eq = none
  407fb4:	str	w8, [sp, #36]
  407fb8:	ldr	w8, [sp, #36]
  407fbc:	eor	w8, w8, #0x1
  407fc0:	tbnz	w8, #0, 407fc8 <error@@Base+0x620c>
  407fc4:	b	407fd8 <error@@Base+0x621c>
  407fc8:	mov	w8, #0x1                   	// #1
  407fcc:	ldr	x9, [sp, #104]
  407fd0:	str	w8, [x9, #28]
  407fd4:	b	408138 <error@@Base+0x637c>
  407fd8:	add	x8, sp, #0x90
  407fdc:	mov	x0, x8
  407fe0:	str	x8, [sp, #24]
  407fe4:	bl	408150 <error@@Base+0x6394>
  407fe8:	ldr	x8, [sp, #24]
  407fec:	ldrb	w9, [x8, #32]
  407ff0:	mov	w10, #0x0                   	// #0
  407ff4:	str	w10, [sp, #20]
  407ff8:	tbnz	w9, #0, 408000 <error@@Base+0x6244>
  407ffc:	b	408010 <error@@Base+0x6254>
  408000:	ldr	w8, [sp, #180]
  408004:	cmp	w8, #0x0
  408008:	cset	w8, eq  // eq = none
  40800c:	str	w8, [sp, #20]
  408010:	ldr	w8, [sp, #20]
  408014:	eor	w8, w8, #0x1
  408018:	tbnz	w8, #0, 408020 <error@@Base+0x6264>
  40801c:	b	408030 <error@@Base+0x6274>
  408020:	mov	w8, #0xffffffff            	// #-1
  408024:	ldr	x9, [sp, #104]
  408028:	str	w8, [x9, #28]
  40802c:	b	408138 <error@@Base+0x637c>
  408030:	ldr	x8, [sp, #104]
  408034:	str	wzr, [x8, #28]
  408038:	b	408138 <error@@Base+0x637c>
  40803c:	ldr	x8, [sp, #104]
  408040:	ldr	x9, [x8, #16]
  408044:	str	x9, [sp, #128]
  408048:	ldr	x9, [x8, #8]
  40804c:	str	x9, [sp, #120]
  408050:	bl	401a70 <__ctype_b_loc@plt>
  408054:	ldr	x8, [x0]
  408058:	ldr	x9, [sp, #128]
  40805c:	ldrb	w10, [x9]
  408060:	ldrh	w10, [x8, w10, sxtw #1]
  408064:	and	w10, w10, #0x100
  408068:	cbz	w10, 408080 <error@@Base+0x62c4>
  40806c:	ldr	x8, [sp, #128]
  408070:	ldrb	w0, [x8]
  408074:	bl	401b90 <tolower@plt>
  408078:	str	w0, [sp, #16]
  40807c:	b	40808c <error@@Base+0x62d0>
  408080:	ldr	x8, [sp, #128]
  408084:	ldrb	w9, [x8]
  408088:	str	w9, [sp, #16]
  40808c:	ldr	w8, [sp, #16]
  408090:	strb	w8, [sp, #119]
  408094:	bl	401a70 <__ctype_b_loc@plt>
  408098:	ldr	x9, [x0]
  40809c:	ldr	x10, [sp, #120]
  4080a0:	ldrb	w8, [x10]
  4080a4:	ldrh	w8, [x9, w8, sxtw #1]
  4080a8:	and	w8, w8, #0x100
  4080ac:	cbz	w8, 4080c4 <error@@Base+0x6308>
  4080b0:	ldr	x8, [sp, #120]
  4080b4:	ldrb	w0, [x8]
  4080b8:	bl	401b90 <tolower@plt>
  4080bc:	str	w0, [sp, #12]
  4080c0:	b	4080d0 <error@@Base+0x6314>
  4080c4:	ldr	x8, [sp, #120]
  4080c8:	ldrb	w9, [x8]
  4080cc:	str	w9, [sp, #12]
  4080d0:	ldr	w8, [sp, #12]
  4080d4:	strb	w8, [sp, #118]
  4080d8:	ldr	x9, [sp, #104]
  4080dc:	ldr	x10, [x9]
  4080e0:	subs	x10, x10, #0x1
  4080e4:	str	x10, [x9]
  4080e8:	cbz	x10, 408104 <error@@Base+0x6348>
  4080ec:	ldrb	w8, [sp, #119]
  4080f0:	cbz	w8, 408104 <error@@Base+0x6348>
  4080f4:	ldrb	w8, [sp, #119]
  4080f8:	ldrb	w9, [sp, #118]
  4080fc:	cmp	w8, w9
  408100:	b.eq	408108 <error@@Base+0x634c>  // b.none
  408104:	b	408124 <error@@Base+0x6368>
  408108:	ldr	x8, [sp, #128]
  40810c:	add	x8, x8, #0x1
  408110:	str	x8, [sp, #128]
  408114:	ldr	x8, [sp, #120]
  408118:	add	x8, x8, #0x1
  40811c:	str	x8, [sp, #120]
  408120:	b	408050 <error@@Base+0x6294>
  408124:	ldrb	w8, [sp, #119]
  408128:	ldrb	w9, [sp, #118]
  40812c:	subs	w8, w8, w9
  408130:	ldr	x10, [sp, #104]
  408134:	str	w8, [x10, #28]
  408138:	ldr	x8, [sp, #104]
  40813c:	ldr	w0, [x8, #28]
  408140:	ldr	x28, [sp, #320]
  408144:	ldp	x29, x30, [sp, #304]
  408148:	add	sp, sp, #0x150
  40814c:	ret
  408150:	sub	sp, sp, #0x50
  408154:	stp	x29, x30, [sp, #64]
  408158:	add	x29, sp, #0x40
  40815c:	adrp	x8, 422000 <error@@Base+0x20244>
  408160:	add	x8, x8, #0x22b
  408164:	adrp	x9, 422000 <error@@Base+0x20244>
  408168:	add	x9, x9, #0x237
  40816c:	stur	x0, [x29, #-8]
  408170:	ldur	x10, [x29, #-8]
  408174:	ldrb	w11, [x10, #12]
  408178:	stur	x8, [x29, #-16]
  40817c:	stur	x9, [x29, #-24]
  408180:	tbnz	w11, #0, 408188 <error@@Base+0x63cc>
  408184:	b	40818c <error@@Base+0x63d0>
  408188:	b	40838c <error@@Base+0x65d0>
  40818c:	ldur	x8, [x29, #-8]
  408190:	ldrb	w9, [x8]
  408194:	tbnz	w9, #0, 40819c <error@@Base+0x63e0>
  408198:	b	4081a0 <error@@Base+0x63e4>
  40819c:	b	408220 <error@@Base+0x6464>
  4081a0:	ldur	x8, [x29, #-8]
  4081a4:	ldr	x8, [x8, #16]
  4081a8:	ldrb	w0, [x8]
  4081ac:	bl	4208d0 <error@@Base+0x1eb14>
  4081b0:	tbnz	w0, #0, 4081b8 <error@@Base+0x63fc>
  4081b4:	b	4081e8 <error@@Base+0x642c>
  4081b8:	ldur	x8, [x29, #-8]
  4081bc:	mov	x9, #0x1                   	// #1
  4081c0:	str	x9, [x8, #24]
  4081c4:	ldur	x8, [x29, #-8]
  4081c8:	ldr	x8, [x8, #16]
  4081cc:	ldrb	w10, [x8]
  4081d0:	ldur	x8, [x29, #-8]
  4081d4:	str	w10, [x8, #36]
  4081d8:	ldur	x8, [x29, #-8]
  4081dc:	mov	w10, #0x1                   	// #1
  4081e0:	strb	w10, [x8, #32]
  4081e4:	b	408380 <error@@Base+0x65c4>
  4081e8:	ldur	x8, [x29, #-8]
  4081ec:	add	x0, x8, #0x4
  4081f0:	bl	4019e0 <mbsinit@plt>
  4081f4:	cbz	w0, 4081fc <error@@Base+0x6440>
  4081f8:	b	408214 <error@@Base+0x6458>
  4081fc:	adrp	x0, 422000 <error@@Base+0x20244>
  408200:	add	x0, x0, #0x214
  408204:	ldur	x1, [x29, #-16]
  408208:	mov	w2, #0x96                  	// #150
  40820c:	ldur	x3, [x29, #-24]
  408210:	bl	401b70 <__assert_fail@plt>
  408214:	ldur	x8, [x29, #-8]
  408218:	mov	w9, #0x1                   	// #1
  40821c:	strb	w9, [x8]
  408220:	ldur	x8, [x29, #-8]
  408224:	add	x0, x8, #0x24
  408228:	ldur	x8, [x29, #-8]
  40822c:	ldr	x1, [x8, #16]
  408230:	ldur	x8, [x29, #-8]
  408234:	ldr	x8, [x8, #16]
  408238:	str	x0, [sp, #32]
  40823c:	str	x1, [sp, #24]
  408240:	str	x8, [sp, #16]
  408244:	bl	401aa0 <__ctype_get_mb_cur_max@plt>
  408248:	ldr	x8, [sp, #16]
  40824c:	str	x0, [sp, #8]
  408250:	mov	x0, x8
  408254:	ldr	x1, [sp, #8]
  408258:	bl	408444 <error@@Base+0x6688>
  40825c:	ldur	x8, [x29, #-8]
  408260:	add	x3, x8, #0x4
  408264:	ldr	x8, [sp, #32]
  408268:	str	x0, [sp]
  40826c:	mov	x0, x8
  408270:	ldr	x1, [sp, #24]
  408274:	ldr	x2, [sp]
  408278:	bl	4088a0 <error@@Base+0x6ae4>
  40827c:	ldur	x8, [x29, #-8]
  408280:	str	x0, [x8, #24]
  408284:	ldur	x8, [x29, #-8]
  408288:	ldr	x8, [x8, #24]
  40828c:	mov	x9, #0xffffffffffffffff    	// #-1
  408290:	cmp	x8, x9
  408294:	b.ne	4082b4 <error@@Base+0x64f8>  // b.any
  408298:	ldur	x8, [x29, #-8]
  40829c:	mov	x9, #0x1                   	// #1
  4082a0:	str	x9, [x8, #24]
  4082a4:	ldur	x8, [x29, #-8]
  4082a8:	mov	w10, #0x0                   	// #0
  4082ac:	strb	w10, [x8, #32]
  4082b0:	b	408380 <error@@Base+0x65c4>
  4082b4:	ldur	x8, [x29, #-8]
  4082b8:	ldr	x8, [x8, #24]
  4082bc:	mov	x9, #0xfffffffffffffffe    	// #-2
  4082c0:	cmp	x8, x9
  4082c4:	b.ne	4082ec <error@@Base+0x6530>  // b.any
  4082c8:	ldur	x8, [x29, #-8]
  4082cc:	ldr	x0, [x8, #16]
  4082d0:	bl	4017a0 <strlen@plt>
  4082d4:	ldur	x8, [x29, #-8]
  4082d8:	str	x0, [x8, #24]
  4082dc:	ldur	x8, [x29, #-8]
  4082e0:	mov	w9, #0x0                   	// #0
  4082e4:	strb	w9, [x8, #32]
  4082e8:	b	408380 <error@@Base+0x65c4>
  4082ec:	ldur	x8, [x29, #-8]
  4082f0:	ldr	x8, [x8, #24]
  4082f4:	cbnz	x8, 408358 <error@@Base+0x659c>
  4082f8:	ldur	x8, [x29, #-8]
  4082fc:	mov	x9, #0x1                   	// #1
  408300:	str	x9, [x8, #24]
  408304:	ldur	x8, [x29, #-8]
  408308:	ldr	x8, [x8, #16]
  40830c:	ldrb	w10, [x8]
  408310:	cbnz	w10, 408318 <error@@Base+0x655c>
  408314:	b	408330 <error@@Base+0x6574>
  408318:	adrp	x0, 422000 <error@@Base+0x20244>
  40831c:	add	x0, x0, #0x267
  408320:	ldur	x1, [x29, #-16]
  408324:	mov	w2, #0xb2                  	// #178
  408328:	ldur	x3, [x29, #-24]
  40832c:	bl	401b70 <__assert_fail@plt>
  408330:	ldur	x8, [x29, #-8]
  408334:	ldr	w9, [x8, #36]
  408338:	cbnz	w9, 408340 <error@@Base+0x6584>
  40833c:	b	408358 <error@@Base+0x659c>
  408340:	adrp	x0, 422000 <error@@Base+0x20244>
  408344:	add	x0, x0, #0x27e
  408348:	ldur	x1, [x29, #-16]
  40834c:	mov	w2, #0xb3                  	// #179
  408350:	ldur	x3, [x29, #-24]
  408354:	bl	401b70 <__assert_fail@plt>
  408358:	ldur	x8, [x29, #-8]
  40835c:	mov	w9, #0x1                   	// #1
  408360:	strb	w9, [x8, #32]
  408364:	ldur	x8, [x29, #-8]
  408368:	add	x0, x8, #0x4
  40836c:	bl	4019e0 <mbsinit@plt>
  408370:	cbz	w0, 408380 <error@@Base+0x65c4>
  408374:	ldur	x8, [x29, #-8]
  408378:	mov	w9, #0x0                   	// #0
  40837c:	strb	w9, [x8]
  408380:	ldur	x8, [x29, #-8]
  408384:	mov	w9, #0x1                   	// #1
  408388:	strb	w9, [x8, #12]
  40838c:	ldp	x29, x30, [sp, #64]
  408390:	add	sp, sp, #0x50
  408394:	ret
  408398:	sub	sp, sp, #0x10
  40839c:	str	x0, [sp, #8]
  4083a0:	str	x1, [sp]
  4083a4:	ldr	x8, [sp]
  4083a8:	ldr	x9, [sp, #8]
  4083ac:	ldr	x10, [x9, #16]
  4083b0:	add	x8, x10, x8
  4083b4:	str	x8, [x9, #16]
  4083b8:	add	sp, sp, #0x10
  4083bc:	ret
  4083c0:	sub	sp, sp, #0x20
  4083c4:	stp	x29, x30, [sp, #16]
  4083c8:	add	x29, sp, #0x10
  4083cc:	str	x0, [sp, #8]
  4083d0:	str	x1, [sp]
  4083d4:	ldr	x8, [sp]
  4083d8:	ldrb	w9, [x8]
  4083dc:	ldr	x8, [sp, #8]
  4083e0:	mov	w2, w9
  4083e4:	and	w10, w2, #0x1
  4083e8:	strb	w10, [x8]
  4083ec:	tbnz	w9, #0, 4083f4 <error@@Base+0x6638>
  4083f0:	b	408408 <error@@Base+0x664c>
  4083f4:	ldr	x8, [sp, #8]
  4083f8:	ldr	x9, [sp]
  4083fc:	ldur	x9, [x9, #4]
  408400:	stur	x9, [x8, #4]
  408404:	b	408410 <error@@Base+0x6654>
  408408:	ldr	x8, [sp, #8]
  40840c:	stur	xzr, [x8, #4]
  408410:	ldr	x8, [sp]
  408414:	ldrb	w9, [x8, #12]
  408418:	ldr	x8, [sp, #8]
  40841c:	and	w9, w9, #0x1
  408420:	strb	w9, [x8, #12]
  408424:	ldr	x8, [sp, #8]
  408428:	add	x0, x8, #0x10
  40842c:	ldr	x8, [sp]
  408430:	add	x1, x8, #0x10
  408434:	bl	420818 <error@@Base+0x1ea5c>
  408438:	ldp	x29, x30, [sp, #16]
  40843c:	add	sp, sp, #0x20
  408440:	ret
  408444:	sub	sp, sp, #0x30
  408448:	stp	x29, x30, [sp, #32]
  40844c:	add	x29, sp, #0x20
  408450:	mov	w8, wzr
  408454:	str	x0, [sp, #16]
  408458:	str	x1, [sp, #8]
  40845c:	ldr	x0, [sp, #16]
  408460:	ldr	x2, [sp, #8]
  408464:	mov	w1, w8
  408468:	bl	401b00 <memchr@plt>
  40846c:	str	x0, [sp]
  408470:	ldr	x9, [sp]
  408474:	cbz	x9, 408490 <error@@Base+0x66d4>
  408478:	ldr	x8, [sp]
  40847c:	ldr	x9, [sp, #16]
  408480:	subs	x8, x8, x9
  408484:	add	x8, x8, #0x1
  408488:	stur	x8, [x29, #-8]
  40848c:	b	408498 <error@@Base+0x66dc>
  408490:	ldr	x8, [sp, #8]
  408494:	stur	x8, [x29, #-8]
  408498:	ldur	x0, [x29, #-8]
  40849c:	ldp	x29, x30, [sp, #32]
  4084a0:	add	sp, sp, #0x30
  4084a4:	ret
  4084a8:	sub	sp, sp, #0x20
  4084ac:	stp	x29, x30, [sp, #16]
  4084b0:	add	x29, sp, #0x10
  4084b4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4084b8:	str	x0, [sp, #8]
  4084bc:	str	x1, [sp]
  4084c0:	ldr	x9, [sp]
  4084c4:	udiv	x8, x8, x9
  4084c8:	ldr	x9, [sp, #8]
  4084cc:	cmp	x8, x9
  4084d0:	b.cs	4084d8 <error@@Base+0x671c>  // b.hs, b.nlast
  4084d4:	bl	408844 <error@@Base+0x6a88>
  4084d8:	ldr	x8, [sp, #8]
  4084dc:	ldr	x9, [sp]
  4084e0:	mul	x0, x8, x9
  4084e4:	bl	4084f4 <error@@Base+0x6738>
  4084e8:	ldp	x29, x30, [sp, #16]
  4084ec:	add	sp, sp, #0x20
  4084f0:	ret
  4084f4:	sub	sp, sp, #0x20
  4084f8:	stp	x29, x30, [sp, #16]
  4084fc:	add	x29, sp, #0x10
  408500:	str	x0, [sp, #8]
  408504:	ldr	x0, [sp, #8]
  408508:	bl	401890 <malloc@plt>
  40850c:	str	x0, [sp]
  408510:	ldr	x8, [sp]
  408514:	cbnz	x8, 408524 <error@@Base+0x6768>
  408518:	ldr	x8, [sp, #8]
  40851c:	cbz	x8, 408524 <error@@Base+0x6768>
  408520:	bl	408844 <error@@Base+0x6a88>
  408524:	ldr	x0, [sp]
  408528:	ldp	x29, x30, [sp, #16]
  40852c:	add	sp, sp, #0x20
  408530:	ret
  408534:	sub	sp, sp, #0x30
  408538:	stp	x29, x30, [sp, #32]
  40853c:	add	x29, sp, #0x20
  408540:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408544:	stur	x0, [x29, #-8]
  408548:	str	x1, [sp, #16]
  40854c:	str	x2, [sp, #8]
  408550:	ldr	x9, [sp, #8]
  408554:	udiv	x8, x8, x9
  408558:	ldr	x9, [sp, #16]
  40855c:	cmp	x8, x9
  408560:	b.cs	408568 <error@@Base+0x67ac>  // b.hs, b.nlast
  408564:	bl	408844 <error@@Base+0x6a88>
  408568:	ldur	x0, [x29, #-8]
  40856c:	ldr	x8, [sp, #16]
  408570:	ldr	x9, [sp, #8]
  408574:	mul	x1, x8, x9
  408578:	bl	408588 <error@@Base+0x67cc>
  40857c:	ldp	x29, x30, [sp, #32]
  408580:	add	sp, sp, #0x30
  408584:	ret
  408588:	sub	sp, sp, #0x30
  40858c:	stp	x29, x30, [sp, #32]
  408590:	add	x29, sp, #0x20
  408594:	str	x0, [sp, #16]
  408598:	str	x1, [sp, #8]
  40859c:	ldr	x8, [sp, #8]
  4085a0:	cbnz	x8, 4085c0 <error@@Base+0x6804>
  4085a4:	ldr	x8, [sp, #16]
  4085a8:	cbz	x8, 4085c0 <error@@Base+0x6804>
  4085ac:	ldr	x0, [sp, #16]
  4085b0:	bl	401a90 <free@plt>
  4085b4:	mov	x8, xzr
  4085b8:	stur	x8, [x29, #-8]
  4085bc:	b	4085ec <error@@Base+0x6830>
  4085c0:	ldr	x0, [sp, #16]
  4085c4:	ldr	x1, [sp, #8]
  4085c8:	bl	401940 <realloc@plt>
  4085cc:	str	x0, [sp, #16]
  4085d0:	ldr	x8, [sp, #16]
  4085d4:	cbnz	x8, 4085e4 <error@@Base+0x6828>
  4085d8:	ldr	x8, [sp, #8]
  4085dc:	cbz	x8, 4085e4 <error@@Base+0x6828>
  4085e0:	bl	408844 <error@@Base+0x6a88>
  4085e4:	ldr	x8, [sp, #16]
  4085e8:	stur	x8, [x29, #-8]
  4085ec:	ldur	x0, [x29, #-8]
  4085f0:	ldp	x29, x30, [sp, #32]
  4085f4:	add	sp, sp, #0x30
  4085f8:	ret
  4085fc:	sub	sp, sp, #0x30
  408600:	stp	x29, x30, [sp, #32]
  408604:	add	x29, sp, #0x20
  408608:	stur	x0, [x29, #-8]
  40860c:	str	x1, [sp, #16]
  408610:	str	x2, [sp, #8]
  408614:	ldr	x8, [sp, #16]
  408618:	ldr	x8, [x8]
  40861c:	str	x8, [sp]
  408620:	ldur	x8, [x29, #-8]
  408624:	cbnz	x8, 408680 <error@@Base+0x68c4>
  408628:	ldr	x8, [sp]
  40862c:	cbnz	x8, 408660 <error@@Base+0x68a4>
  408630:	ldr	x8, [sp, #8]
  408634:	mov	x9, #0x80                  	// #128
  408638:	udiv	x8, x9, x8
  40863c:	str	x8, [sp]
  408640:	ldr	x8, [sp]
  408644:	cmp	x8, #0x0
  408648:	cset	w10, ne  // ne = any
  40864c:	eor	w10, w10, #0x1
  408650:	and	w10, w10, #0x1
  408654:	ldr	x8, [sp]
  408658:	add	x8, x8, w10, sxtw
  40865c:	str	x8, [sp]
  408660:	ldr	x8, [sp, #8]
  408664:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  408668:	udiv	x8, x9, x8
  40866c:	ldr	x9, [sp]
  408670:	cmp	x8, x9
  408674:	b.cs	40867c <error@@Base+0x68c0>  // b.hs, b.nlast
  408678:	bl	408844 <error@@Base+0x6a88>
  40867c:	b	4086bc <error@@Base+0x6900>
  408680:	ldr	x8, [sp, #8]
  408684:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  408688:	movk	x9, #0x5554
  40868c:	udiv	x8, x9, x8
  408690:	ldr	x9, [sp]
  408694:	cmp	x8, x9
  408698:	b.hi	4086a0 <error@@Base+0x68e4>  // b.pmore
  40869c:	bl	408844 <error@@Base+0x6a88>
  4086a0:	ldr	x8, [sp]
  4086a4:	mov	x9, #0x2                   	// #2
  4086a8:	udiv	x8, x8, x9
  4086ac:	add	x8, x8, #0x1
  4086b0:	ldr	x9, [sp]
  4086b4:	add	x8, x9, x8
  4086b8:	str	x8, [sp]
  4086bc:	ldr	x8, [sp]
  4086c0:	ldr	x9, [sp, #16]
  4086c4:	str	x8, [x9]
  4086c8:	ldur	x0, [x29, #-8]
  4086cc:	ldr	x8, [sp]
  4086d0:	ldr	x9, [sp, #8]
  4086d4:	mul	x1, x8, x9
  4086d8:	bl	408588 <error@@Base+0x67cc>
  4086dc:	ldp	x29, x30, [sp, #32]
  4086e0:	add	sp, sp, #0x30
  4086e4:	ret
  4086e8:	sub	sp, sp, #0x20
  4086ec:	stp	x29, x30, [sp, #16]
  4086f0:	add	x29, sp, #0x10
  4086f4:	str	x0, [sp, #8]
  4086f8:	ldr	x0, [sp, #8]
  4086fc:	bl	4084f4 <error@@Base+0x6738>
  408700:	ldp	x29, x30, [sp, #16]
  408704:	add	sp, sp, #0x20
  408708:	ret
  40870c:	sub	sp, sp, #0x20
  408710:	stp	x29, x30, [sp, #16]
  408714:	add	x29, sp, #0x10
  408718:	mov	x2, #0x1                   	// #1
  40871c:	str	x0, [sp, #8]
  408720:	str	x1, [sp]
  408724:	ldr	x0, [sp, #8]
  408728:	ldr	x1, [sp]
  40872c:	bl	4085fc <error@@Base+0x6840>
  408730:	ldp	x29, x30, [sp, #16]
  408734:	add	sp, sp, #0x20
  408738:	ret
  40873c:	sub	sp, sp, #0x20
  408740:	stp	x29, x30, [sp, #16]
  408744:	add	x29, sp, #0x10
  408748:	str	x0, [sp, #8]
  40874c:	ldr	x0, [sp, #8]
  408750:	bl	4084f4 <error@@Base+0x6738>
  408754:	ldr	x2, [sp, #8]
  408758:	str	x0, [sp]
  40875c:	mov	w8, wzr
  408760:	mov	w1, w8
  408764:	bl	401920 <memset@plt>
  408768:	ldr	x0, [sp]
  40876c:	ldp	x29, x30, [sp, #16]
  408770:	add	sp, sp, #0x20
  408774:	ret
  408778:	sub	sp, sp, #0x30
  40877c:	stp	x29, x30, [sp, #32]
  408780:	add	x29, sp, #0x20
  408784:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408788:	stur	x0, [x29, #-8]
  40878c:	str	x1, [sp, #16]
  408790:	ldr	x9, [sp, #16]
  408794:	udiv	x8, x8, x9
  408798:	ldur	x9, [x29, #-8]
  40879c:	cmp	x8, x9
  4087a0:	b.cc	4087b8 <error@@Base+0x69fc>  // b.lo, b.ul, b.last
  4087a4:	ldur	x0, [x29, #-8]
  4087a8:	ldr	x1, [sp, #16]
  4087ac:	bl	401930 <calloc@plt>
  4087b0:	str	x0, [sp, #8]
  4087b4:	cbnz	x0, 4087bc <error@@Base+0x6a00>
  4087b8:	bl	408844 <error@@Base+0x6a88>
  4087bc:	ldr	x0, [sp, #8]
  4087c0:	ldp	x29, x30, [sp, #32]
  4087c4:	add	sp, sp, #0x30
  4087c8:	ret
  4087cc:	sub	sp, sp, #0x30
  4087d0:	stp	x29, x30, [sp, #32]
  4087d4:	add	x29, sp, #0x20
  4087d8:	stur	x0, [x29, #-8]
  4087dc:	str	x1, [sp, #16]
  4087e0:	ldr	x0, [sp, #16]
  4087e4:	bl	4084f4 <error@@Base+0x6738>
  4087e8:	ldur	x1, [x29, #-8]
  4087ec:	ldr	x2, [sp, #16]
  4087f0:	str	x0, [sp, #8]
  4087f4:	bl	401770 <memcpy@plt>
  4087f8:	ldr	x0, [sp, #8]
  4087fc:	ldp	x29, x30, [sp, #32]
  408800:	add	sp, sp, #0x30
  408804:	ret
  408808:	sub	sp, sp, #0x20
  40880c:	stp	x29, x30, [sp, #16]
  408810:	add	x29, sp, #0x10
  408814:	str	x0, [sp, #8]
  408818:	ldr	x0, [sp, #8]
  40881c:	ldr	x8, [sp, #8]
  408820:	str	x0, [sp]
  408824:	mov	x0, x8
  408828:	bl	4017a0 <strlen@plt>
  40882c:	add	x1, x0, #0x1
  408830:	ldr	x0, [sp]
  408834:	bl	4087cc <error@@Base+0x6a10>
  408838:	ldp	x29, x30, [sp, #16]
  40883c:	add	sp, sp, #0x20
  408840:	ret
  408844:	sub	sp, sp, #0x30
  408848:	stp	x29, x30, [sp, #32]
  40884c:	add	x29, sp, #0x20
  408850:	adrp	x8, 433000 <error@@Base+0x31244>
  408854:	add	x8, x8, #0x6a8
  408858:	adrp	x0, 422000 <error@@Base+0x20244>
  40885c:	add	x0, x0, #0x290
  408860:	mov	w9, wzr
  408864:	adrp	x2, 421000 <error@@Base+0x1f244>
  408868:	add	x2, x2, #0xcb1
  40886c:	ldr	w10, [x8]
  408870:	stur	w9, [x29, #-4]
  408874:	str	x2, [sp, #16]
  408878:	str	w10, [sp, #12]
  40887c:	bl	401bb0 <gettext@plt>
  408880:	ldr	w9, [sp, #12]
  408884:	str	x0, [sp]
  408888:	mov	w0, w9
  40888c:	ldur	w1, [x29, #-4]
  408890:	ldr	x2, [sp, #16]
  408894:	ldr	x3, [sp]
  408898:	bl	401dbc <error@@Base>
  40889c:	bl	4019d0 <abort@plt>
  4088a0:	sub	sp, sp, #0x50
  4088a4:	stp	x29, x30, [sp, #64]
  4088a8:	add	x29, sp, #0x40
  4088ac:	stur	x0, [x29, #-16]
  4088b0:	stur	x1, [x29, #-24]
  4088b4:	str	x2, [sp, #32]
  4088b8:	str	x3, [sp, #24]
  4088bc:	ldur	x8, [x29, #-16]
  4088c0:	cbnz	x8, 4088cc <error@@Base+0x6b10>
  4088c4:	add	x8, sp, #0xc
  4088c8:	stur	x8, [x29, #-16]
  4088cc:	ldur	x0, [x29, #-16]
  4088d0:	ldur	x1, [x29, #-24]
  4088d4:	ldr	x2, [sp, #32]
  4088d8:	ldr	x3, [sp, #24]
  4088dc:	bl	401760 <mbrtowc@plt>
  4088e0:	str	x0, [sp, #16]
  4088e4:	ldr	x8, [sp, #16]
  4088e8:	mov	x9, #0xfffffffffffffffe    	// #-2
  4088ec:	cmp	x9, x8
  4088f0:	b.hi	408930 <error@@Base+0x6b74>  // b.pmore
  4088f4:	ldr	x8, [sp, #32]
  4088f8:	cbz	x8, 408930 <error@@Base+0x6b74>
  4088fc:	mov	w8, wzr
  408900:	mov	w0, w8
  408904:	bl	420738 <error@@Base+0x1e97c>
  408908:	tbnz	w0, #0, 408930 <error@@Base+0x6b74>
  40890c:	ldur	x8, [x29, #-24]
  408910:	ldrb	w9, [x8]
  408914:	strb	w9, [sp, #11]
  408918:	ldrb	w9, [sp, #11]
  40891c:	ldur	x8, [x29, #-16]
  408920:	str	w9, [x8]
  408924:	mov	x8, #0x1                   	// #1
  408928:	stur	x8, [x29, #-8]
  40892c:	b	408938 <error@@Base+0x6b7c>
  408930:	ldr	x8, [sp, #16]
  408934:	stur	x8, [x29, #-8]
  408938:	ldur	x0, [x29, #-8]
  40893c:	ldp	x29, x30, [sp, #64]
  408940:	add	sp, sp, #0x50
  408944:	ret
  408948:	sub	sp, sp, #0x40
  40894c:	stp	x29, x30, [sp, #48]
  408950:	add	x29, sp, #0x30
  408954:	adrp	x8, 433000 <error@@Base+0x31244>
  408958:	add	x8, x8, #0x708
  40895c:	stur	x0, [x29, #-16]
  408960:	str	x1, [sp, #24]
  408964:	str	x2, [sp, #16]
  408968:	ldr	x9, [x8]
  40896c:	tst	x9, #0x2000000
  408970:	cset	w10, ne  // ne = any
  408974:	mov	w11, #0x1                   	// #1
  408978:	eor	w10, w10, #0x1
  40897c:	eor	w10, w10, w11
  408980:	and	w10, w10, #0x1
  408984:	ldr	x9, [sp, #16]
  408988:	ldrb	w12, [x9, #56]
  40898c:	and	w10, w10, w11
  408990:	lsl	w10, w10, #4
  408994:	and	w11, w12, #0xffffffef
  408998:	orr	w10, w11, w10
  40899c:	strb	w10, [x9, #56]
  4089a0:	ldr	x9, [sp, #16]
  4089a4:	ldrb	w10, [x9, #56]
  4089a8:	and	w10, w10, #0x7f
  4089ac:	orr	w10, w10, #0xffffff80
  4089b0:	strb	w10, [x9, #56]
  4089b4:	ldr	x0, [sp, #16]
  4089b8:	ldur	x1, [x29, #-16]
  4089bc:	ldr	x2, [sp, #24]
  4089c0:	ldr	x3, [x8]
  4089c4:	bl	408a14 <error@@Base+0x6c58>
  4089c8:	str	w0, [sp, #12]
  4089cc:	ldr	w10, [sp, #12]
  4089d0:	cbnz	w10, 4089e0 <error@@Base+0x6c24>
  4089d4:	mov	x8, xzr
  4089d8:	stur	x8, [x29, #-8]
  4089dc:	b	408a04 <error@@Base+0x6c48>
  4089e0:	ldrsw	x8, [sp, #12]
  4089e4:	adrp	x9, 422000 <error@@Base+0x20244>
  4089e8:	add	x9, x9, #0x898
  4089ec:	ldr	x8, [x9, x8, lsl #3]
  4089f0:	adrp	x9, 422000 <error@@Base+0x20244>
  4089f4:	add	x9, x9, #0x714
  4089f8:	add	x0, x9, x8
  4089fc:	bl	401bb0 <gettext@plt>
  408a00:	stur	x0, [x29, #-8]
  408a04:	ldur	x0, [x29, #-8]
  408a08:	ldp	x29, x30, [sp, #48]
  408a0c:	add	sp, sp, #0x40
  408a10:	ret
  408a14:	sub	sp, sp, #0xf0
  408a18:	stp	x29, x30, [sp, #224]
  408a1c:	add	x29, sp, #0xe0
  408a20:	stur	x0, [x29, #-16]
  408a24:	stur	x1, [x29, #-24]
  408a28:	stur	x2, [x29, #-32]
  408a2c:	stur	x3, [x29, #-40]
  408a30:	stur	wzr, [x29, #-44]
  408a34:	ldur	x8, [x29, #-16]
  408a38:	ldrb	w9, [x8, #56]
  408a3c:	and	w9, w9, #0xfffffff7
  408a40:	strb	w9, [x8, #56]
  408a44:	ldur	x8, [x29, #-40]
  408a48:	ldur	x10, [x29, #-16]
  408a4c:	str	x8, [x10, #24]
  408a50:	ldur	x8, [x29, #-16]
  408a54:	ldrb	w9, [x8, #56]
  408a58:	and	w9, w9, #0xffffffbf
  408a5c:	strb	w9, [x8, #56]
  408a60:	ldur	x8, [x29, #-16]
  408a64:	ldrb	w9, [x8, #56]
  408a68:	and	w9, w9, #0xffffffdf
  408a6c:	strb	w9, [x8, #56]
  408a70:	ldur	x8, [x29, #-16]
  408a74:	str	xzr, [x8, #16]
  408a78:	ldur	x8, [x29, #-16]
  408a7c:	str	xzr, [x8, #48]
  408a80:	ldur	x8, [x29, #-16]
  408a84:	ldrb	w9, [x8, #56]
  408a88:	and	w9, w9, #0xfffffffe
  408a8c:	strb	w9, [x8, #56]
  408a90:	ldur	x8, [x29, #-16]
  408a94:	ldrb	w9, [x8, #56]
  408a98:	and	w9, w9, #0xfffffff9
  408a9c:	strb	w9, [x8, #56]
  408aa0:	ldur	x8, [x29, #-16]
  408aa4:	ldr	x8, [x8]
  408aa8:	stur	x8, [x29, #-56]
  408aac:	ldur	x8, [x29, #-16]
  408ab0:	ldr	x8, [x8, #8]
  408ab4:	cmp	x8, #0xe8
  408ab8:	cset	w9, cc  // cc = lo, ul, last
  408abc:	and	w9, w9, #0x1
  408ac0:	mov	w0, w9
  408ac4:	sxtw	x8, w0
  408ac8:	cbz	x8, 408b0c <error@@Base+0x6d50>
  408acc:	ldur	x8, [x29, #-16]
  408ad0:	ldr	x0, [x8]
  408ad4:	mov	x1, #0xe8                  	// #232
  408ad8:	bl	401940 <realloc@plt>
  408adc:	stur	x0, [x29, #-56]
  408ae0:	ldur	x8, [x29, #-56]
  408ae4:	cbnz	x8, 408af4 <error@@Base+0x6d38>
  408ae8:	mov	w8, #0xc                   	// #12
  408aec:	stur	w8, [x29, #-4]
  408af0:	b	408d30 <error@@Base+0x6f74>
  408af4:	ldur	x8, [x29, #-16]
  408af8:	mov	x9, #0xe8                  	// #232
  408afc:	str	x9, [x8, #8]
  408b00:	ldur	x8, [x29, #-56]
  408b04:	ldur	x9, [x29, #-16]
  408b08:	str	x8, [x9]
  408b0c:	ldur	x8, [x29, #-16]
  408b10:	mov	x9, #0xe8                  	// #232
  408b14:	str	x9, [x8, #16]
  408b18:	ldur	x0, [x29, #-56]
  408b1c:	ldur	x1, [x29, #-32]
  408b20:	bl	40b728 <error@@Base+0x996c>
  408b24:	stur	w0, [x29, #-44]
  408b28:	ldur	w10, [x29, #-44]
  408b2c:	mov	w11, #0x0                   	// #0
  408b30:	str	w11, [sp, #12]
  408b34:	cbnz	w10, 408b40 <error@@Base+0x6d84>
  408b38:	mov	w8, #0x0                   	// #0
  408b3c:	str	w8, [sp, #12]
  408b40:	ldr	w8, [sp, #12]
  408b44:	and	w8, w8, #0x1
  408b48:	mov	w0, w8
  408b4c:	sxtw	x9, w0
  408b50:	cbz	x9, 408b5c <error@@Base+0x6da0>
  408b54:	mov	w8, #0xc                   	// #12
  408b58:	stur	w8, [x29, #-44]
  408b5c:	ldur	w8, [x29, #-44]
  408b60:	cmp	w8, #0x0
  408b64:	cset	w8, ne  // ne = any
  408b68:	and	w8, w8, #0x1
  408b6c:	mov	w0, w8
  408b70:	sxtw	x9, w0
  408b74:	cbz	x9, 408ba0 <error@@Base+0x6de4>
  408b78:	ldur	x0, [x29, #-56]
  408b7c:	bl	409920 <error@@Base+0x7b64>
  408b80:	ldur	x8, [x29, #-16]
  408b84:	mov	x9, xzr
  408b88:	str	x9, [x8]
  408b8c:	ldur	x8, [x29, #-16]
  408b90:	str	xzr, [x8, #8]
  408b94:	ldur	w10, [x29, #-44]
  408b98:	stur	w10, [x29, #-4]
  408b9c:	b	408d30 <error@@Base+0x6f74>
  408ba0:	ldur	x1, [x29, #-24]
  408ba4:	ldur	x2, [x29, #-32]
  408ba8:	ldur	x8, [x29, #-16]
  408bac:	ldr	x3, [x8, #40]
  408bb0:	ldur	x8, [x29, #-40]
  408bb4:	tst	x8, #0x400000
  408bb8:	cset	w9, ne  // ne = any
  408bbc:	ldur	x5, [x29, #-56]
  408bc0:	add	x0, sp, #0x10
  408bc4:	and	w4, w9, #0x1
  408bc8:	bl	40bcf4 <error@@Base+0x9f38>
  408bcc:	stur	w0, [x29, #-44]
  408bd0:	ldur	w9, [x29, #-44]
  408bd4:	cmp	w9, #0x0
  408bd8:	cset	w9, ne  // ne = any
  408bdc:	and	w9, w9, #0x1
  408be0:	mov	w1, w9
  408be4:	sxtw	x8, w1
  408be8:	cbz	x8, 408c24 <error@@Base+0x6e68>
  408bec:	ldur	x0, [x29, #-16]
  408bf0:	bl	40bf20 <error@@Base+0xa164>
  408bf4:	add	x0, sp, #0x10
  408bf8:	bl	40bfb8 <error@@Base+0xa1fc>
  408bfc:	ldur	x0, [x29, #-56]
  408c00:	bl	409920 <error@@Base+0x7b64>
  408c04:	ldur	x8, [x29, #-16]
  408c08:	mov	x9, xzr
  408c0c:	str	x9, [x8]
  408c10:	ldur	x8, [x29, #-16]
  408c14:	str	xzr, [x8, #8]
  408c18:	ldur	w10, [x29, #-44]
  408c1c:	stur	w10, [x29, #-4]
  408c20:	b	408d30 <error@@Base+0x6f74>
  408c24:	ldur	x8, [x29, #-16]
  408c28:	str	xzr, [x8, #48]
  408c2c:	ldur	x1, [x29, #-16]
  408c30:	ldur	x2, [x29, #-40]
  408c34:	add	x0, sp, #0x10
  408c38:	sub	x3, x29, #0x2c
  408c3c:	bl	40c004 <error@@Base+0xa248>
  408c40:	ldur	x8, [x29, #-56]
  408c44:	str	x0, [x8, #104]
  408c48:	ldur	x8, [x29, #-56]
  408c4c:	ldr	x8, [x8, #104]
  408c50:	cmp	x8, #0x0
  408c54:	cset	w9, eq  // eq = none
  408c58:	and	w9, w9, #0x1
  408c5c:	mov	w0, w9
  408c60:	sxtw	x8, w0
  408c64:	cbz	x8, 408c6c <error@@Base+0x6eb0>
  408c68:	b	408bec <error@@Base+0x6e30>
  408c6c:	ldur	x0, [x29, #-16]
  408c70:	bl	40c16c <error@@Base+0xa3b0>
  408c74:	stur	w0, [x29, #-44]
  408c78:	ldur	w8, [x29, #-44]
  408c7c:	cmp	w8, #0x0
  408c80:	cset	w8, ne  // ne = any
  408c84:	and	w8, w8, #0x1
  408c88:	mov	w1, w8
  408c8c:	sxtw	x9, w1
  408c90:	cbz	x9, 408c98 <error@@Base+0x6edc>
  408c94:	b	408bec <error@@Base+0x6e30>
  408c98:	ldur	x8, [x29, #-56]
  408c9c:	ldrb	w9, [x8, #176]
  408ca0:	mov	w10, #0x2                   	// #2
  408ca4:	lsr	w9, w9, w10
  408ca8:	and	w9, w9, #0x1
  408cac:	and	w9, w9, #0xff
  408cb0:	cbz	w9, 408cd4 <error@@Base+0x6f18>
  408cb4:	ldur	x8, [x29, #-40]
  408cb8:	and	x8, x8, #0x400000
  408cbc:	cbnz	x8, 408cd4 <error@@Base+0x6f18>
  408cc0:	ldur	x8, [x29, #-16]
  408cc4:	ldr	x8, [x8, #40]
  408cc8:	cbnz	x8, 408cd4 <error@@Base+0x6f18>
  408ccc:	ldur	x0, [x29, #-56]
  408cd0:	bl	40c53c <error@@Base+0xa780>
  408cd4:	ldur	x0, [x29, #-56]
  408cd8:	bl	40c858 <error@@Base+0xaa9c>
  408cdc:	stur	w0, [x29, #-44]
  408ce0:	ldur	x0, [x29, #-16]
  408ce4:	bl	40bf20 <error@@Base+0xa164>
  408ce8:	add	x0, sp, #0x10
  408cec:	bl	40bfb8 <error@@Base+0xa1fc>
  408cf0:	ldur	w8, [x29, #-44]
  408cf4:	cmp	w8, #0x0
  408cf8:	cset	w8, ne  // ne = any
  408cfc:	and	w8, w8, #0x1
  408d00:	mov	w0, w8
  408d04:	sxtw	x9, w0
  408d08:	cbz	x9, 408d28 <error@@Base+0x6f6c>
  408d0c:	ldur	x0, [x29, #-56]
  408d10:	bl	409920 <error@@Base+0x7b64>
  408d14:	ldur	x8, [x29, #-16]
  408d18:	mov	x9, xzr
  408d1c:	str	x9, [x8]
  408d20:	ldur	x8, [x29, #-16]
  408d24:	str	xzr, [x8, #8]
  408d28:	ldur	w8, [x29, #-44]
  408d2c:	stur	w8, [x29, #-4]
  408d30:	ldur	w0, [x29, #-4]
  408d34:	ldp	x29, x30, [sp, #224]
  408d38:	add	sp, sp, #0xf0
  408d3c:	ret
  408d40:	sub	sp, sp, #0x10
  408d44:	adrp	x8, 433000 <error@@Base+0x31244>
  408d48:	add	x8, x8, #0x708
  408d4c:	str	x0, [sp, #8]
  408d50:	ldr	x9, [x8]
  408d54:	str	x9, [sp]
  408d58:	ldr	x9, [sp, #8]
  408d5c:	str	x9, [x8]
  408d60:	ldr	x0, [sp]
  408d64:	add	sp, sp, #0x10
  408d68:	ret
  408d6c:	sub	sp, sp, #0x30
  408d70:	stp	x29, x30, [sp, #32]
  408d74:	add	x29, sp, #0x20
  408d78:	mov	x2, #0x100                 	// #256
  408d7c:	mov	w8, wzr
  408d80:	stur	x0, [x29, #-8]
  408d84:	ldur	x9, [x29, #-8]
  408d88:	ldr	x9, [x9]
  408d8c:	str	x9, [sp, #16]
  408d90:	ldur	x9, [x29, #-8]
  408d94:	ldr	x9, [x9, #32]
  408d98:	str	x9, [sp, #8]
  408d9c:	ldr	x0, [sp, #8]
  408da0:	mov	w1, w8
  408da4:	bl	401920 <memset@plt>
  408da8:	ldur	x0, [x29, #-8]
  408dac:	ldr	x9, [sp, #16]
  408db0:	ldr	x1, [x9, #72]
  408db4:	ldr	x2, [sp, #8]
  408db8:	bl	408e68 <error@@Base+0x70ac>
  408dbc:	ldr	x9, [sp, #16]
  408dc0:	ldr	x9, [x9, #72]
  408dc4:	ldr	x10, [sp, #16]
  408dc8:	ldr	x10, [x10, #80]
  408dcc:	cmp	x9, x10
  408dd0:	b.eq	408de8 <error@@Base+0x702c>  // b.none
  408dd4:	ldur	x0, [x29, #-8]
  408dd8:	ldr	x8, [sp, #16]
  408ddc:	ldr	x1, [x8, #80]
  408de0:	ldr	x2, [sp, #8]
  408de4:	bl	408e68 <error@@Base+0x70ac>
  408de8:	ldr	x8, [sp, #16]
  408dec:	ldr	x8, [x8, #72]
  408df0:	ldr	x9, [sp, #16]
  408df4:	ldr	x9, [x9, #88]
  408df8:	cmp	x8, x9
  408dfc:	b.eq	408e14 <error@@Base+0x7058>  // b.none
  408e00:	ldur	x0, [x29, #-8]
  408e04:	ldr	x8, [sp, #16]
  408e08:	ldr	x1, [x8, #88]
  408e0c:	ldr	x2, [sp, #8]
  408e10:	bl	408e68 <error@@Base+0x70ac>
  408e14:	ldr	x8, [sp, #16]
  408e18:	ldr	x8, [x8, #72]
  408e1c:	ldr	x9, [sp, #16]
  408e20:	ldr	x9, [x9, #96]
  408e24:	cmp	x8, x9
  408e28:	b.eq	408e40 <error@@Base+0x7084>  // b.none
  408e2c:	ldur	x0, [x29, #-8]
  408e30:	ldr	x8, [sp, #16]
  408e34:	ldr	x1, [x8, #96]
  408e38:	ldr	x2, [sp, #8]
  408e3c:	bl	408e68 <error@@Base+0x70ac>
  408e40:	ldur	x8, [x29, #-8]
  408e44:	ldrb	w9, [x8, #56]
  408e48:	and	w9, w9, #0xfffffff7
  408e4c:	orr	w9, w9, #0x8
  408e50:	strb	w9, [x8, #56]
  408e54:	mov	w9, wzr
  408e58:	mov	w0, w9
  408e5c:	ldp	x29, x30, [sp, #32]
  408e60:	add	sp, sp, #0x30
  408e64:	ret
  408e68:	stp	x29, x30, [sp, #-32]!
  408e6c:	str	x28, [sp, #16]
  408e70:	mov	x29, sp
  408e74:	sub	sp, sp, #0x260
  408e78:	stur	x0, [x29, #-104]
  408e7c:	stur	x1, [x29, #-112]
  408e80:	stur	x2, [x29, #-120]
  408e84:	ldur	x8, [x29, #-104]
  408e88:	ldr	x8, [x8]
  408e8c:	stur	x8, [x29, #-128]
  408e90:	ldur	x8, [x29, #-128]
  408e94:	ldr	w9, [x8, #180]
  408e98:	mov	w10, #0x0                   	// #0
  408e9c:	cmp	w9, #0x1
  408ea0:	str	w10, [sp, #84]
  408ea4:	b.ne	408ebc <error@@Base+0x7100>  // b.any
  408ea8:	ldur	x8, [x29, #-104]
  408eac:	ldr	x8, [x8, #24]
  408eb0:	tst	x8, #0x400000
  408eb4:	cset	w9, ne  // ne = any
  408eb8:	str	w9, [sp, #84]
  408ebc:	ldr	w8, [sp, #84]
  408ec0:	and	w8, w8, #0x1
  408ec4:	sturb	w8, [x29, #-137]
  408ec8:	stur	xzr, [x29, #-136]
  408ecc:	ldur	x8, [x29, #-136]
  408ed0:	ldur	x9, [x29, #-112]
  408ed4:	ldr	x9, [x9, #16]
  408ed8:	cmp	x8, x9
  408edc:	b.ge	409570 <error@@Base+0x77b4>  // b.tcont
  408ee0:	ldur	x8, [x29, #-112]
  408ee4:	mov	x9, #0x10                  	// #16
  408ee8:	ldr	x8, [x8, #24]
  408eec:	ldur	x10, [x29, #-136]
  408ef0:	ldr	x8, [x8, x10, lsl #3]
  408ef4:	stur	x8, [x29, #-152]
  408ef8:	ldur	x8, [x29, #-128]
  408efc:	ldr	x8, [x8]
  408f00:	ldur	x10, [x29, #-152]
  408f04:	mul	x9, x9, x10
  408f08:	add	x8, x8, x9
  408f0c:	ldr	w11, [x8, #8]
  408f10:	and	w11, w11, #0xff
  408f14:	stur	w11, [x29, #-156]
  408f18:	ldur	w11, [x29, #-156]
  408f1c:	cmp	w11, #0x1
  408f20:	b.ne	409178 <error@@Base+0x73bc>  // b.any
  408f24:	ldur	x8, [x29, #-120]
  408f28:	ldurb	w9, [x29, #-137]
  408f2c:	ldur	x10, [x29, #-128]
  408f30:	ldr	x10, [x10]
  408f34:	ldur	x11, [x29, #-152]
  408f38:	mov	x12, #0x10                  	// #16
  408f3c:	mul	x11, x12, x11
  408f40:	ldrb	w13, [x10, x11]
  408f44:	stur	x8, [x29, #-88]
  408f48:	and	w9, w9, #0x1
  408f4c:	sturb	w9, [x29, #-89]
  408f50:	stur	w13, [x29, #-96]
  408f54:	ldur	x8, [x29, #-88]
  408f58:	ldursw	x10, [x29, #-96]
  408f5c:	add	x8, x8, x10
  408f60:	mov	w9, #0x1                   	// #1
  408f64:	strb	w9, [x8]
  408f68:	ldurb	w9, [x29, #-89]
  408f6c:	tbnz	w9, #0, 408f74 <error@@Base+0x71b8>
  408f70:	b	408f9c <error@@Base+0x71e0>
  408f74:	ldur	x8, [x29, #-88]
  408f78:	ldur	w0, [x29, #-96]
  408f7c:	str	x8, [sp, #72]
  408f80:	bl	401b90 <tolower@plt>
  408f84:	mov	w1, w0
  408f88:	sxtw	x8, w1
  408f8c:	ldr	x9, [sp, #72]
  408f90:	add	x8, x9, x8
  408f94:	mov	w10, #0x1                   	// #1
  408f98:	strb	w10, [x8]
  408f9c:	ldur	x8, [x29, #-104]
  408fa0:	ldr	x8, [x8, #24]
  408fa4:	and	x8, x8, #0x400000
  408fa8:	cbz	x8, 409174 <error@@Base+0x73b8>
  408fac:	ldur	x8, [x29, #-128]
  408fb0:	ldr	w9, [x8, #180]
  408fb4:	cmp	w9, #0x1
  408fb8:	b.le	409174 <error@@Base+0x73b8>
  408fbc:	sub	x8, x29, #0xac
  408fc0:	stur	x8, [x29, #-184]
  408fc4:	ldur	x8, [x29, #-128]
  408fc8:	ldr	x8, [x8]
  408fcc:	ldur	x9, [x29, #-152]
  408fd0:	mov	x10, #0x10                  	// #16
  408fd4:	mul	x9, x10, x9
  408fd8:	add	x8, x8, x9
  408fdc:	ldrb	w11, [x8]
  408fe0:	ldur	x8, [x29, #-184]
  408fe4:	add	x9, x8, #0x1
  408fe8:	stur	x9, [x29, #-184]
  408fec:	strb	w11, [x8]
  408ff0:	ldur	x8, [x29, #-152]
  408ff4:	add	x8, x8, #0x1
  408ff8:	stur	x8, [x29, #-152]
  408ffc:	ldur	x9, [x29, #-128]
  409000:	ldr	x9, [x9, #16]
  409004:	mov	w10, #0x0                   	// #0
  409008:	cmp	x8, x9
  40900c:	str	w10, [sp, #68]
  409010:	b.cs	409070 <error@@Base+0x72b4>  // b.hs, b.nlast
  409014:	ldur	x8, [x29, #-128]
  409018:	ldr	x8, [x8]
  40901c:	ldur	x9, [x29, #-152]
  409020:	mov	x10, #0x10                  	// #16
  409024:	mul	x9, x10, x9
  409028:	add	x8, x8, x9
  40902c:	ldr	w11, [x8, #8]
  409030:	and	w11, w11, #0xff
  409034:	mov	w12, #0x0                   	// #0
  409038:	cmp	w11, #0x1
  40903c:	str	w12, [sp, #68]
  409040:	b.ne	409070 <error@@Base+0x72b4>  // b.any
  409044:	ldur	x8, [x29, #-128]
  409048:	ldr	x8, [x8]
  40904c:	ldur	x9, [x29, #-152]
  409050:	mov	x10, #0x10                  	// #16
  409054:	mul	x9, x10, x9
  409058:	add	x8, x8, x9
  40905c:	ldr	w11, [x8, #8]
  409060:	lsr	w11, w11, #21
  409064:	tst	w11, #0x1
  409068:	cset	w11, ne  // ne = any
  40906c:	str	w11, [sp, #68]
  409070:	ldr	w8, [sp, #68]
  409074:	tbnz	w8, #0, 40907c <error@@Base+0x72c0>
  409078:	b	4090ac <error@@Base+0x72f0>
  40907c:	ldur	x8, [x29, #-128]
  409080:	ldr	x8, [x8]
  409084:	ldur	x9, [x29, #-152]
  409088:	mov	x10, #0x10                  	// #16
  40908c:	mul	x9, x10, x9
  409090:	add	x8, x8, x9
  409094:	ldrb	w11, [x8]
  409098:	ldur	x8, [x29, #-184]
  40909c:	add	x9, x8, #0x1
  4090a0:	stur	x9, [x29, #-184]
  4090a4:	strb	w11, [x8]
  4090a8:	b	408ff0 <error@@Base+0x7234>
  4090ac:	sub	x3, x29, #0xc8
  4090b0:	stur	xzr, [x29, #-200]
  4090b4:	ldur	x8, [x29, #-184]
  4090b8:	sub	x9, x29, #0xac
  4090bc:	mov	x10, x9
  4090c0:	subs	x2, x8, x10
  4090c4:	sub	x0, x29, #0xbc
  4090c8:	mov	x1, x9
  4090cc:	str	x9, [sp, #56]
  4090d0:	bl	4088a0 <error@@Base+0x6ae4>
  4090d4:	ldur	x8, [x29, #-184]
  4090d8:	ldr	x9, [sp, #56]
  4090dc:	subs	x8, x8, x9
  4090e0:	cmp	x0, x8
  4090e4:	b.ne	409174 <error@@Base+0x73b8>  // b.any
  4090e8:	ldur	w0, [x29, #-188]
  4090ec:	bl	401bc0 <towlower@plt>
  4090f0:	sub	x8, x29, #0xac
  4090f4:	str	w0, [sp, #52]
  4090f8:	mov	x0, x8
  4090fc:	ldr	w1, [sp, #52]
  409100:	sub	x2, x29, #0xc8
  409104:	bl	401bf0 <wcrtomb@plt>
  409108:	mov	x8, #0xffffffffffffffff    	// #-1
  40910c:	cmp	x0, x8
  409110:	b.eq	409174 <error@@Base+0x73b8>  // b.none
  409114:	ldur	x8, [x29, #-120]
  409118:	ldurb	w9, [x29, #-172]
  40911c:	stur	x8, [x29, #-72]
  409120:	mov	w10, #0x0                   	// #0
  409124:	sturb	w10, [x29, #-73]
  409128:	stur	w9, [x29, #-80]
  40912c:	ldur	x8, [x29, #-72]
  409130:	ldursw	x11, [x29, #-80]
  409134:	add	x8, x8, x11
  409138:	mov	w9, #0x1                   	// #1
  40913c:	strb	w9, [x8]
  409140:	ldurb	w9, [x29, #-73]
  409144:	tbnz	w9, #0, 40914c <error@@Base+0x7390>
  409148:	b	409174 <error@@Base+0x73b8>
  40914c:	ldur	x8, [x29, #-72]
  409150:	ldur	w0, [x29, #-80]
  409154:	str	x8, [sp, #40]
  409158:	bl	401b90 <tolower@plt>
  40915c:	mov	w1, w0
  409160:	sxtw	x8, w1
  409164:	ldr	x9, [sp, #40]
  409168:	add	x8, x9, x8
  40916c:	mov	w10, #0x1                   	// #1
  409170:	strb	w10, [x8]
  409174:	b	409560 <error@@Base+0x77a4>
  409178:	ldur	w8, [x29, #-156]
  40917c:	cmp	w8, #0x3
  409180:	b.ne	409280 <error@@Base+0x74c4>  // b.any
  409184:	stur	wzr, [x29, #-204]
  409188:	stur	wzr, [x29, #-208]
  40918c:	ldur	w8, [x29, #-204]
  409190:	cmp	w8, #0x4
  409194:	b.ge	40927c <error@@Base+0x74c0>  // b.tcont
  409198:	ldur	x8, [x29, #-128]
  40919c:	ldr	x8, [x8]
  4091a0:	ldur	x9, [x29, #-152]
  4091a4:	mov	x10, #0x10                  	// #16
  4091a8:	mul	x9, x10, x9
  4091ac:	add	x8, x8, x9
  4091b0:	ldr	x8, [x8]
  4091b4:	ldursw	x9, [x29, #-204]
  4091b8:	ldr	x8, [x8, x9, lsl #3]
  4091bc:	stur	x8, [x29, #-224]
  4091c0:	stur	wzr, [x29, #-212]
  4091c4:	ldur	w8, [x29, #-212]
  4091c8:	cmp	w8, #0x40
  4091cc:	b.ge	40926c <error@@Base+0x74b0>  // b.tcont
  4091d0:	ldur	x8, [x29, #-224]
  4091d4:	ldur	w9, [x29, #-212]
  4091d8:	mov	w10, w9
  4091dc:	mov	x11, #0x1                   	// #1
  4091e0:	lsl	x10, x11, x10
  4091e4:	and	x8, x8, x10
  4091e8:	cbz	x8, 409250 <error@@Base+0x7494>
  4091ec:	ldur	x8, [x29, #-120]
  4091f0:	ldurb	w9, [x29, #-137]
  4091f4:	ldur	w10, [x29, #-208]
  4091f8:	stur	x8, [x29, #-56]
  4091fc:	and	w9, w9, #0x1
  409200:	sturb	w9, [x29, #-57]
  409204:	stur	w10, [x29, #-64]
  409208:	ldur	x8, [x29, #-56]
  40920c:	ldursw	x11, [x29, #-64]
  409210:	add	x8, x8, x11
  409214:	mov	w9, #0x1                   	// #1
  409218:	strb	w9, [x8]
  40921c:	ldurb	w9, [x29, #-57]
  409220:	tbnz	w9, #0, 409228 <error@@Base+0x746c>
  409224:	b	409250 <error@@Base+0x7494>
  409228:	ldur	x8, [x29, #-56]
  40922c:	ldur	w0, [x29, #-64]
  409230:	str	x8, [sp, #32]
  409234:	bl	401b90 <tolower@plt>
  409238:	mov	w1, w0
  40923c:	sxtw	x8, w1
  409240:	ldr	x9, [sp, #32]
  409244:	add	x8, x9, x8
  409248:	mov	w10, #0x1                   	// #1
  40924c:	strb	w10, [x8]
  409250:	ldur	w8, [x29, #-212]
  409254:	add	w8, w8, #0x1
  409258:	stur	w8, [x29, #-212]
  40925c:	ldur	w8, [x29, #-208]
  409260:	add	w8, w8, #0x1
  409264:	stur	w8, [x29, #-208]
  409268:	b	4091c4 <error@@Base+0x7408>
  40926c:	ldur	w8, [x29, #-204]
  409270:	add	w8, w8, #0x1
  409274:	stur	w8, [x29, #-204]
  409278:	b	40918c <error@@Base+0x73d0>
  40927c:	b	409560 <error@@Base+0x77a4>
  409280:	ldur	w8, [x29, #-156]
  409284:	cmp	w8, #0x6
  409288:	b.ne	409508 <error@@Base+0x774c>  // b.any
  40928c:	ldur	x8, [x29, #-128]
  409290:	ldr	x8, [x8]
  409294:	ldur	x9, [x29, #-152]
  409298:	mov	x10, #0x10                  	// #16
  40929c:	mul	x9, x10, x9
  4092a0:	add	x8, x8, x9
  4092a4:	ldr	x8, [x8]
  4092a8:	stur	x8, [x29, #-232]
  4092ac:	ldur	x8, [x29, #-128]
  4092b0:	ldr	w11, [x8, #180]
  4092b4:	cmp	w11, #0x1
  4092b8:	b.le	409394 <error@@Base+0x75d8>
  4092bc:	ldur	x8, [x29, #-232]
  4092c0:	ldr	x8, [x8, #72]
  4092c4:	cbnz	x8, 4092e8 <error@@Base+0x752c>
  4092c8:	ldur	x8, [x29, #-232]
  4092cc:	ldrb	w9, [x8, #32]
  4092d0:	and	w9, w9, #0x1
  4092d4:	and	w9, w9, #0xff
  4092d8:	cbnz	w9, 4092e8 <error@@Base+0x752c>
  4092dc:	ldur	x8, [x29, #-232]
  4092e0:	ldr	x8, [x8, #64]
  4092e4:	cbz	x8, 409394 <error@@Base+0x75d8>
  4092e8:	mov	w8, #0x0                   	// #0
  4092ec:	sturb	w8, [x29, #-241]
  4092f0:	sub	x3, x29, #0x100
  4092f4:	stur	xzr, [x29, #-256]
  4092f8:	mov	x8, xzr
  4092fc:	mov	x0, x8
  409300:	sub	x1, x29, #0xf1
  409304:	mov	x2, #0x1                   	// #1
  409308:	bl	4088a0 <error@@Base+0x6ae4>
  40930c:	mov	x8, #0xfffffffffffffffe    	// #-2
  409310:	cmp	x0, x8
  409314:	b.ne	409378 <error@@Base+0x75bc>  // b.any
  409318:	ldur	x8, [x29, #-120]
  40931c:	ldurb	w9, [x29, #-241]
  409320:	stur	x8, [x29, #-40]
  409324:	mov	w10, #0x0                   	// #0
  409328:	sturb	w10, [x29, #-41]
  40932c:	stur	w9, [x29, #-48]
  409330:	ldur	x8, [x29, #-40]
  409334:	ldursw	x11, [x29, #-48]
  409338:	add	x8, x8, x11
  40933c:	mov	w9, #0x1                   	// #1
  409340:	strb	w9, [x8]
  409344:	ldurb	w9, [x29, #-41]
  409348:	tbnz	w9, #0, 409350 <error@@Base+0x7594>
  40934c:	b	409378 <error@@Base+0x75bc>
  409350:	ldur	x8, [x29, #-40]
  409354:	ldur	w0, [x29, #-48]
  409358:	str	x8, [sp, #24]
  40935c:	bl	401b90 <tolower@plt>
  409360:	mov	w1, w0
  409364:	sxtw	x8, w1
  409368:	ldr	x9, [sp, #24]
  40936c:	add	x8, x9, x8
  409370:	mov	w10, #0x1                   	// #1
  409374:	strb	w10, [x8]
  409378:	ldurb	w8, [x29, #-241]
  40937c:	add	w8, w8, #0x1
  409380:	mov	w9, w8
  409384:	sturb	w9, [x29, #-241]
  409388:	and	w8, w8, #0xff
  40938c:	cbnz	w8, 4092f0 <error@@Base+0x7534>
  409390:	b	409504 <error@@Base+0x7748>
  409394:	stur	xzr, [x29, #-240]
  409398:	ldur	x8, [x29, #-240]
  40939c:	ldur	x9, [x29, #-232]
  4093a0:	ldr	x9, [x9, #40]
  4093a4:	cmp	x8, x9
  4093a8:	b.ge	409504 <error@@Base+0x7748>  // b.tcont
  4093ac:	add	x2, sp, #0x58
  4093b0:	str	xzr, [sp, #88]
  4093b4:	ldur	x8, [x29, #-232]
  4093b8:	ldr	x8, [x8]
  4093bc:	ldur	x9, [x29, #-240]
  4093c0:	ldr	w1, [x8, x9, lsl #2]
  4093c4:	add	x0, sp, #0x60
  4093c8:	bl	401bf0 <wcrtomb@plt>
  4093cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4093d0:	cmp	x0, x8
  4093d4:	b.eq	40943c <error@@Base+0x7680>  // b.none
  4093d8:	ldur	x8, [x29, #-120]
  4093dc:	ldurb	w9, [x29, #-137]
  4093e0:	ldrb	w10, [sp, #96]
  4093e4:	stur	x8, [x29, #-24]
  4093e8:	and	w9, w9, #0x1
  4093ec:	sturb	w9, [x29, #-25]
  4093f0:	stur	w10, [x29, #-32]
  4093f4:	ldur	x8, [x29, #-24]
  4093f8:	ldursw	x11, [x29, #-32]
  4093fc:	add	x8, x8, x11
  409400:	mov	w9, #0x1                   	// #1
  409404:	strb	w9, [x8]
  409408:	ldurb	w9, [x29, #-25]
  40940c:	tbnz	w9, #0, 409414 <error@@Base+0x7658>
  409410:	b	40943c <error@@Base+0x7680>
  409414:	ldur	x8, [x29, #-24]
  409418:	ldur	w0, [x29, #-32]
  40941c:	str	x8, [sp, #16]
  409420:	bl	401b90 <tolower@plt>
  409424:	mov	w1, w0
  409428:	sxtw	x8, w1
  40942c:	ldr	x9, [sp, #16]
  409430:	add	x8, x9, x8
  409434:	mov	w10, #0x1                   	// #1
  409438:	strb	w10, [x8]
  40943c:	ldur	x8, [x29, #-104]
  409440:	ldr	x8, [x8, #24]
  409444:	and	x8, x8, #0x400000
  409448:	cbz	x8, 4094f4 <error@@Base+0x7738>
  40944c:	ldur	x8, [x29, #-128]
  409450:	ldr	w9, [x8, #180]
  409454:	cmp	w9, #0x1
  409458:	b.le	4094f4 <error@@Base+0x7738>
  40945c:	ldur	x8, [x29, #-232]
  409460:	ldr	x8, [x8]
  409464:	ldur	x9, [x29, #-240]
  409468:	ldr	w0, [x8, x9, lsl #2]
  40946c:	bl	401bc0 <towlower@plt>
  409470:	add	x8, sp, #0x60
  409474:	str	w0, [sp, #12]
  409478:	mov	x0, x8
  40947c:	ldr	w1, [sp, #12]
  409480:	add	x2, sp, #0x58
  409484:	bl	401bf0 <wcrtomb@plt>
  409488:	mov	x8, #0xffffffffffffffff    	// #-1
  40948c:	cmp	x0, x8
  409490:	b.eq	4094f4 <error@@Base+0x7738>  // b.none
  409494:	ldur	x8, [x29, #-120]
  409498:	ldrb	w9, [sp, #96]
  40949c:	stur	x8, [x29, #-8]
  4094a0:	mov	w10, #0x0                   	// #0
  4094a4:	sturb	w10, [x29, #-9]
  4094a8:	stur	w9, [x29, #-16]
  4094ac:	ldur	x8, [x29, #-8]
  4094b0:	ldursw	x11, [x29, #-16]
  4094b4:	add	x8, x8, x11
  4094b8:	mov	w9, #0x1                   	// #1
  4094bc:	strb	w9, [x8]
  4094c0:	ldurb	w9, [x29, #-9]
  4094c4:	tbnz	w9, #0, 4094cc <error@@Base+0x7710>
  4094c8:	b	4094f4 <error@@Base+0x7738>
  4094cc:	ldur	x8, [x29, #-8]
  4094d0:	ldur	w0, [x29, #-16]
  4094d4:	str	x8, [sp]
  4094d8:	bl	401b90 <tolower@plt>
  4094dc:	mov	w1, w0
  4094e0:	sxtw	x8, w1
  4094e4:	ldr	x9, [sp]
  4094e8:	add	x8, x9, x8
  4094ec:	mov	w10, #0x1                   	// #1
  4094f0:	strb	w10, [x8]
  4094f4:	ldur	x8, [x29, #-240]
  4094f8:	add	x8, x8, #0x1
  4094fc:	stur	x8, [x29, #-240]
  409500:	b	409398 <error@@Base+0x75dc>
  409504:	b	409560 <error@@Base+0x77a4>
  409508:	ldur	w8, [x29, #-156]
  40950c:	cmp	w8, #0x5
  409510:	b.eq	40952c <error@@Base+0x7770>  // b.none
  409514:	ldur	w8, [x29, #-156]
  409518:	cmp	w8, #0x7
  40951c:	b.eq	40952c <error@@Base+0x7770>  // b.none
  409520:	ldur	w8, [x29, #-156]
  409524:	cmp	w8, #0x2
  409528:	b.ne	409560 <error@@Base+0x77a4>  // b.any
  40952c:	ldur	x0, [x29, #-120]
  409530:	mov	w1, #0x1                   	// #1
  409534:	mov	x2, #0x100                 	// #256
  409538:	bl	401920 <memset@plt>
  40953c:	ldur	w8, [x29, #-156]
  409540:	cmp	w8, #0x2
  409544:	b.ne	40955c <error@@Base+0x77a0>  // b.any
  409548:	ldur	x8, [x29, #-104]
  40954c:	ldrb	w9, [x8, #56]
  409550:	and	w9, w9, #0xfffffffe
  409554:	orr	w9, w9, #0x1
  409558:	strb	w9, [x8, #56]
  40955c:	b	409570 <error@@Base+0x77b4>
  409560:	ldur	x8, [x29, #-136]
  409564:	add	x8, x8, #0x1
  409568:	stur	x8, [x29, #-136]
  40956c:	b	408ecc <error@@Base+0x7110>
  409570:	add	sp, sp, #0x260
  409574:	ldr	x28, [sp, #16]
  409578:	ldp	x29, x30, [sp], #32
  40957c:	ret
  409580:	sub	sp, sp, #0x50
  409584:	stp	x29, x30, [sp, #64]
  409588:	add	x29, sp, #0x40
  40958c:	mov	x8, #0xb2fc                	// #45820
  409590:	movk	x8, #0x3, lsl #16
  409594:	mov	x9, #0x2c6                 	// #710
  409598:	movk	x9, #0x101, lsl #16
  40959c:	mov	x10, xzr
  4095a0:	mov	x11, #0x100                 	// #256
  4095a4:	stur	x0, [x29, #-16]
  4095a8:	stur	x1, [x29, #-24]
  4095ac:	stur	w2, [x29, #-28]
  4095b0:	ldur	w12, [x29, #-28]
  4095b4:	tst	w12, #0x1
  4095b8:	csel	x8, x8, x9, ne  // ne = any
  4095bc:	str	x8, [sp, #24]
  4095c0:	ldur	x8, [x29, #-16]
  4095c4:	str	x10, [x8]
  4095c8:	ldur	x8, [x29, #-16]
  4095cc:	str	xzr, [x8, #8]
  4095d0:	ldur	x8, [x29, #-16]
  4095d4:	str	xzr, [x8, #16]
  4095d8:	mov	x0, x11
  4095dc:	bl	401890 <malloc@plt>
  4095e0:	ldur	x8, [x29, #-16]
  4095e4:	str	x0, [x8, #32]
  4095e8:	ldur	x8, [x29, #-16]
  4095ec:	ldr	x8, [x8, #32]
  4095f0:	cmp	x8, #0x0
  4095f4:	cset	w12, eq  // eq = none
  4095f8:	and	w12, w12, #0x1
  4095fc:	mov	w0, w12
  409600:	sxtw	x8, w0
  409604:	cbz	x8, 409614 <error@@Base+0x7858>
  409608:	mov	w8, #0xc                   	// #12
  40960c:	stur	w8, [x29, #-4]
  409610:	b	40975c <error@@Base+0x79a0>
  409614:	ldur	w8, [x29, #-28]
  409618:	mov	x9, #0x400000              	// #4194304
  40961c:	mov	x10, xzr
  409620:	tst	w8, #0x2
  409624:	csel	x9, x9, x10, ne  // ne = any
  409628:	ldr	x10, [sp, #24]
  40962c:	orr	x9, x10, x9
  409630:	str	x9, [sp, #24]
  409634:	ldur	w8, [x29, #-28]
  409638:	and	w8, w8, #0x4
  40963c:	cbz	w8, 409670 <error@@Base+0x78b4>
  409640:	ldr	x8, [sp, #24]
  409644:	and	x8, x8, #0xffffffffffffffbf
  409648:	str	x8, [sp, #24]
  40964c:	ldr	x8, [sp, #24]
  409650:	orr	x8, x8, #0x100
  409654:	str	x8, [sp, #24]
  409658:	ldur	x8, [x29, #-16]
  40965c:	ldrb	w9, [x8, #56]
  409660:	and	w9, w9, #0x7f
  409664:	orr	w9, w9, #0xffffff80
  409668:	strb	w9, [x8, #56]
  40966c:	b	409680 <error@@Base+0x78c4>
  409670:	ldur	x8, [x29, #-16]
  409674:	ldrb	w9, [x8, #56]
  409678:	and	w9, w9, #0x7f
  40967c:	strb	w9, [x8, #56]
  409680:	ldur	w8, [x29, #-28]
  409684:	tst	w8, #0x8
  409688:	cset	w8, ne  // ne = any
  40968c:	mov	w9, #0x1                   	// #1
  409690:	eor	w8, w8, #0x1
  409694:	eor	w8, w8, w9
  409698:	and	w8, w8, #0x1
  40969c:	ldur	x10, [x29, #-16]
  4096a0:	ldrb	w11, [x10, #56]
  4096a4:	and	w8, w8, w9
  4096a8:	lsl	w8, w8, #4
  4096ac:	and	w9, w11, #0xffffffef
  4096b0:	orr	w8, w9, w8
  4096b4:	strb	w8, [x10, #56]
  4096b8:	ldur	x10, [x29, #-16]
  4096bc:	mov	x12, xzr
  4096c0:	str	x12, [x10, #40]
  4096c4:	ldur	x0, [x29, #-16]
  4096c8:	ldur	x1, [x29, #-24]
  4096cc:	ldur	x10, [x29, #-24]
  4096d0:	str	x0, [sp, #16]
  4096d4:	mov	x0, x10
  4096d8:	str	x1, [sp, #8]
  4096dc:	bl	4017a0 <strlen@plt>
  4096e0:	ldr	x3, [sp, #24]
  4096e4:	ldr	x10, [sp, #16]
  4096e8:	str	x0, [sp]
  4096ec:	mov	x0, x10
  4096f0:	ldr	x1, [sp, #8]
  4096f4:	ldr	x2, [sp]
  4096f8:	bl	408a14 <error@@Base+0x6c58>
  4096fc:	str	w0, [sp, #32]
  409700:	ldr	w8, [sp, #32]
  409704:	cmp	w8, #0x10
  409708:	b.ne	409714 <error@@Base+0x7958>  // b.any
  40970c:	mov	w8, #0x8                   	// #8
  409710:	str	w8, [sp, #32]
  409714:	ldr	w8, [sp, #32]
  409718:	cmp	w8, #0x0
  40971c:	cset	w8, eq  // eq = none
  409720:	and	w8, w8, #0x1
  409724:	mov	w0, w8
  409728:	sxtw	x9, w0
  40972c:	cbz	x9, 40973c <error@@Base+0x7980>
  409730:	ldur	x0, [x29, #-16]
  409734:	bl	408d6c <error@@Base+0x6fb0>
  409738:	b	409754 <error@@Base+0x7998>
  40973c:	ldur	x8, [x29, #-16]
  409740:	ldr	x0, [x8, #32]
  409744:	bl	401a90 <free@plt>
  409748:	ldur	x8, [x29, #-16]
  40974c:	mov	x9, xzr
  409750:	str	x9, [x8, #32]
  409754:	ldr	w8, [sp, #32]
  409758:	stur	w8, [x29, #-4]
  40975c:	ldur	w0, [x29, #-4]
  409760:	ldp	x29, x30, [sp, #64]
  409764:	add	sp, sp, #0x50
  409768:	ret
  40976c:	sub	sp, sp, #0x60
  409770:	stp	x29, x30, [sp, #80]
  409774:	add	x29, sp, #0x50
  409778:	mov	w8, #0x11                  	// #17
  40977c:	stur	w0, [x29, #-4]
  409780:	stur	x1, [x29, #-16]
  409784:	stur	x2, [x29, #-24]
  409788:	stur	x3, [x29, #-32]
  40978c:	str	w8, [sp, #28]
  409790:	ldur	w8, [x29, #-4]
  409794:	cmp	w8, #0x0
  409798:	cset	w8, lt  // lt = tstop
  40979c:	mov	w9, #0x1                   	// #1
  4097a0:	str	w9, [sp, #12]
  4097a4:	tbnz	w8, #0, 4097bc <error@@Base+0x7a00>
  4097a8:	ldur	w8, [x29, #-4]
  4097ac:	ldr	w9, [sp, #28]
  4097b0:	cmp	w8, w9
  4097b4:	cset	w8, ge  // ge = tcont
  4097b8:	str	w8, [sp, #12]
  4097bc:	ldr	w8, [sp, #12]
  4097c0:	and	w8, w8, #0x1
  4097c4:	mov	w0, w8
  4097c8:	sxtw	x9, w0
  4097cc:	cbz	x9, 4097d4 <error@@Base+0x7a18>
  4097d0:	bl	4019d0 <abort@plt>
  4097d4:	ldursw	x8, [x29, #-4]
  4097d8:	adrp	x9, 422000 <error@@Base+0x20244>
  4097dc:	add	x9, x9, #0x898
  4097e0:	ldr	x8, [x9, x8, lsl #3]
  4097e4:	adrp	x9, 422000 <error@@Base+0x20244>
  4097e8:	add	x9, x9, #0x714
  4097ec:	add	x0, x9, x8
  4097f0:	bl	401bb0 <gettext@plt>
  4097f4:	str	x0, [sp, #40]
  4097f8:	ldr	x0, [sp, #40]
  4097fc:	bl	4017a0 <strlen@plt>
  409800:	add	x8, x0, #0x1
  409804:	str	x8, [sp, #32]
  409808:	ldur	x8, [x29, #-32]
  40980c:	cmp	x8, #0x0
  409810:	cset	w10, ne  // ne = any
  409814:	and	w10, w10, #0x1
  409818:	mov	w0, w10
  40981c:	sxtw	x8, w0
  409820:	cbz	x8, 40987c <error@@Base+0x7ac0>
  409824:	ldr	x8, [sp, #32]
  409828:	str	x8, [sp, #16]
  40982c:	ldr	x8, [sp, #32]
  409830:	ldur	x9, [x29, #-32]
  409834:	cmp	x8, x9
  409838:	cset	w10, hi  // hi = pmore
  40983c:	and	w10, w10, #0x1
  409840:	mov	w0, w10
  409844:	sxtw	x8, w0
  409848:	cbz	x8, 40986c <error@@Base+0x7ab0>
  40984c:	ldur	x8, [x29, #-32]
  409850:	subs	x8, x8, #0x1
  409854:	str	x8, [sp, #16]
  409858:	ldur	x8, [x29, #-24]
  40985c:	ldr	x9, [sp, #16]
  409860:	add	x8, x8, x9
  409864:	mov	w10, #0x0                   	// #0
  409868:	strb	w10, [x8]
  40986c:	ldur	x0, [x29, #-24]
  409870:	ldr	x1, [sp, #40]
  409874:	ldr	x2, [sp, #16]
  409878:	bl	401770 <memcpy@plt>
  40987c:	ldr	x0, [sp, #32]
  409880:	ldp	x29, x30, [sp, #80]
  409884:	add	sp, sp, #0x60
  409888:	ret
  40988c:	sub	sp, sp, #0x30
  409890:	stp	x29, x30, [sp, #32]
  409894:	add	x29, sp, #0x20
  409898:	stur	x0, [x29, #-8]
  40989c:	ldur	x8, [x29, #-8]
  4098a0:	ldr	x8, [x8]
  4098a4:	str	x8, [sp, #16]
  4098a8:	ldr	x8, [sp, #16]
  4098ac:	cmp	x8, #0x0
  4098b0:	cset	w9, ne  // ne = any
  4098b4:	and	w9, w9, #0x1
  4098b8:	mov	w0, w9
  4098bc:	sxtw	x8, w0
  4098c0:	cbz	x8, 4098cc <error@@Base+0x7b10>
  4098c4:	ldr	x0, [sp, #16]
  4098c8:	bl	409920 <error@@Base+0x7b64>
  4098cc:	ldur	x8, [x29, #-8]
  4098d0:	mov	x9, xzr
  4098d4:	str	x9, [x8]
  4098d8:	ldur	x8, [x29, #-8]
  4098dc:	str	xzr, [x8, #8]
  4098e0:	ldur	x8, [x29, #-8]
  4098e4:	ldr	x0, [x8, #32]
  4098e8:	str	x9, [sp, #8]
  4098ec:	bl	401a90 <free@plt>
  4098f0:	ldur	x8, [x29, #-8]
  4098f4:	ldr	x9, [sp, #8]
  4098f8:	str	x9, [x8, #32]
  4098fc:	ldur	x8, [x29, #-8]
  409900:	ldr	x0, [x8, #40]
  409904:	bl	401a90 <free@plt>
  409908:	ldur	x8, [x29, #-8]
  40990c:	ldr	x9, [sp, #8]
  409910:	str	x9, [x8, #40]
  409914:	ldp	x29, x30, [sp, #32]
  409918:	add	sp, sp, #0x30
  40991c:	ret
  409920:	sub	sp, sp, #0x40
  409924:	stp	x29, x30, [sp, #48]
  409928:	add	x29, sp, #0x30
  40992c:	stur	x0, [x29, #-8]
  409930:	ldur	x8, [x29, #-8]
  409934:	ldr	x8, [x8]
  409938:	cbz	x8, 409980 <error@@Base+0x7bc4>
  40993c:	stur	xzr, [x29, #-16]
  409940:	ldur	x8, [x29, #-16]
  409944:	ldur	x9, [x29, #-8]
  409948:	ldr	x9, [x9, #16]
  40994c:	cmp	x8, x9
  409950:	b.cs	409980 <error@@Base+0x7bc4>  // b.hs, b.nlast
  409954:	ldur	x8, [x29, #-8]
  409958:	ldr	x8, [x8]
  40995c:	ldur	x9, [x29, #-16]
  409960:	mov	x10, #0x10                  	// #16
  409964:	mul	x9, x10, x9
  409968:	add	x0, x8, x9
  40996c:	bl	40b5b8 <error@@Base+0x97fc>
  409970:	ldur	x8, [x29, #-16]
  409974:	add	x8, x8, #0x1
  409978:	stur	x8, [x29, #-16]
  40997c:	b	409940 <error@@Base+0x7b84>
  409980:	ldur	x8, [x29, #-8]
  409984:	ldr	x0, [x8, #24]
  409988:	bl	401a90 <free@plt>
  40998c:	stur	xzr, [x29, #-16]
  409990:	ldur	x8, [x29, #-16]
  409994:	ldur	x9, [x29, #-8]
  409998:	ldr	x9, [x9, #16]
  40999c:	cmp	x8, x9
  4099a0:	b.cs	409a38 <error@@Base+0x7c7c>  // b.hs, b.nlast
  4099a4:	ldur	x8, [x29, #-8]
  4099a8:	ldr	x8, [x8, #48]
  4099ac:	cbz	x8, 4099d0 <error@@Base+0x7c14>
  4099b0:	ldur	x8, [x29, #-8]
  4099b4:	ldr	x8, [x8, #48]
  4099b8:	ldur	x9, [x29, #-16]
  4099bc:	mov	x10, #0x18                  	// #24
  4099c0:	mul	x9, x10, x9
  4099c4:	add	x8, x8, x9
  4099c8:	ldr	x0, [x8, #16]
  4099cc:	bl	401a90 <free@plt>
  4099d0:	ldur	x8, [x29, #-8]
  4099d4:	ldr	x8, [x8, #56]
  4099d8:	cbz	x8, 4099fc <error@@Base+0x7c40>
  4099dc:	ldur	x8, [x29, #-8]
  4099e0:	ldr	x8, [x8, #56]
  4099e4:	ldur	x9, [x29, #-16]
  4099e8:	mov	x10, #0x18                  	// #24
  4099ec:	mul	x9, x10, x9
  4099f0:	add	x8, x8, x9
  4099f4:	ldr	x0, [x8, #16]
  4099f8:	bl	401a90 <free@plt>
  4099fc:	ldur	x8, [x29, #-8]
  409a00:	ldr	x8, [x8, #40]
  409a04:	cbz	x8, 409a28 <error@@Base+0x7c6c>
  409a08:	ldur	x8, [x29, #-8]
  409a0c:	ldr	x8, [x8, #40]
  409a10:	ldur	x9, [x29, #-16]
  409a14:	mov	x10, #0x18                  	// #24
  409a18:	mul	x9, x10, x9
  409a1c:	add	x8, x8, x9
  409a20:	ldr	x0, [x8, #16]
  409a24:	bl	401a90 <free@plt>
  409a28:	ldur	x8, [x29, #-16]
  409a2c:	add	x8, x8, #0x1
  409a30:	stur	x8, [x29, #-16]
  409a34:	b	409990 <error@@Base+0x7bd4>
  409a38:	ldur	x8, [x29, #-8]
  409a3c:	ldr	x0, [x8, #40]
  409a40:	bl	401a90 <free@plt>
  409a44:	ldur	x8, [x29, #-8]
  409a48:	ldr	x0, [x8, #48]
  409a4c:	bl	401a90 <free@plt>
  409a50:	ldur	x8, [x29, #-8]
  409a54:	ldr	x0, [x8, #56]
  409a58:	bl	401a90 <free@plt>
  409a5c:	ldur	x8, [x29, #-8]
  409a60:	ldr	x0, [x8]
  409a64:	bl	401a90 <free@plt>
  409a68:	ldur	x8, [x29, #-8]
  409a6c:	ldr	x8, [x8, #64]
  409a70:	cbz	x8, 409b14 <error@@Base+0x7d58>
  409a74:	stur	xzr, [x29, #-16]
  409a78:	ldur	x8, [x29, #-16]
  409a7c:	ldur	x9, [x29, #-8]
  409a80:	ldr	x9, [x9, #136]
  409a84:	cmp	x8, x9
  409a88:	b.hi	409b14 <error@@Base+0x7d58>  // b.pmore
  409a8c:	ldur	x8, [x29, #-8]
  409a90:	ldr	x8, [x8, #64]
  409a94:	ldur	x9, [x29, #-16]
  409a98:	mov	x10, #0x18                  	// #24
  409a9c:	mul	x9, x10, x9
  409aa0:	add	x8, x8, x9
  409aa4:	str	x8, [sp, #16]
  409aa8:	str	xzr, [sp, #24]
  409aac:	ldr	x8, [sp, #24]
  409ab0:	ldr	x9, [sp, #16]
  409ab4:	ldr	x9, [x9]
  409ab8:	cmp	x8, x9
  409abc:	b.ge	409af8 <error@@Base+0x7d3c>  // b.tcont
  409ac0:	ldr	x8, [sp, #16]
  409ac4:	ldr	x8, [x8, #16]
  409ac8:	ldr	x9, [sp, #24]
  409acc:	mov	x10, #0x8                   	// #8
  409ad0:	mul	x9, x10, x9
  409ad4:	add	x8, x8, x9
  409ad8:	ldr	x8, [x8]
  409adc:	str	x8, [sp, #8]
  409ae0:	ldr	x0, [sp, #8]
  409ae4:	bl	40b640 <error@@Base+0x9884>
  409ae8:	ldr	x8, [sp, #24]
  409aec:	add	x8, x8, #0x1
  409af0:	str	x8, [sp, #24]
  409af4:	b	409aac <error@@Base+0x7cf0>
  409af8:	ldr	x8, [sp, #16]
  409afc:	ldr	x0, [x8, #16]
  409b00:	bl	401a90 <free@plt>
  409b04:	ldur	x8, [x29, #-16]
  409b08:	add	x8, x8, #0x1
  409b0c:	stur	x8, [x29, #-16]
  409b10:	b	409a78 <error@@Base+0x7cbc>
  409b14:	ldur	x8, [x29, #-8]
  409b18:	ldr	x0, [x8, #64]
  409b1c:	bl	401a90 <free@plt>
  409b20:	ldur	x8, [x29, #-8]
  409b24:	ldr	x8, [x8, #120]
  409b28:	adrp	x9, 422000 <error@@Base+0x20244>
  409b2c:	add	x9, x9, #0x920
  409b30:	cmp	x8, x9
  409b34:	b.eq	409b44 <error@@Base+0x7d88>  // b.none
  409b38:	ldur	x8, [x29, #-8]
  409b3c:	ldr	x0, [x8, #120]
  409b40:	bl	401a90 <free@plt>
  409b44:	ldur	x8, [x29, #-8]
  409b48:	ldr	x0, [x8, #224]
  409b4c:	bl	401a90 <free@plt>
  409b50:	ldur	x0, [x29, #-8]
  409b54:	bl	401a90 <free@plt>
  409b58:	ldp	x29, x30, [sp, #48]
  409b5c:	add	sp, sp, #0x40
  409b60:	ret
  409b64:	sub	sp, sp, #0x60
  409b68:	stp	x29, x30, [sp, #80]
  409b6c:	add	x29, sp, #0x50
  409b70:	stur	x0, [x29, #-16]
  409b74:	stur	x1, [x29, #-24]
  409b78:	stur	x2, [x29, #-32]
  409b7c:	str	x3, [sp, #40]
  409b80:	str	w4, [sp, #36]
  409b84:	ldur	x8, [x29, #-16]
  409b88:	ldr	x8, [x8]
  409b8c:	str	x8, [sp, #8]
  409b90:	ldr	w9, [sp, #36]
  409b94:	and	w9, w9, #0xfffffff8
  409b98:	cbz	w9, 409ba8 <error@@Base+0x7dec>
  409b9c:	mov	w8, #0x2                   	// #2
  409ba0:	stur	w8, [x29, #-4]
  409ba4:	b	409c80 <error@@Base+0x7ec4>
  409ba8:	ldr	w8, [sp, #36]
  409bac:	and	w8, w8, #0x4
  409bb0:	cbz	w8, 409bd0 <error@@Base+0x7e14>
  409bb4:	ldr	x8, [sp, #40]
  409bb8:	ldr	x8, [x8]
  409bbc:	str	x8, [sp, #24]
  409bc0:	ldr	x8, [sp, #40]
  409bc4:	ldr	x8, [x8, #8]
  409bc8:	str	x8, [sp, #16]
  409bcc:	b	409be0 <error@@Base+0x7e24>
  409bd0:	str	xzr, [sp, #24]
  409bd4:	ldur	x0, [x29, #-24]
  409bd8:	bl	4017a0 <strlen@plt>
  409bdc:	str	x0, [sp, #16]
  409be0:	ldur	x8, [x29, #-16]
  409be4:	ldrb	w9, [x8, #56]
  409be8:	mov	w10, #0x4                   	// #4
  409bec:	lsr	w9, w9, w10
  409bf0:	and	w9, w9, #0x1
  409bf4:	and	w9, w9, #0xff
  409bf8:	cbz	w9, 409c38 <error@@Base+0x7e7c>
  409bfc:	ldur	x0, [x29, #-16]
  409c00:	ldur	x1, [x29, #-24]
  409c04:	ldr	x2, [sp, #16]
  409c08:	ldr	x3, [sp, #24]
  409c0c:	ldr	x4, [sp, #16]
  409c10:	ldr	x5, [sp, #16]
  409c14:	ldr	w8, [sp, #36]
  409c18:	mov	x9, xzr
  409c1c:	mov	x6, x9
  409c20:	mov	x7, x9
  409c24:	mov	x9, sp
  409c28:	str	w8, [x9]
  409c2c:	bl	409c90 <error@@Base+0x7ed4>
  409c30:	str	w0, [sp, #32]
  409c34:	b	409c6c <error@@Base+0x7eb0>
  409c38:	ldur	x0, [x29, #-16]
  409c3c:	ldur	x1, [x29, #-24]
  409c40:	ldr	x2, [sp, #16]
  409c44:	ldr	x3, [sp, #24]
  409c48:	ldr	x4, [sp, #16]
  409c4c:	ldr	x5, [sp, #16]
  409c50:	ldur	x6, [x29, #-32]
  409c54:	ldr	x7, [sp, #40]
  409c58:	ldr	w8, [sp, #36]
  409c5c:	mov	x9, sp
  409c60:	str	w8, [x9]
  409c64:	bl	409c90 <error@@Base+0x7ed4>
  409c68:	str	w0, [sp, #32]
  409c6c:	ldr	w8, [sp, #32]
  409c70:	cmp	w8, #0x0
  409c74:	cset	w8, ne  // ne = any
  409c78:	and	w8, w8, #0x1
  409c7c:	stur	w8, [x29, #-4]
  409c80:	ldur	w0, [x29, #-4]
  409c84:	ldp	x29, x30, [sp, #80]
  409c88:	add	sp, sp, #0x60
  409c8c:	ret
  409c90:	stp	x29, x30, [sp, #-32]!
  409c94:	str	x28, [sp, #16]
  409c98:	mov	x29, sp
  409c9c:	sub	sp, sp, #0x280
  409ca0:	ldr	w8, [x29, #32]
  409ca4:	mov	x9, #0xffffffffffffffff    	// #-1
  409ca8:	mov	x10, #0x100                 	// #256
  409cac:	mov	w11, wzr
  409cb0:	add	x12, sp, #0xe8
  409cb4:	stur	x0, [x29, #-16]
  409cb8:	stur	x1, [x29, #-24]
  409cbc:	stur	x2, [x29, #-32]
  409cc0:	stur	x3, [x29, #-40]
  409cc4:	stur	x4, [x29, #-48]
  409cc8:	stur	x5, [x29, #-56]
  409ccc:	stur	x6, [x29, #-64]
  409cd0:	stur	x7, [x29, #-72]
  409cd4:	stur	w8, [x29, #-76]
  409cd8:	ldur	x13, [x29, #-16]
  409cdc:	ldr	x13, [x13]
  409ce0:	stur	x13, [x29, #-88]
  409ce4:	stur	x9, [x29, #-136]
  409ce8:	mov	x0, x12
  409cec:	mov	w1, w11
  409cf0:	mov	x2, x10
  409cf4:	str	x12, [sp, #184]
  409cf8:	bl	401920 <memset@plt>
  409cfc:	ldur	x9, [x29, #-88]
  409d00:	ldr	x10, [sp, #184]
  409d04:	str	x9, [x10, #152]
  409d08:	ldur	x9, [x29, #-16]
  409d0c:	ldr	x9, [x9, #32]
  409d10:	cbz	x9, 409d64 <error@@Base+0x7fa8>
  409d14:	ldur	x8, [x29, #-16]
  409d18:	ldrb	w9, [x8, #56]
  409d1c:	mov	w10, #0x3                   	// #3
  409d20:	lsr	w9, w9, w10
  409d24:	and	w9, w9, #0x1
  409d28:	and	w9, w9, #0xff
  409d2c:	cbz	w9, 409d64 <error@@Base+0x7fa8>
  409d30:	ldur	x8, [x29, #-40]
  409d34:	ldur	x9, [x29, #-48]
  409d38:	cmp	x8, x9
  409d3c:	b.eq	409d64 <error@@Base+0x7fa8>  // b.none
  409d40:	ldur	x8, [x29, #-16]
  409d44:	ldrb	w9, [x8, #56]
  409d48:	and	w9, w9, #0x1
  409d4c:	and	w9, w9, #0xff
  409d50:	cbnz	w9, 409d64 <error@@Base+0x7fa8>
  409d54:	ldur	x8, [x29, #-16]
  409d58:	ldr	x8, [x8, #32]
  409d5c:	str	x8, [sp, #176]
  409d60:	b	409d6c <error@@Base+0x7fb0>
  409d64:	mov	x8, xzr
  409d68:	str	x8, [sp, #176]
  409d6c:	ldr	x8, [sp, #176]
  409d70:	str	x8, [sp, #224]
  409d74:	ldur	x8, [x29, #-16]
  409d78:	ldr	x8, [x8, #40]
  409d7c:	str	x8, [sp, #216]
  409d80:	ldur	x8, [x29, #-64]
  409d84:	ldur	x9, [x29, #-16]
  409d88:	ldr	x9, [x9, #48]
  409d8c:	cmp	x8, x9
  409d90:	b.ls	409db0 <error@@Base+0x7ff4>  // b.plast
  409d94:	ldur	x8, [x29, #-64]
  409d98:	ldur	x9, [x29, #-16]
  409d9c:	ldr	x9, [x9, #48]
  409da0:	add	x9, x9, #0x1
  409da4:	subs	x8, x8, x9
  409da8:	str	x8, [sp, #168]
  409dac:	b	409db8 <error@@Base+0x7ffc>
  409db0:	mov	x8, xzr
  409db4:	str	x8, [sp, #168]
  409db8:	ldr	x8, [sp, #168]
  409dbc:	stur	x8, [x29, #-144]
  409dc0:	ldur	x8, [x29, #-144]
  409dc4:	ldur	x9, [x29, #-64]
  409dc8:	subs	x8, x9, x8
  409dcc:	stur	x8, [x29, #-64]
  409dd0:	ldur	x8, [x29, #-16]
  409dd4:	ldr	x8, [x8, #16]
  409dd8:	mov	w10, #0x1                   	// #1
  409ddc:	str	w10, [sp, #164]
  409de0:	cbz	x8, 409e34 <error@@Base+0x8078>
  409de4:	ldur	x8, [x29, #-88]
  409de8:	ldr	x8, [x8, #72]
  409dec:	mov	w9, #0x1                   	// #1
  409df0:	str	w9, [sp, #164]
  409df4:	cbz	x8, 409e34 <error@@Base+0x8078>
  409df8:	ldur	x8, [x29, #-88]
  409dfc:	ldr	x8, [x8, #80]
  409e00:	mov	w9, #0x1                   	// #1
  409e04:	str	w9, [sp, #164]
  409e08:	cbz	x8, 409e34 <error@@Base+0x8078>
  409e0c:	ldur	x8, [x29, #-88]
  409e10:	ldr	x8, [x8, #88]
  409e14:	mov	w9, #0x1                   	// #1
  409e18:	str	w9, [sp, #164]
  409e1c:	cbz	x8, 409e34 <error@@Base+0x8078>
  409e20:	ldur	x8, [x29, #-88]
  409e24:	ldr	x8, [x8, #96]
  409e28:	cmp	x8, #0x0
  409e2c:	cset	w9, eq  // eq = none
  409e30:	str	w9, [sp, #164]
  409e34:	ldr	w8, [sp, #164]
  409e38:	and	w8, w8, #0x1
  409e3c:	mov	w0, w8
  409e40:	sxtw	x9, w0
  409e44:	cbz	x9, 409e54 <error@@Base+0x8098>
  409e48:	mov	w8, #0x1                   	// #1
  409e4c:	stur	w8, [x29, #-4]
  409e50:	b	40ab78 <error@@Base+0x8dbc>
  409e54:	ldur	x8, [x29, #-88]
  409e58:	ldr	x8, [x8, #72]
  409e5c:	ldr	x8, [x8, #16]
  409e60:	cbnz	x8, 409ec0 <error@@Base+0x8104>
  409e64:	ldur	x8, [x29, #-88]
  409e68:	ldr	x8, [x8, #80]
  409e6c:	ldr	x8, [x8, #16]
  409e70:	cbnz	x8, 409ec0 <error@@Base+0x8104>
  409e74:	ldur	x8, [x29, #-88]
  409e78:	ldr	x8, [x8, #88]
  409e7c:	ldr	x8, [x8, #16]
  409e80:	cbz	x8, 409e9c <error@@Base+0x80e0>
  409e84:	ldur	x8, [x29, #-16]
  409e88:	ldrb	w9, [x8, #56]
  409e8c:	mov	w10, #0x7                   	// #7
  409e90:	lsr	w9, w9, w10
  409e94:	and	w9, w9, #0xff
  409e98:	cbnz	w9, 409ec0 <error@@Base+0x8104>
  409e9c:	ldur	x8, [x29, #-40]
  409ea0:	cbz	x8, 409eb8 <error@@Base+0x80fc>
  409ea4:	ldur	x8, [x29, #-48]
  409ea8:	cbz	x8, 409eb8 <error@@Base+0x80fc>
  409eac:	mov	w8, #0x1                   	// #1
  409eb0:	stur	w8, [x29, #-4]
  409eb4:	b	40ab78 <error@@Base+0x8dbc>
  409eb8:	stur	xzr, [x29, #-48]
  409ebc:	stur	xzr, [x29, #-40]
  409ec0:	ldur	x8, [x29, #-64]
  409ec4:	mov	w9, #0x1                   	// #1
  409ec8:	str	w9, [sp, #160]
  409ecc:	cbnz	x8, 409ee4 <error@@Base+0x8128>
  409ed0:	ldur	x8, [x29, #-88]
  409ed4:	ldr	x8, [x8, #152]
  409ed8:	cmp	x8, #0x0
  409edc:	cset	w9, ne  // ne = any
  409ee0:	str	w9, [sp, #160]
  409ee4:	ldr	w8, [sp, #160]
  409ee8:	mov	w9, #0x1                   	// #1
  409eec:	and	w8, w8, w9
  409ef0:	sturb	w8, [x29, #-109]
  409ef4:	ldur	x1, [x29, #-24]
  409ef8:	ldur	x2, [x29, #-32]
  409efc:	ldur	x10, [x29, #-88]
  409f00:	ldr	x10, [x10, #16]
  409f04:	add	x3, x10, #0x1
  409f08:	ldur	x10, [x29, #-16]
  409f0c:	ldr	x4, [x10, #40]
  409f10:	ldur	x10, [x29, #-16]
  409f14:	ldr	x10, [x10, #24]
  409f18:	tst	x10, #0x400000
  409f1c:	cset	w8, ne  // ne = any
  409f20:	ldur	x6, [x29, #-88]
  409f24:	add	x0, sp, #0xe8
  409f28:	and	w5, w8, #0x1
  409f2c:	bl	41646c <error@@Base+0x146b0>
  409f30:	stur	w0, [x29, #-80]
  409f34:	ldur	w8, [x29, #-80]
  409f38:	cmp	w8, #0x0
  409f3c:	cset	w8, ne  // ne = any
  409f40:	and	w8, w8, #0x1
  409f44:	mov	w1, w8
  409f48:	sxtw	x10, w1
  409f4c:	cbz	x10, 409f54 <error@@Base+0x8198>
  409f50:	b	40ab48 <error@@Base+0x8d8c>
  409f54:	ldur	x8, [x29, #-56]
  409f58:	add	x9, sp, #0xe8
  409f5c:	str	x8, [sp, #336]
  409f60:	ldur	x8, [x29, #-56]
  409f64:	str	x8, [sp, #328]
  409f68:	ldur	x8, [x29, #-16]
  409f6c:	ldrb	w10, [x8, #56]
  409f70:	mov	w11, #0x7                   	// #7
  409f74:	lsr	w10, w10, w11
  409f78:	and	w10, w10, #0xff
  409f7c:	strb	w10, [x9, #141]
  409f80:	ldur	w1, [x29, #-76]
  409f84:	ldur	x8, [x29, #-88]
  409f88:	ldr	x8, [x8, #152]
  409f8c:	mov	x12, #0x2                   	// #2
  409f90:	mul	x2, x8, x12
  409f94:	mov	x0, x9
  409f98:	bl	416608 <error@@Base+0x1484c>
  409f9c:	stur	w0, [x29, #-80]
  409fa0:	ldur	w10, [x29, #-80]
  409fa4:	cmp	w10, #0x0
  409fa8:	cset	w10, ne  // ne = any
  409fac:	and	w10, w10, #0x1
  409fb0:	mov	w2, w10
  409fb4:	sxtw	x8, w2
  409fb8:	cbz	x8, 409fc0 <error@@Base+0x8204>
  409fbc:	b	40ab48 <error@@Base+0x8d8c>
  409fc0:	ldur	x8, [x29, #-64]
  409fc4:	cmp	x8, #0x1
  409fc8:	b.hi	409fe8 <error@@Base+0x822c>  // b.pmore
  409fcc:	ldur	x8, [x29, #-88]
  409fd0:	ldrb	w9, [x8, #176]
  409fd4:	mov	w10, #0x1                   	// #1
  409fd8:	lsr	w9, w9, w10
  409fdc:	and	w9, w9, w10
  409fe0:	and	w9, w9, #0xff
  409fe4:	cbz	w9, 40a064 <error@@Base+0x82a8>
  409fe8:	ldr	x8, [sp, #296]
  409fec:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  409ff0:	cmp	x9, x8
  409ff4:	cset	w10, ls  // ls = plast
  409ff8:	and	w10, w10, #0x1
  409ffc:	mov	w0, w10
  40a000:	sxtw	x8, w0
  40a004:	cbz	x8, 40a014 <error@@Base+0x8258>
  40a008:	mov	w8, #0xc                   	// #12
  40a00c:	stur	w8, [x29, #-80]
  40a010:	b	40ab48 <error@@Base+0x8d8c>
  40a014:	add	x8, sp, #0xe8
  40a018:	ldr	x9, [sp, #296]
  40a01c:	add	x9, x9, #0x1
  40a020:	mov	x10, #0x8                   	// #8
  40a024:	mul	x0, x9, x10
  40a028:	str	x8, [sp, #152]
  40a02c:	bl	401890 <malloc@plt>
  40a030:	ldr	x8, [sp, #152]
  40a034:	str	x0, [x8, #184]
  40a038:	ldr	x9, [x8, #184]
  40a03c:	cmp	x9, #0x0
  40a040:	cset	w11, eq  // eq = none
  40a044:	and	w11, w11, #0x1
  40a048:	mov	w0, w11
  40a04c:	sxtw	x9, w0
  40a050:	cbz	x9, 40a060 <error@@Base+0x82a4>
  40a054:	mov	w8, #0xc                   	// #12
  40a058:	stur	w8, [x29, #-80]
  40a05c:	b	40ab48 <error@@Base+0x8d8c>
  40a060:	b	40a070 <error@@Base+0x82b4>
  40a064:	add	x8, sp, #0xe8
  40a068:	mov	x9, xzr
  40a06c:	str	x9, [x8, #184]
  40a070:	ldur	x8, [x29, #-40]
  40a074:	stur	x8, [x29, #-128]
  40a078:	ldur	w9, [x29, #-76]
  40a07c:	mov	w10, #0x1                   	// #1
  40a080:	mov	w11, #0x6                   	// #6
  40a084:	mov	w12, #0x4                   	// #4
  40a088:	tst	w9, #0x1
  40a08c:	csel	w9, w12, w11, ne  // ne = any
  40a090:	str	w9, [sp, #344]
  40a094:	ldur	x8, [x29, #-48]
  40a098:	ldur	x13, [x29, #-40]
  40a09c:	mov	w9, #0xffffffff            	// #-1
  40a0a0:	cmp	x8, x13
  40a0a4:	csel	w9, w9, w10, lt  // lt = tstop
  40a0a8:	stur	w9, [x29, #-108]
  40a0ac:	ldur	x8, [x29, #-48]
  40a0b0:	ldur	x13, [x29, #-40]
  40a0b4:	cmp	x8, x13
  40a0b8:	b.ge	40a0c8 <error@@Base+0x830c>  // b.tcont
  40a0bc:	ldur	x8, [x29, #-48]
  40a0c0:	str	x8, [sp, #144]
  40a0c4:	b	40a0d0 <error@@Base+0x8314>
  40a0c8:	ldur	x8, [x29, #-40]
  40a0cc:	str	x8, [sp, #144]
  40a0d0:	ldr	x8, [sp, #144]
  40a0d4:	stur	x8, [x29, #-96]
  40a0d8:	ldur	x8, [x29, #-48]
  40a0dc:	ldur	x9, [x29, #-40]
  40a0e0:	cmp	x8, x9
  40a0e4:	b.ge	40a0f4 <error@@Base+0x8338>  // b.tcont
  40a0e8:	ldur	x8, [x29, #-40]
  40a0ec:	str	x8, [sp, #136]
  40a0f0:	b	40a0fc <error@@Base+0x8340>
  40a0f4:	ldur	x8, [x29, #-48]
  40a0f8:	str	x8, [sp, #136]
  40a0fc:	ldr	x8, [sp, #136]
  40a100:	stur	x8, [x29, #-104]
  40a104:	ldur	x8, [x29, #-88]
  40a108:	ldr	w9, [x8, #180]
  40a10c:	cmp	w9, #0x1
  40a110:	cset	w9, eq  // eq = none
  40a114:	and	w9, w9, #0x1
  40a118:	sturb	w9, [x29, #-145]
  40a11c:	ldr	x8, [sp, #224]
  40a120:	cbz	x8, 40a1b0 <error@@Base+0x83f4>
  40a124:	ldurb	w8, [x29, #-145]
  40a128:	mov	w9, #0x1                   	// #1
  40a12c:	str	w9, [sp, #132]
  40a130:	tbnz	w8, #0, 40a168 <error@@Base+0x83ac>
  40a134:	ldur	x8, [x29, #-16]
  40a138:	ldr	x8, [x8, #24]
  40a13c:	and	x8, x8, #0x400000
  40a140:	mov	w9, #0x1                   	// #1
  40a144:	str	w9, [sp, #128]
  40a148:	cbnz	x8, 40a15c <error@@Base+0x83a0>
  40a14c:	ldr	x8, [sp, #216]
  40a150:	cmp	x8, #0x0
  40a154:	cset	w9, ne  // ne = any
  40a158:	str	w9, [sp, #128]
  40a15c:	ldr	w8, [sp, #128]
  40a160:	eor	w8, w8, #0x1
  40a164:	str	w8, [sp, #132]
  40a168:	ldr	w8, [sp, #132]
  40a16c:	mov	w9, #0x4                   	// #4
  40a170:	mov	w10, wzr
  40a174:	tst	w8, #0x1
  40a178:	csel	w8, w9, w10, ne  // ne = any
  40a17c:	ldur	x11, [x29, #-40]
  40a180:	ldur	x12, [x29, #-48]
  40a184:	mov	w9, #0x2                   	// #2
  40a188:	cmp	x11, x12
  40a18c:	csel	w9, w9, w10, le
  40a190:	orr	w8, w8, w9
  40a194:	ldr	x11, [sp, #216]
  40a198:	mov	w9, #0x1                   	// #1
  40a19c:	cmp	x11, #0x0
  40a1a0:	csel	w9, w9, w10, ne  // ne = any
  40a1a4:	orr	w8, w8, w9
  40a1a8:	str	w8, [sp, #124]
  40a1ac:	b	40a1b8 <error@@Base+0x83fc>
  40a1b0:	mov	w8, #0x8                   	// #8
  40a1b4:	str	w8, [sp, #124]
  40a1b8:	ldr	w8, [sp, #124]
  40a1bc:	stur	w8, [x29, #-116]
  40a1c0:	mov	w8, #0x1                   	// #1
  40a1c4:	stur	w8, [x29, #-80]
  40a1c8:	ldur	x9, [x29, #-128]
  40a1cc:	ldur	x10, [x29, #-96]
  40a1d0:	cmp	x9, x10
  40a1d4:	b.lt	40a1e8 <error@@Base+0x842c>  // b.tstop
  40a1d8:	ldur	x8, [x29, #-104]
  40a1dc:	ldur	x9, [x29, #-128]
  40a1e0:	cmp	x8, x9
  40a1e4:	b.ge	40a1ec <error@@Base+0x8430>  // b.tcont
  40a1e8:	b	40ab48 <error@@Base+0x8d8c>
  40a1ec:	ldur	w8, [x29, #-116]
  40a1f0:	subs	w8, w8, #0x4
  40a1f4:	mov	w9, w8
  40a1f8:	ubfx	x9, x9, #0, #32
  40a1fc:	cmp	x9, #0x4
  40a200:	str	x9, [sp, #112]
  40a204:	b.hi	40a470 <error@@Base+0x86b4>  // b.pmore
  40a208:	adrp	x8, 422000 <error@@Base+0x20244>
  40a20c:	add	x8, x8, #0x2a8
  40a210:	ldr	x11, [sp, #112]
  40a214:	ldrsw	x10, [x8, x11, lsl #2]
  40a218:	add	x9, x8, x10
  40a21c:	br	x9
  40a220:	b	40a574 <error@@Base+0x87b8>
  40a224:	ldur	x8, [x29, #-128]
  40a228:	ldur	x9, [x29, #-104]
  40a22c:	cmp	x8, x9
  40a230:	cset	w10, lt  // lt = tstop
  40a234:	and	w10, w10, #0x1
  40a238:	mov	w0, w10
  40a23c:	sxtw	x8, w0
  40a240:	mov	w10, #0x0                   	// #0
  40a244:	str	w10, [sp, #108]
  40a248:	cbz	x8, 40a284 <error@@Base+0x84c8>
  40a24c:	ldr	x8, [sp, #224]
  40a250:	ldr	x9, [sp, #216]
  40a254:	ldur	x10, [x29, #-24]
  40a258:	ldur	x11, [x29, #-128]
  40a25c:	ldrb	w12, [x10, x11]
  40a260:	mov	w10, w12
  40a264:	ldrb	w12, [x9, x10]
  40a268:	mov	w9, w12
  40a26c:	add	x8, x8, x9
  40a270:	ldrb	w12, [x8]
  40a274:	cmp	w12, #0x0
  40a278:	cset	w12, ne  // ne = any
  40a27c:	eor	w12, w12, #0x1
  40a280:	str	w12, [sp, #108]
  40a284:	ldr	w8, [sp, #108]
  40a288:	tbnz	w8, #0, 40a290 <error@@Base+0x84d4>
  40a28c:	b	40a2a0 <error@@Base+0x84e4>
  40a290:	ldur	x8, [x29, #-128]
  40a294:	add	x8, x8, #0x1
  40a298:	stur	x8, [x29, #-128]
  40a29c:	b	40a224 <error@@Base+0x8468>
  40a2a0:	b	40a314 <error@@Base+0x8558>
  40a2a4:	ldur	x8, [x29, #-128]
  40a2a8:	ldur	x9, [x29, #-104]
  40a2ac:	cmp	x8, x9
  40a2b0:	cset	w10, lt  // lt = tstop
  40a2b4:	and	w10, w10, #0x1
  40a2b8:	mov	w0, w10
  40a2bc:	sxtw	x8, w0
  40a2c0:	mov	w10, #0x0                   	// #0
  40a2c4:	str	w10, [sp, #104]
  40a2c8:	cbz	x8, 40a2f8 <error@@Base+0x853c>
  40a2cc:	ldr	x8, [sp, #224]
  40a2d0:	ldur	x9, [x29, #-24]
  40a2d4:	ldur	x10, [x29, #-128]
  40a2d8:	ldrb	w11, [x9, x10]
  40a2dc:	mov	w9, w11
  40a2e0:	add	x8, x8, x9
  40a2e4:	ldrb	w11, [x8]
  40a2e8:	cmp	w11, #0x0
  40a2ec:	cset	w11, ne  // ne = any
  40a2f0:	eor	w11, w11, #0x1
  40a2f4:	str	w11, [sp, #104]
  40a2f8:	ldr	w8, [sp, #104]
  40a2fc:	tbnz	w8, #0, 40a304 <error@@Base+0x8548>
  40a300:	b	40a314 <error@@Base+0x8558>
  40a304:	ldur	x8, [x29, #-128]
  40a308:	add	x8, x8, #0x1
  40a30c:	stur	x8, [x29, #-128]
  40a310:	b	40a2a4 <error@@Base+0x84e8>
  40a314:	ldur	x8, [x29, #-128]
  40a318:	ldur	x9, [x29, #-104]
  40a31c:	cmp	x8, x9
  40a320:	cset	w10, eq  // eq = none
  40a324:	and	w10, w10, #0x1
  40a328:	mov	w0, w10
  40a32c:	sxtw	x8, w0
  40a330:	cbz	x8, 40a3b4 <error@@Base+0x85f8>
  40a334:	ldur	x8, [x29, #-128]
  40a338:	ldur	x9, [x29, #-32]
  40a33c:	cmp	x8, x9
  40a340:	b.lt	40a350 <error@@Base+0x8594>  // b.tstop
  40a344:	mov	w8, wzr
  40a348:	str	w8, [sp, #100]
  40a34c:	b	40a360 <error@@Base+0x85a4>
  40a350:	ldur	x8, [x29, #-24]
  40a354:	ldur	x9, [x29, #-128]
  40a358:	ldrb	w10, [x8, x9]
  40a35c:	str	w10, [sp, #100]
  40a360:	ldr	w8, [sp, #100]
  40a364:	stur	w8, [x29, #-152]
  40a368:	ldr	x9, [sp, #224]
  40a36c:	ldr	x10, [sp, #216]
  40a370:	str	x9, [sp, #88]
  40a374:	cbz	x10, 40a38c <error@@Base+0x85d0>
  40a378:	ldr	x8, [sp, #216]
  40a37c:	ldursw	x9, [x29, #-152]
  40a380:	ldrb	w10, [x8, x9]
  40a384:	str	w10, [sp, #84]
  40a388:	b	40a394 <error@@Base+0x85d8>
  40a38c:	ldur	w8, [x29, #-152]
  40a390:	str	w8, [sp, #84]
  40a394:	ldr	w8, [sp, #84]
  40a398:	mov	w0, w8
  40a39c:	sxtw	x9, w0
  40a3a0:	ldr	x10, [sp, #88]
  40a3a4:	add	x9, x10, x9
  40a3a8:	ldrb	w8, [x9]
  40a3ac:	cbnz	w8, 40a3b4 <error@@Base+0x85f8>
  40a3b0:	b	40ab48 <error@@Base+0x8d8c>
  40a3b4:	b	40a574 <error@@Base+0x87b8>
  40a3b8:	ldur	x8, [x29, #-128]
  40a3bc:	ldur	x9, [x29, #-96]
  40a3c0:	cmp	x8, x9
  40a3c4:	b.lt	40a458 <error@@Base+0x869c>  // b.tstop
  40a3c8:	ldur	x8, [x29, #-128]
  40a3cc:	ldur	x9, [x29, #-32]
  40a3d0:	cmp	x8, x9
  40a3d4:	b.lt	40a3e4 <error@@Base+0x8628>  // b.tstop
  40a3d8:	mov	w8, wzr
  40a3dc:	str	w8, [sp, #80]
  40a3e0:	b	40a3f4 <error@@Base+0x8638>
  40a3e4:	ldur	x8, [x29, #-24]
  40a3e8:	ldur	x9, [x29, #-128]
  40a3ec:	ldrb	w10, [x8, x9]
  40a3f0:	str	w10, [sp, #80]
  40a3f4:	ldr	w8, [sp, #80]
  40a3f8:	stur	w8, [x29, #-152]
  40a3fc:	ldr	x9, [sp, #224]
  40a400:	ldr	x10, [sp, #216]
  40a404:	str	x9, [sp, #72]
  40a408:	cbz	x10, 40a420 <error@@Base+0x8664>
  40a40c:	ldr	x8, [sp, #216]
  40a410:	ldursw	x9, [x29, #-152]
  40a414:	ldrb	w10, [x8, x9]
  40a418:	str	w10, [sp, #68]
  40a41c:	b	40a428 <error@@Base+0x866c>
  40a420:	ldur	w8, [x29, #-152]
  40a424:	str	w8, [sp, #68]
  40a428:	ldr	w8, [sp, #68]
  40a42c:	mov	w0, w8
  40a430:	sxtw	x9, w0
  40a434:	ldr	x10, [sp, #72]
  40a438:	add	x9, x10, x9
  40a43c:	ldrb	w8, [x9]
  40a440:	cbz	w8, 40a448 <error@@Base+0x868c>
  40a444:	b	40a458 <error@@Base+0x869c>
  40a448:	ldur	x8, [x29, #-128]
  40a44c:	subs	x8, x8, #0x1
  40a450:	stur	x8, [x29, #-128]
  40a454:	b	40a3b8 <error@@Base+0x85fc>
  40a458:	ldur	x8, [x29, #-128]
  40a45c:	ldur	x9, [x29, #-96]
  40a460:	cmp	x8, x9
  40a464:	b.ge	40a46c <error@@Base+0x86b0>  // b.tcont
  40a468:	b	40ab48 <error@@Base+0x8d8c>
  40a46c:	b	40a574 <error@@Base+0x87b8>
  40a470:	ldur	x8, [x29, #-128]
  40a474:	ldr	x9, [sp, #272]
  40a478:	subs	x8, x8, x9
  40a47c:	str	x8, [sp, #208]
  40a480:	ldr	x8, [sp, #208]
  40a484:	ldr	x9, [sp, #288]
  40a488:	cmp	x8, x9
  40a48c:	cset	w10, cs  // cs = hs, nlast
  40a490:	and	w10, w10, #0x1
  40a494:	mov	w0, w10
  40a498:	sxtw	x8, w0
  40a49c:	cbz	x8, 40a4e4 <error@@Base+0x8728>
  40a4a0:	ldur	x1, [x29, #-128]
  40a4a4:	ldur	w2, [x29, #-76]
  40a4a8:	add	x0, sp, #0xe8
  40a4ac:	bl	416760 <error@@Base+0x149a4>
  40a4b0:	stur	w0, [x29, #-80]
  40a4b4:	ldur	w8, [x29, #-80]
  40a4b8:	cmp	w8, #0x0
  40a4bc:	cset	w8, ne  // ne = any
  40a4c0:	and	w8, w8, #0x1
  40a4c4:	mov	w1, w8
  40a4c8:	sxtw	x9, w1
  40a4cc:	cbz	x9, 40a4d4 <error@@Base+0x8718>
  40a4d0:	b	40ab48 <error@@Base+0x8d8c>
  40a4d4:	ldur	x8, [x29, #-128]
  40a4d8:	ldr	x9, [sp, #272]
  40a4dc:	subs	x8, x8, x9
  40a4e0:	str	x8, [sp, #208]
  40a4e4:	ldur	x8, [x29, #-128]
  40a4e8:	ldur	x9, [x29, #-32]
  40a4ec:	cmp	x8, x9
  40a4f0:	b.lt	40a500 <error@@Base+0x8744>  // b.tstop
  40a4f4:	mov	w8, wzr
  40a4f8:	str	w8, [sp, #64]
  40a4fc:	b	40a514 <error@@Base+0x8758>
  40a500:	add	x8, sp, #0xe8
  40a504:	ldr	x8, [x8, #8]
  40a508:	ldr	x9, [sp, #208]
  40a50c:	ldrb	w10, [x8, x9]
  40a510:	str	w10, [sp, #64]
  40a514:	ldr	w8, [sp, #64]
  40a518:	stur	w8, [x29, #-152]
  40a51c:	ldr	x9, [sp, #224]
  40a520:	ldursw	x10, [x29, #-152]
  40a524:	add	x9, x9, x10
  40a528:	ldrb	w8, [x9]
  40a52c:	cbz	w8, 40a534 <error@@Base+0x8778>
  40a530:	b	40a574 <error@@Base+0x87b8>
  40a534:	ldursw	x8, [x29, #-108]
  40a538:	ldur	x9, [x29, #-128]
  40a53c:	add	x8, x9, x8
  40a540:	stur	x8, [x29, #-128]
  40a544:	ldur	x8, [x29, #-128]
  40a548:	ldur	x9, [x29, #-96]
  40a54c:	cmp	x8, x9
  40a550:	b.lt	40a564 <error@@Base+0x87a8>  // b.tstop
  40a554:	ldur	x8, [x29, #-128]
  40a558:	ldur	x9, [x29, #-104]
  40a55c:	cmp	x8, x9
  40a560:	b.le	40a570 <error@@Base+0x87b4>
  40a564:	mov	w8, #0x1                   	// #1
  40a568:	stur	w8, [x29, #-80]
  40a56c:	b	40ab48 <error@@Base+0x8d8c>
  40a570:	b	40a470 <error@@Base+0x86b4>
  40a574:	ldur	x1, [x29, #-128]
  40a578:	ldur	w2, [x29, #-76]
  40a57c:	add	x0, sp, #0xe8
  40a580:	bl	416760 <error@@Base+0x149a4>
  40a584:	stur	w0, [x29, #-80]
  40a588:	ldur	w8, [x29, #-80]
  40a58c:	cmp	w8, #0x0
  40a590:	cset	w8, ne  // ne = any
  40a594:	and	w8, w8, #0x1
  40a598:	mov	w1, w8
  40a59c:	sxtw	x9, w1
  40a5a0:	cbz	x9, 40a5a8 <error@@Base+0x87ec>
  40a5a4:	b	40ab48 <error@@Base+0x8d8c>
  40a5a8:	ldurb	w8, [x29, #-145]
  40a5ac:	tbnz	w8, #0, 40a5d4 <error@@Base+0x8818>
  40a5b0:	ldr	x8, [sp, #280]
  40a5b4:	cbz	x8, 40a5d4 <error@@Base+0x8818>
  40a5b8:	add	x8, sp, #0xe8
  40a5bc:	ldr	x8, [x8, #16]
  40a5c0:	ldr	w9, [x8]
  40a5c4:	mov	w10, #0xffffffff            	// #-1
  40a5c8:	cmp	w9, w10
  40a5cc:	b.ne	40a5d4 <error@@Base+0x8818>  // b.any
  40a5d0:	b	40a76c <error@@Base+0x89b0>
  40a5d4:	str	wzr, [sp, #456]
  40a5d8:	str	xzr, [sp, #432]
  40a5dc:	str	xzr, [sp, #424]
  40a5e0:	ldurb	w8, [x29, #-109]
  40a5e4:	ldur	x9, [x29, #-40]
  40a5e8:	ldur	x10, [x29, #-48]
  40a5ec:	cmp	x9, x10
  40a5f0:	str	w8, [sp, #60]
  40a5f4:	b.gt	40a604 <error@@Base+0x8848>
  40a5f8:	sub	x8, x29, #0x80
  40a5fc:	str	x8, [sp, #48]
  40a600:	b	40a60c <error@@Base+0x8850>
  40a604:	mov	x8, xzr
  40a608:	str	x8, [sp, #48]
  40a60c:	ldr	x8, [sp, #48]
  40a610:	add	x0, sp, #0xe8
  40a614:	ldr	w9, [sp, #60]
  40a618:	and	w1, w9, #0x1
  40a61c:	mov	x2, x8
  40a620:	bl	417424 <error@@Base+0x15668>
  40a624:	stur	x0, [x29, #-136]
  40a628:	ldur	x8, [x29, #-136]
  40a62c:	mov	x10, #0xffffffffffffffff    	// #-1
  40a630:	cmp	x8, x10
  40a634:	b.eq	40a764 <error@@Base+0x89a8>  // b.none
  40a638:	ldur	x8, [x29, #-136]
  40a63c:	mov	x9, #0xfffffffffffffffe    	// #-2
  40a640:	cmp	x8, x9
  40a644:	cset	w10, eq  // eq = none
  40a648:	and	w10, w10, #0x1
  40a64c:	mov	w0, w10
  40a650:	sxtw	x8, w0
  40a654:	cbz	x8, 40a664 <error@@Base+0x88a8>
  40a658:	mov	w8, #0xc                   	// #12
  40a65c:	stur	w8, [x29, #-80]
  40a660:	b	40ab48 <error@@Base+0x8d8c>
  40a664:	ldur	x8, [x29, #-136]
  40a668:	str	x8, [sp, #400]
  40a66c:	ldur	x8, [x29, #-16]
  40a670:	ldrb	w9, [x8, #56]
  40a674:	mov	w10, #0x4                   	// #4
  40a678:	lsr	w9, w9, w10
  40a67c:	and	w9, w9, #0x1
  40a680:	and	w9, w9, #0xff
  40a684:	cbnz	w9, 40a694 <error@@Base+0x88d8>
  40a688:	ldur	x8, [x29, #-64]
  40a68c:	cmp	x8, #0x1
  40a690:	b.hi	40a6a0 <error@@Base+0x88e4>  // b.pmore
  40a694:	ldur	x8, [x29, #-88]
  40a698:	ldr	x8, [x8, #152]
  40a69c:	cbz	x8, 40a6d4 <error@@Base+0x8918>
  40a6a0:	add	x8, sp, #0xe8
  40a6a4:	ldr	x9, [x8, #184]
  40a6a8:	ldur	x10, [x29, #-136]
  40a6ac:	mov	x11, #0x8                   	// #8
  40a6b0:	mul	x10, x11, x10
  40a6b4:	add	x9, x9, x10
  40a6b8:	ldr	x9, [x9]
  40a6bc:	str	x9, [sp, #200]
  40a6c0:	ldr	x1, [sp, #200]
  40a6c4:	ldur	x2, [x29, #-136]
  40a6c8:	mov	x0, x8
  40a6cc:	bl	4179f4 <error@@Base+0x15c38>
  40a6d0:	str	x0, [sp, #408]
  40a6d4:	ldur	x8, [x29, #-16]
  40a6d8:	ldrb	w9, [x8, #56]
  40a6dc:	mov	w10, #0x4                   	// #4
  40a6e0:	lsr	w9, w9, w10
  40a6e4:	and	w9, w9, #0x1
  40a6e8:	and	w9, w9, #0xff
  40a6ec:	cbnz	w9, 40a710 <error@@Base+0x8954>
  40a6f0:	ldur	x8, [x29, #-64]
  40a6f4:	cmp	x8, #0x1
  40a6f8:	b.ls	40a710 <error@@Base+0x8954>  // b.plast
  40a6fc:	ldur	x8, [x29, #-88]
  40a700:	ldrb	w9, [x8, #176]
  40a704:	and	w9, w9, #0x1
  40a708:	and	w9, w9, #0xff
  40a70c:	cbnz	w9, 40a71c <error@@Base+0x8960>
  40a710:	ldur	x8, [x29, #-88]
  40a714:	ldr	x8, [x8, #152]
  40a718:	cbz	x8, 40a760 <error@@Base+0x89a4>
  40a71c:	add	x0, sp, #0xe8
  40a720:	bl	417aa0 <error@@Base+0x15ce4>
  40a724:	stur	w0, [x29, #-80]
  40a728:	ldur	w8, [x29, #-80]
  40a72c:	cbnz	w8, 40a734 <error@@Base+0x8978>
  40a730:	b	40a780 <error@@Base+0x89c4>
  40a734:	ldur	w8, [x29, #-80]
  40a738:	cmp	w8, #0x1
  40a73c:	cset	w8, ne  // ne = any
  40a740:	and	w8, w8, #0x1
  40a744:	mov	w0, w8
  40a748:	sxtw	x9, w0
  40a74c:	cbz	x9, 40a754 <error@@Base+0x8998>
  40a750:	b	40ab48 <error@@Base+0x8d8c>
  40a754:	mov	x8, #0xffffffffffffffff    	// #-1
  40a758:	stur	x8, [x29, #-136]
  40a75c:	b	40a764 <error@@Base+0x89a8>
  40a760:	b	40a780 <error@@Base+0x89c4>
  40a764:	add	x0, sp, #0xe8
  40a768:	bl	417e1c <error@@Base+0x16060>
  40a76c:	ldursw	x8, [x29, #-108]
  40a770:	ldur	x9, [x29, #-128]
  40a774:	add	x8, x9, x8
  40a778:	stur	x8, [x29, #-128]
  40a77c:	b	40a1c0 <error@@Base+0x8404>
  40a780:	ldur	x8, [x29, #-64]
  40a784:	cmp	x8, #0x0
  40a788:	cset	w9, ls  // ls = plast
  40a78c:	tbnz	w9, #0, 40ab48 <error@@Base+0x8d8c>
  40a790:	mov	x8, #0x1                   	// #1
  40a794:	str	x8, [sp, #192]
  40a798:	ldr	x8, [sp, #192]
  40a79c:	ldur	x9, [x29, #-64]
  40a7a0:	cmp	x8, x9
  40a7a4:	b.cs	40a7e4 <error@@Base+0x8a28>  // b.hs, b.nlast
  40a7a8:	ldur	x8, [x29, #-72]
  40a7ac:	ldr	x9, [sp, #192]
  40a7b0:	mov	x10, #0x10                  	// #16
  40a7b4:	mul	x9, x10, x9
  40a7b8:	add	x8, x8, x9
  40a7bc:	mov	x9, #0xffffffffffffffff    	// #-1
  40a7c0:	str	x9, [x8, #8]
  40a7c4:	ldur	x8, [x29, #-72]
  40a7c8:	ldr	x11, [sp, #192]
  40a7cc:	mul	x10, x10, x11
  40a7d0:	str	x9, [x8, x10]
  40a7d4:	ldr	x8, [sp, #192]
  40a7d8:	add	x8, x8, #0x1
  40a7dc:	str	x8, [sp, #192]
  40a7e0:	b	40a798 <error@@Base+0x89dc>
  40a7e4:	ldur	x8, [x29, #-72]
  40a7e8:	str	xzr, [x8]
  40a7ec:	ldr	x8, [sp, #400]
  40a7f0:	ldur	x9, [x29, #-72]
  40a7f4:	str	x8, [x9, #8]
  40a7f8:	ldur	x8, [x29, #-16]
  40a7fc:	ldrb	w10, [x8, #56]
  40a800:	mov	w11, #0x4                   	// #4
  40a804:	lsr	w10, w10, w11
  40a808:	and	w10, w10, #0x1
  40a80c:	and	w10, w10, #0xff
  40a810:	cbnz	w10, 40a8a8 <error@@Base+0x8aec>
  40a814:	ldur	x8, [x29, #-64]
  40a818:	cmp	x8, #0x1
  40a81c:	b.ls	40a8a8 <error@@Base+0x8aec>  // b.plast
  40a820:	ldur	x0, [x29, #-16]
  40a824:	ldur	x2, [x29, #-64]
  40a828:	ldur	x3, [x29, #-72]
  40a82c:	ldur	x8, [x29, #-88]
  40a830:	ldrb	w9, [x8, #176]
  40a834:	and	w9, w9, #0x1
  40a838:	and	w9, w9, #0xff
  40a83c:	mov	w10, #0x0                   	// #0
  40a840:	str	x0, [sp, #40]
  40a844:	str	x2, [sp, #32]
  40a848:	str	x3, [sp, #24]
  40a84c:	str	w10, [sp, #20]
  40a850:	cbz	w9, 40a868 <error@@Base+0x8aac>
  40a854:	ldur	x8, [x29, #-88]
  40a858:	ldr	x8, [x8, #152]
  40a85c:	cmp	x8, #0x0
  40a860:	cset	w9, gt
  40a864:	str	w9, [sp, #20]
  40a868:	ldr	w8, [sp, #20]
  40a86c:	ldr	x0, [sp, #40]
  40a870:	add	x1, sp, #0xe8
  40a874:	ldr	x2, [sp, #32]
  40a878:	ldr	x3, [sp, #24]
  40a87c:	and	w4, w8, #0x1
  40a880:	bl	417f28 <error@@Base+0x1616c>
  40a884:	stur	w0, [x29, #-80]
  40a888:	ldur	w8, [x29, #-80]
  40a88c:	cmp	w8, #0x0
  40a890:	cset	w8, ne  // ne = any
  40a894:	and	w8, w8, #0x1
  40a898:	mov	w1, w8
  40a89c:	sxtw	x9, w1
  40a8a0:	cbz	x9, 40a8a8 <error@@Base+0x8aec>
  40a8a4:	b	40ab48 <error@@Base+0x8d8c>
  40a8a8:	str	xzr, [sp, #192]
  40a8ac:	ldr	x8, [sp, #192]
  40a8b0:	ldur	x9, [x29, #-64]
  40a8b4:	cmp	x8, x9
  40a8b8:	b.cs	40aa24 <error@@Base+0x8c68>  // b.hs, b.nlast
  40a8bc:	ldur	x8, [x29, #-72]
  40a8c0:	ldr	x9, [sp, #192]
  40a8c4:	mov	x10, #0x10                  	// #16
  40a8c8:	mul	x9, x10, x9
  40a8cc:	ldr	x8, [x8, x9]
  40a8d0:	mov	x9, #0xffffffffffffffff    	// #-1
  40a8d4:	cmp	x8, x9
  40a8d8:	b.eq	40aa14 <error@@Base+0x8c58>  // b.none
  40a8dc:	ldrb	w8, [sp, #372]
  40a8e0:	cmp	w8, #0x0
  40a8e4:	cset	w8, ne  // ne = any
  40a8e8:	and	w8, w8, #0x1
  40a8ec:	mov	w0, w8
  40a8f0:	sxtw	x9, w0
  40a8f4:	cbz	x9, 40a9d0 <error@@Base+0x8c14>
  40a8f8:	ldur	x8, [x29, #-72]
  40a8fc:	ldr	x9, [sp, #192]
  40a900:	mov	x10, #0x10                  	// #16
  40a904:	mul	x9, x10, x9
  40a908:	ldr	x8, [x8, x9]
  40a90c:	ldr	x9, [sp, #280]
  40a910:	cmp	x8, x9
  40a914:	b.ne	40a924 <error@@Base+0x8b68>  // b.any
  40a918:	ldr	x8, [sp, #288]
  40a91c:	str	x8, [sp, #8]
  40a920:	b	40a948 <error@@Base+0x8b8c>
  40a924:	add	x8, sp, #0xe8
  40a928:	ldr	x8, [x8, #24]
  40a92c:	ldur	x9, [x29, #-72]
  40a930:	ldr	x10, [sp, #192]
  40a934:	mov	x11, #0x10                  	// #16
  40a938:	mul	x10, x11, x10
  40a93c:	ldr	x9, [x9, x10]
  40a940:	ldr	x8, [x8, x9, lsl #3]
  40a944:	str	x8, [sp, #8]
  40a948:	ldr	x8, [sp, #8]
  40a94c:	ldur	x9, [x29, #-72]
  40a950:	ldr	x10, [sp, #192]
  40a954:	mov	x11, #0x10                  	// #16
  40a958:	mul	x10, x11, x10
  40a95c:	str	x8, [x9, x10]
  40a960:	ldur	x8, [x29, #-72]
  40a964:	ldr	x9, [sp, #192]
  40a968:	mul	x9, x11, x9
  40a96c:	add	x8, x8, x9
  40a970:	ldr	x8, [x8, #8]
  40a974:	ldr	x9, [sp, #280]
  40a978:	cmp	x8, x9
  40a97c:	b.ne	40a98c <error@@Base+0x8bd0>  // b.any
  40a980:	ldr	x8, [sp, #288]
  40a984:	str	x8, [sp]
  40a988:	b	40a9b4 <error@@Base+0x8bf8>
  40a98c:	add	x8, sp, #0xe8
  40a990:	ldr	x8, [x8, #24]
  40a994:	ldur	x9, [x29, #-72]
  40a998:	ldr	x10, [sp, #192]
  40a99c:	mov	x11, #0x10                  	// #16
  40a9a0:	mul	x10, x11, x10
  40a9a4:	add	x9, x9, x10
  40a9a8:	ldr	x9, [x9, #8]
  40a9ac:	ldr	x8, [x8, x9, lsl #3]
  40a9b0:	str	x8, [sp]
  40a9b4:	ldr	x8, [sp]
  40a9b8:	ldur	x9, [x29, #-72]
  40a9bc:	ldr	x10, [sp, #192]
  40a9c0:	mov	x11, #0x10                  	// #16
  40a9c4:	mul	x10, x11, x10
  40a9c8:	add	x9, x9, x10
  40a9cc:	str	x8, [x9, #8]
  40a9d0:	ldur	x8, [x29, #-128]
  40a9d4:	ldur	x9, [x29, #-72]
  40a9d8:	ldr	x10, [sp, #192]
  40a9dc:	mov	x11, #0x10                  	// #16
  40a9e0:	mul	x10, x11, x10
  40a9e4:	add	x9, x9, x10
  40a9e8:	ldr	x10, [x9]
  40a9ec:	add	x8, x10, x8
  40a9f0:	str	x8, [x9]
  40a9f4:	ldur	x8, [x29, #-128]
  40a9f8:	ldur	x9, [x29, #-72]
  40a9fc:	ldr	x10, [sp, #192]
  40aa00:	mul	x10, x11, x10
  40aa04:	add	x9, x9, x10
  40aa08:	ldr	x10, [x9, #8]
  40aa0c:	add	x8, x10, x8
  40aa10:	str	x8, [x9, #8]
  40aa14:	ldr	x8, [sp, #192]
  40aa18:	add	x8, x8, #0x1
  40aa1c:	str	x8, [sp, #192]
  40aa20:	b	40a8ac <error@@Base+0x8af0>
  40aa24:	str	xzr, [sp, #192]
  40aa28:	ldr	x8, [sp, #192]
  40aa2c:	ldur	x9, [x29, #-144]
  40aa30:	cmp	x8, x9
  40aa34:	b.ge	40aa84 <error@@Base+0x8cc8>  // b.tcont
  40aa38:	ldur	x8, [x29, #-72]
  40aa3c:	ldur	x9, [x29, #-64]
  40aa40:	ldr	x10, [sp, #192]
  40aa44:	add	x9, x9, x10
  40aa48:	mov	x10, #0x10                  	// #16
  40aa4c:	mul	x9, x10, x9
  40aa50:	mov	x11, #0xffffffffffffffff    	// #-1
  40aa54:	str	x11, [x8, x9]
  40aa58:	ldur	x8, [x29, #-72]
  40aa5c:	ldur	x9, [x29, #-64]
  40aa60:	ldr	x12, [sp, #192]
  40aa64:	add	x9, x9, x12
  40aa68:	mul	x9, x10, x9
  40aa6c:	add	x8, x8, x9
  40aa70:	str	x11, [x8, #8]
  40aa74:	ldr	x8, [sp, #192]
  40aa78:	add	x8, x8, #0x1
  40aa7c:	str	x8, [sp, #192]
  40aa80:	b	40aa28 <error@@Base+0x8c6c>
  40aa84:	ldur	x8, [x29, #-88]
  40aa88:	ldr	x8, [x8, #224]
  40aa8c:	cbz	x8, 40ab48 <error@@Base+0x8d8c>
  40aa90:	str	xzr, [sp, #192]
  40aa94:	ldr	x8, [sp, #192]
  40aa98:	add	x8, x8, #0x1
  40aa9c:	ldur	x9, [x29, #-64]
  40aaa0:	cmp	x8, x9
  40aaa4:	b.cs	40ab48 <error@@Base+0x8d8c>  // b.hs, b.nlast
  40aaa8:	ldur	x8, [x29, #-88]
  40aaac:	ldr	x8, [x8, #224]
  40aab0:	ldr	x9, [sp, #192]
  40aab4:	ldr	x8, [x8, x9, lsl #3]
  40aab8:	ldr	x9, [sp, #192]
  40aabc:	cmp	x8, x9
  40aac0:	b.eq	40ab38 <error@@Base+0x8d7c>  // b.none
  40aac4:	ldur	x8, [x29, #-72]
  40aac8:	ldur	x9, [x29, #-88]
  40aacc:	ldr	x9, [x9, #224]
  40aad0:	ldr	x10, [sp, #192]
  40aad4:	ldr	x9, [x9, x10, lsl #3]
  40aad8:	add	x9, x9, #0x1
  40aadc:	mov	x10, #0x10                  	// #16
  40aae0:	mul	x9, x10, x9
  40aae4:	ldr	x8, [x8, x9]
  40aae8:	ldur	x9, [x29, #-72]
  40aaec:	ldr	x11, [sp, #192]
  40aaf0:	add	x11, x11, #0x1
  40aaf4:	mul	x11, x10, x11
  40aaf8:	str	x8, [x9, x11]
  40aafc:	ldur	x8, [x29, #-72]
  40ab00:	ldur	x9, [x29, #-88]
  40ab04:	ldr	x9, [x9, #224]
  40ab08:	ldr	x11, [sp, #192]
  40ab0c:	ldr	x9, [x9, x11, lsl #3]
  40ab10:	add	x9, x9, #0x1
  40ab14:	mul	x9, x10, x9
  40ab18:	add	x8, x8, x9
  40ab1c:	ldr	x8, [x8, #8]
  40ab20:	ldur	x9, [x29, #-72]
  40ab24:	ldr	x11, [sp, #192]
  40ab28:	add	x11, x11, #0x1
  40ab2c:	mul	x10, x10, x11
  40ab30:	add	x9, x9, x10
  40ab34:	str	x8, [x9, #8]
  40ab38:	ldr	x8, [sp, #192]
  40ab3c:	add	x8, x8, #0x1
  40ab40:	str	x8, [sp, #192]
  40ab44:	b	40aa94 <error@@Base+0x8cd8>
  40ab48:	add	x8, sp, #0xe8
  40ab4c:	ldr	x0, [x8, #184]
  40ab50:	bl	401a90 <free@plt>
  40ab54:	ldur	x8, [x29, #-88]
  40ab58:	ldr	x8, [x8, #152]
  40ab5c:	cbz	x8, 40ab68 <error@@Base+0x8dac>
  40ab60:	add	x0, sp, #0xe8
  40ab64:	bl	418304 <error@@Base+0x16548>
  40ab68:	add	x0, sp, #0xe8
  40ab6c:	bl	40bfb8 <error@@Base+0xa1fc>
  40ab70:	ldur	w8, [x29, #-80]
  40ab74:	stur	w8, [x29, #-4]
  40ab78:	ldur	w0, [x29, #-4]
  40ab7c:	add	sp, sp, #0x280
  40ab80:	ldr	x28, [sp, #16]
  40ab84:	ldp	x29, x30, [sp], #32
  40ab88:	ret
  40ab8c:	sub	sp, sp, #0x40
  40ab90:	stp	x29, x30, [sp, #48]
  40ab94:	add	x29, sp, #0x30
  40ab98:	mov	x8, xzr
  40ab9c:	stur	x0, [x29, #-8]
  40aba0:	stur	x1, [x29, #-16]
  40aba4:	str	x2, [sp, #24]
  40aba8:	str	x3, [sp, #16]
  40abac:	str	x4, [sp, #8]
  40abb0:	ldur	x0, [x29, #-8]
  40abb4:	ldur	x1, [x29, #-16]
  40abb8:	ldr	x2, [sp, #24]
  40abbc:	ldr	x3, [sp, #16]
  40abc0:	ldr	x5, [sp, #24]
  40abc4:	ldr	x6, [sp, #8]
  40abc8:	mov	x4, x8
  40abcc:	mov	w9, #0x1                   	// #1
  40abd0:	and	w7, w9, #0x1
  40abd4:	bl	40abe4 <error@@Base+0x8e28>
  40abd8:	ldp	x29, x30, [sp, #48]
  40abdc:	add	sp, sp, #0x40
  40abe0:	ret
  40abe4:	sub	sp, sp, #0xb0
  40abe8:	stp	x29, x30, [sp, #160]
  40abec:	add	x29, sp, #0xa0
  40abf0:	mov	w8, #0x1                   	// #1
  40abf4:	stur	x0, [x29, #-16]
  40abf8:	stur	x1, [x29, #-24]
  40abfc:	stur	x2, [x29, #-32]
  40ac00:	stur	x3, [x29, #-40]
  40ac04:	stur	x4, [x29, #-48]
  40ac08:	stur	x5, [x29, #-56]
  40ac0c:	stur	x6, [x29, #-64]
  40ac10:	and	w8, w7, w8
  40ac14:	sturb	w8, [x29, #-65]
  40ac18:	str	wzr, [sp, #60]
  40ac1c:	ldur	x9, [x29, #-16]
  40ac20:	ldr	x9, [x9]
  40ac24:	str	x9, [sp, #48]
  40ac28:	ldur	x9, [x29, #-40]
  40ac2c:	ldur	x10, [x29, #-48]
  40ac30:	add	x9, x9, x10
  40ac34:	str	x9, [sp, #40]
  40ac38:	ldur	x9, [x29, #-40]
  40ac3c:	cmp	x9, #0x0
  40ac40:	cset	w8, lt  // lt = tstop
  40ac44:	mov	w11, #0x1                   	// #1
  40ac48:	str	w11, [sp, #36]
  40ac4c:	tbnz	w8, #0, 40ac64 <error@@Base+0x8ea8>
  40ac50:	ldur	x8, [x29, #-40]
  40ac54:	ldur	x9, [x29, #-32]
  40ac58:	cmp	x8, x9
  40ac5c:	cset	w10, gt
  40ac60:	str	w10, [sp, #36]
  40ac64:	ldr	w8, [sp, #36]
  40ac68:	and	w8, w8, #0x1
  40ac6c:	mov	w0, w8
  40ac70:	sxtw	x9, w0
  40ac74:	cbz	x9, 40ac84 <error@@Base+0x8ec8>
  40ac78:	mov	x8, #0xffffffffffffffff    	// #-1
  40ac7c:	stur	x8, [x29, #-8]
  40ac80:	b	40b0a0 <error@@Base+0x92e4>
  40ac84:	ldur	x8, [x29, #-32]
  40ac88:	ldr	x9, [sp, #40]
  40ac8c:	mov	w10, #0x1                   	// #1
  40ac90:	cmp	x8, x9
  40ac94:	str	w10, [sp, #32]
  40ac98:	b.lt	40acd4 <error@@Base+0x8f18>  // b.tstop
  40ac9c:	ldur	x8, [x29, #-48]
  40aca0:	mov	x9, xzr
  40aca4:	cmp	x9, x8
  40aca8:	cset	w10, gt
  40acac:	mov	w11, #0x0                   	// #0
  40acb0:	str	w11, [sp, #28]
  40acb4:	tbnz	w10, #0, 40accc <error@@Base+0x8f10>
  40acb8:	ldr	x8, [sp, #40]
  40acbc:	ldur	x9, [x29, #-40]
  40acc0:	cmp	x8, x9
  40acc4:	cset	w10, lt  // lt = tstop
  40acc8:	str	w10, [sp, #28]
  40accc:	ldr	w8, [sp, #28]
  40acd0:	str	w8, [sp, #32]
  40acd4:	ldr	w8, [sp, #32]
  40acd8:	and	w8, w8, #0x1
  40acdc:	mov	w0, w8
  40ace0:	sxtw	x9, w0
  40ace4:	cbz	x9, 40acf4 <error@@Base+0x8f38>
  40ace8:	ldur	x8, [x29, #-32]
  40acec:	str	x8, [sp, #40]
  40acf0:	b	40ad58 <error@@Base+0x8f9c>
  40acf4:	ldr	x8, [sp, #40]
  40acf8:	cmp	x8, #0x0
  40acfc:	cset	w9, lt  // lt = tstop
  40ad00:	mov	w10, #0x1                   	// #1
  40ad04:	str	w10, [sp, #24]
  40ad08:	tbnz	w9, #0, 40ad40 <error@@Base+0x8f84>
  40ad0c:	ldur	x8, [x29, #-48]
  40ad10:	cmp	x8, #0x0
  40ad14:	cset	w9, ge  // ge = tcont
  40ad18:	mov	w10, #0x0                   	// #0
  40ad1c:	str	w10, [sp, #20]
  40ad20:	tbnz	w9, #0, 40ad38 <error@@Base+0x8f7c>
  40ad24:	ldur	x8, [x29, #-40]
  40ad28:	ldr	x9, [sp, #40]
  40ad2c:	cmp	x8, x9
  40ad30:	cset	w10, le
  40ad34:	str	w10, [sp, #20]
  40ad38:	ldr	w8, [sp, #20]
  40ad3c:	str	w8, [sp, #24]
  40ad40:	ldr	w8, [sp, #24]
  40ad44:	and	w8, w8, #0x1
  40ad48:	mov	w0, w8
  40ad4c:	sxtw	x9, w0
  40ad50:	cbz	x9, 40ad58 <error@@Base+0x8f9c>
  40ad54:	str	xzr, [sp, #40]
  40ad58:	ldur	x8, [x29, #-16]
  40ad5c:	ldrb	w9, [x8, #56]
  40ad60:	mov	w10, #0x5                   	// #5
  40ad64:	lsr	w9, w9, w10
  40ad68:	mov	w10, #0x1                   	// #1
  40ad6c:	and	w9, w9, #0x1
  40ad70:	mov	w11, wzr
  40ad74:	mov	w12, #0x1                   	// #1
  40ad78:	tst	w9, #0xff
  40ad7c:	csel	w9, w12, w11, ne  // ne = any
  40ad80:	ldr	w12, [sp, #60]
  40ad84:	orr	w9, w12, w9
  40ad88:	str	w9, [sp, #60]
  40ad8c:	ldur	x8, [x29, #-16]
  40ad90:	ldrb	w9, [x8, #56]
  40ad94:	mov	w12, #0x6                   	// #6
  40ad98:	lsr	w9, w9, w12
  40ad9c:	and	w9, w9, w10
  40ada0:	mov	w10, #0x2                   	// #2
  40ada4:	tst	w9, #0xff
  40ada8:	csel	w9, w10, w11, ne  // ne = any
  40adac:	ldr	w10, [sp, #60]
  40adb0:	orr	w9, w10, w9
  40adb4:	str	w9, [sp, #60]
  40adb8:	ldur	x8, [x29, #-40]
  40adbc:	ldr	x13, [sp, #40]
  40adc0:	cmp	x8, x13
  40adc4:	b.ge	40adf8 <error@@Base+0x903c>  // b.tcont
  40adc8:	ldur	x8, [x29, #-16]
  40adcc:	ldr	x8, [x8, #32]
  40add0:	cbz	x8, 40adf8 <error@@Base+0x903c>
  40add4:	ldur	x8, [x29, #-16]
  40add8:	ldrb	w9, [x8, #56]
  40addc:	mov	w10, #0x3                   	// #3
  40ade0:	lsr	w9, w9, w10
  40ade4:	and	w9, w9, #0x1
  40ade8:	and	w9, w9, #0xff
  40adec:	cbnz	w9, 40adf8 <error@@Base+0x903c>
  40adf0:	ldur	x0, [x29, #-16]
  40adf4:	bl	408d6c <error@@Base+0x6fb0>
  40adf8:	ldur	x8, [x29, #-16]
  40adfc:	ldrb	w9, [x8, #56]
  40ae00:	mov	w10, #0x4                   	// #4
  40ae04:	lsr	w9, w9, w10
  40ae08:	and	w9, w9, #0x1
  40ae0c:	and	w9, w9, #0xff
  40ae10:	mov	w8, w9
  40ae14:	ubfx	x8, x8, #0, #32
  40ae18:	cbz	x8, 40ae24 <error@@Base+0x9068>
  40ae1c:	mov	x8, xzr
  40ae20:	stur	x8, [x29, #-64]
  40ae24:	ldur	x8, [x29, #-64]
  40ae28:	cbnz	x8, 40ae38 <error@@Base+0x907c>
  40ae2c:	mov	x8, #0x1                   	// #1
  40ae30:	str	x8, [sp, #72]
  40ae34:	b	40aedc <error@@Base+0x9120>
  40ae38:	ldur	x8, [x29, #-16]
  40ae3c:	ldrb	w9, [x8, #56]
  40ae40:	mov	w10, #0x1                   	// #1
  40ae44:	lsr	w9, w9, w10
  40ae48:	and	w9, w9, #0x3
  40ae4c:	and	w9, w9, #0xff
  40ae50:	mov	w10, #0x0                   	// #0
  40ae54:	cmp	w9, #0x2
  40ae58:	str	w10, [sp, #16]
  40ae5c:	b.ne	40ae7c <error@@Base+0x90c0>  // b.any
  40ae60:	ldur	x8, [x29, #-64]
  40ae64:	ldr	x8, [x8]
  40ae68:	ldur	x9, [x29, #-16]
  40ae6c:	ldr	x9, [x9, #48]
  40ae70:	cmp	x8, x9
  40ae74:	cset	w10, ls  // ls = plast
  40ae78:	str	w10, [sp, #16]
  40ae7c:	ldr	w8, [sp, #16]
  40ae80:	and	w8, w8, #0x1
  40ae84:	mov	w0, w8
  40ae88:	sxtw	x9, w0
  40ae8c:	cbz	x9, 40aecc <error@@Base+0x9110>
  40ae90:	ldur	x8, [x29, #-64]
  40ae94:	ldr	x8, [x8]
  40ae98:	str	x8, [sp, #72]
  40ae9c:	ldr	x8, [sp, #72]
  40aea0:	cmp	x8, #0x1
  40aea4:	cset	w9, lt  // lt = tstop
  40aea8:	and	w9, w9, #0x1
  40aeac:	mov	w0, w9
  40aeb0:	sxtw	x8, w0
  40aeb4:	cbz	x8, 40aec8 <error@@Base+0x910c>
  40aeb8:	mov	x8, xzr
  40aebc:	stur	x8, [x29, #-64]
  40aec0:	mov	x8, #0x1                   	// #1
  40aec4:	str	x8, [sp, #72]
  40aec8:	b	40aedc <error@@Base+0x9120>
  40aecc:	ldur	x8, [x29, #-16]
  40aed0:	ldr	x8, [x8, #48]
  40aed4:	add	x8, x8, #0x1
  40aed8:	str	x8, [sp, #72]
  40aedc:	ldr	x8, [sp, #72]
  40aee0:	mov	x9, #0x10                  	// #16
  40aee4:	mul	x0, x8, x9
  40aee8:	bl	401890 <malloc@plt>
  40aeec:	str	x0, [sp, #80]
  40aef0:	ldr	x8, [sp, #80]
  40aef4:	cmp	x8, #0x0
  40aef8:	cset	w10, eq  // eq = none
  40aefc:	and	w10, w10, #0x1
  40af00:	mov	w0, w10
  40af04:	sxtw	x8, w0
  40af08:	cbz	x8, 40af18 <error@@Base+0x915c>
  40af0c:	mov	x8, #0xfffffffffffffffe    	// #-2
  40af10:	str	x8, [sp, #64]
  40af14:	b	40b098 <error@@Base+0x92dc>
  40af18:	ldur	x0, [x29, #-16]
  40af1c:	ldur	x1, [x29, #-24]
  40af20:	ldur	x2, [x29, #-32]
  40af24:	ldur	x3, [x29, #-40]
  40af28:	ldr	x4, [sp, #40]
  40af2c:	ldur	x5, [x29, #-56]
  40af30:	ldr	x6, [sp, #72]
  40af34:	ldr	x7, [sp, #80]
  40af38:	ldr	w8, [sp, #60]
  40af3c:	mov	x9, sp
  40af40:	str	w8, [x9]
  40af44:	bl	409c90 <error@@Base+0x7ed4>
  40af48:	stur	w0, [x29, #-72]
  40af4c:	str	xzr, [sp, #64]
  40af50:	ldur	w8, [x29, #-72]
  40af54:	cbz	w8, 40af7c <error@@Base+0x91c0>
  40af58:	ldur	w8, [x29, #-72]
  40af5c:	mov	w9, #0xfffffffe            	// #-2
  40af60:	mov	w10, #0xffffffff            	// #-1
  40af64:	cmp	w8, #0x1
  40af68:	csel	w8, w10, w9, eq  // eq = none
  40af6c:	mov	w0, w8
  40af70:	sxtw	x11, w0
  40af74:	str	x11, [sp, #64]
  40af78:	b	40b00c <error@@Base+0x9250>
  40af7c:	ldur	x8, [x29, #-64]
  40af80:	cbz	x8, 40b00c <error@@Base+0x9250>
  40af84:	ldur	x0, [x29, #-64]
  40af88:	ldr	x1, [sp, #80]
  40af8c:	ldr	x2, [sp, #72]
  40af90:	ldur	x8, [x29, #-16]
  40af94:	ldrb	w9, [x8, #56]
  40af98:	mov	w10, #0x1                   	// #1
  40af9c:	lsr	w9, w9, w10
  40afa0:	mov	w11, #0x3                   	// #3
  40afa4:	and	w9, w9, #0x3
  40afa8:	and	w3, w9, #0xff
  40afac:	str	w10, [sp, #12]
  40afb0:	str	w11, [sp, #8]
  40afb4:	bl	41617c <error@@Base+0x143c0>
  40afb8:	ldur	x8, [x29, #-16]
  40afbc:	ldrb	w9, [x8, #56]
  40afc0:	ldr	w10, [sp, #8]
  40afc4:	and	w11, w0, w10
  40afc8:	ldr	w12, [sp, #12]
  40afcc:	lsl	w11, w11, w12
  40afd0:	and	w9, w9, #0xfffffff9
  40afd4:	orr	w9, w9, w11
  40afd8:	strb	w9, [x8, #56]
  40afdc:	ldur	x8, [x29, #-16]
  40afe0:	ldrb	w9, [x8, #56]
  40afe4:	lsr	w9, w9, w12
  40afe8:	and	w9, w9, w10
  40afec:	tst	w9, #0xff
  40aff0:	cset	w9, eq  // eq = none
  40aff4:	and	w9, w9, #0x1
  40aff8:	mov	w1, w9
  40affc:	sxtw	x8, w1
  40b000:	cbz	x8, 40b00c <error@@Base+0x9250>
  40b004:	mov	x8, #0xfffffffffffffffe    	// #-2
  40b008:	str	x8, [sp, #64]
  40b00c:	ldr	x8, [sp, #64]
  40b010:	cmp	x8, #0x0
  40b014:	cset	w9, eq  // eq = none
  40b018:	and	w9, w9, #0x1
  40b01c:	mov	w0, w9
  40b020:	sxtw	x8, w0
  40b024:	cbz	x8, 40b090 <error@@Base+0x92d4>
  40b028:	ldurb	w8, [x29, #-65]
  40b02c:	tbnz	w8, #0, 40b034 <error@@Base+0x9278>
  40b030:	b	40b084 <error@@Base+0x92c8>
  40b034:	ldr	x8, [sp, #80]
  40b038:	ldr	x8, [x8]
  40b03c:	ldur	x9, [x29, #-40]
  40b040:	cmp	x8, x9
  40b044:	b.ne	40b04c <error@@Base+0x9290>  // b.any
  40b048:	b	40b06c <error@@Base+0x92b0>
  40b04c:	adrp	x0, 422000 <error@@Base+0x20244>
  40b050:	add	x0, x0, #0xa90
  40b054:	adrp	x1, 422000 <error@@Base+0x20244>
  40b058:	add	x1, x1, #0xaa9
  40b05c:	mov	w2, #0x1be                 	// #446
  40b060:	adrp	x3, 422000 <error@@Base+0x20244>
  40b064:	add	x3, x3, #0xab5
  40b068:	bl	401b70 <__assert_fail@plt>
  40b06c:	ldr	x8, [sp, #80]
  40b070:	ldr	x8, [x8, #8]
  40b074:	ldur	x9, [x29, #-40]
  40b078:	subs	x8, x8, x9
  40b07c:	str	x8, [sp, #64]
  40b080:	b	40b090 <error@@Base+0x92d4>
  40b084:	ldr	x8, [sp, #80]
  40b088:	ldr	x8, [x8]
  40b08c:	str	x8, [sp, #64]
  40b090:	ldr	x0, [sp, #80]
  40b094:	bl	401a90 <free@plt>
  40b098:	ldr	x8, [sp, #64]
  40b09c:	stur	x8, [x29, #-8]
  40b0a0:	ldur	x0, [x29, #-8]
  40b0a4:	ldp	x29, x30, [sp, #160]
  40b0a8:	add	sp, sp, #0xb0
  40b0ac:	ret
  40b0b0:	sub	sp, sp, #0x40
  40b0b4:	stp	x29, x30, [sp, #48]
  40b0b8:	add	x29, sp, #0x30
  40b0bc:	stur	x0, [x29, #-8]
  40b0c0:	stur	x1, [x29, #-16]
  40b0c4:	str	x2, [sp, #24]
  40b0c8:	str	x3, [sp, #16]
  40b0cc:	str	x4, [sp, #8]
  40b0d0:	str	x5, [sp]
  40b0d4:	ldur	x0, [x29, #-8]
  40b0d8:	ldur	x1, [x29, #-16]
  40b0dc:	ldr	x2, [sp, #24]
  40b0e0:	ldr	x3, [sp, #16]
  40b0e4:	ldr	x4, [sp, #8]
  40b0e8:	ldr	x5, [sp, #24]
  40b0ec:	ldr	x6, [sp]
  40b0f0:	mov	w8, wzr
  40b0f4:	and	w7, w8, #0x1
  40b0f8:	bl	40abe4 <error@@Base+0x8e28>
  40b0fc:	ldp	x29, x30, [sp, #48]
  40b100:	add	sp, sp, #0x40
  40b104:	ret
  40b108:	sub	sp, sp, #0x60
  40b10c:	stp	x29, x30, [sp, #80]
  40b110:	add	x29, sp, #0x50
  40b114:	mov	x8, xzr
  40b118:	stur	x0, [x29, #-8]
  40b11c:	stur	x1, [x29, #-16]
  40b120:	stur	x2, [x29, #-24]
  40b124:	stur	x3, [x29, #-32]
  40b128:	str	x4, [sp, #40]
  40b12c:	str	x5, [sp, #32]
  40b130:	str	x6, [sp, #24]
  40b134:	str	x7, [sp, #16]
  40b138:	ldur	x0, [x29, #-8]
  40b13c:	ldur	x1, [x29, #-16]
  40b140:	ldur	x2, [x29, #-24]
  40b144:	ldur	x3, [x29, #-32]
  40b148:	ldr	x4, [sp, #40]
  40b14c:	ldr	x5, [sp, #32]
  40b150:	ldr	x7, [sp, #24]
  40b154:	ldr	x9, [sp, #16]
  40b158:	mov	x6, x8
  40b15c:	mov	x8, sp
  40b160:	str	x9, [x8]
  40b164:	mov	x8, sp
  40b168:	mov	w10, #0x1                   	// #1
  40b16c:	and	w10, w10, #0x1
  40b170:	strb	w10, [x8, #8]
  40b174:	bl	40b184 <error@@Base+0x93c8>
  40b178:	ldp	x29, x30, [sp, #80]
  40b17c:	add	sp, sp, #0x60
  40b180:	ret
  40b184:	sub	sp, sp, #0xa0
  40b188:	stp	x29, x30, [sp, #144]
  40b18c:	add	x29, sp, #0x90
  40b190:	ldr	x8, [x29, #16]
  40b194:	ldrb	w9, [x29, #24]
  40b198:	mov	x10, xzr
  40b19c:	mov	w11, #0x1                   	// #1
  40b1a0:	mov	w12, #0x1                   	// #1
  40b1a4:	stur	x0, [x29, #-16]
  40b1a8:	stur	x1, [x29, #-24]
  40b1ac:	stur	x2, [x29, #-32]
  40b1b0:	stur	x3, [x29, #-40]
  40b1b4:	stur	x4, [x29, #-48]
  40b1b8:	stur	x5, [x29, #-56]
  40b1bc:	stur	x6, [x29, #-64]
  40b1c0:	str	x7, [sp, #72]
  40b1c4:	str	x8, [sp, #64]
  40b1c8:	and	w9, w9, w12
  40b1cc:	strb	w9, [sp, #63]
  40b1d0:	str	x10, [sp, #24]
  40b1d4:	ldur	x8, [x29, #-32]
  40b1d8:	cmp	x8, #0x0
  40b1dc:	cset	w9, lt  // lt = tstop
  40b1e0:	mov	w12, #0x1                   	// #1
  40b1e4:	str	w11, [sp, #20]
  40b1e8:	str	w12, [sp, #16]
  40b1ec:	tbnz	w9, #0, 40b398 <error@@Base+0x95dc>
  40b1f0:	ldur	x8, [x29, #-48]
  40b1f4:	cmp	x8, #0x0
  40b1f8:	cset	w9, lt  // lt = tstop
  40b1fc:	mov	w10, #0x1                   	// #1
  40b200:	str	w10, [sp, #16]
  40b204:	tbnz	w9, #0, 40b398 <error@@Base+0x95dc>
  40b208:	ldr	x8, [sp, #64]
  40b20c:	cmp	x8, #0x0
  40b210:	cset	w9, lt  // lt = tstop
  40b214:	mov	w10, #0x1                   	// #1
  40b218:	str	w10, [sp, #16]
  40b21c:	tbnz	w9, #0, 40b398 <error@@Base+0x95dc>
  40b220:	ldur	x8, [x29, #-48]
  40b224:	cmp	x8, #0x0
  40b228:	cset	w9, ge  // ge = tcont
  40b22c:	tbnz	w9, #0, 40b2c0 <error@@Base+0x9504>
  40b230:	ldr	w8, [sp, #20]
  40b234:	tbnz	w8, #0, 40b23c <error@@Base+0x9480>
  40b238:	b	40b258 <error@@Base+0x949c>
  40b23c:	ldur	x8, [x29, #-32]
  40b240:	ldur	x9, [x29, #-48]
  40b244:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  40b248:	subs	x9, x10, x9
  40b24c:	cmp	x8, x9
  40b250:	b.lt	40b354 <error@@Base+0x9598>  // b.tstop
  40b254:	b	40b270 <error@@Base+0x94b4>
  40b258:	ldur	x8, [x29, #-32]
  40b25c:	ldur	x9, [x29, #-48]
  40b260:	mov	x10, #0xffffffffffffffff    	// #-1
  40b264:	subs	x9, x10, x9
  40b268:	cmp	x8, x9
  40b26c:	b.le	40b354 <error@@Base+0x9598>
  40b270:	ldr	w8, [sp, #20]
  40b274:	tbnz	w8, #0, 40b27c <error@@Base+0x94c0>
  40b278:	b	40b294 <error@@Base+0x94d8>
  40b27c:	ldur	x8, [x29, #-32]
  40b280:	mov	x9, xzr
  40b284:	cmp	x9, x8
  40b288:	cset	w10, le
  40b28c:	tbnz	w10, #0, 40b2a4 <error@@Base+0x94e8>
  40b290:	b	40b370 <error@@Base+0x95b4>
  40b294:	ldur	x8, [x29, #-32]
  40b298:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40b29c:	cmp	x9, x8
  40b2a0:	b.ge	40b370 <error@@Base+0x95b4>  // b.tcont
  40b2a4:	ldur	x8, [x29, #-32]
  40b2a8:	ldur	x9, [x29, #-48]
  40b2ac:	add	x8, x8, x9
  40b2b0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40b2b4:	cmp	x9, x8
  40b2b8:	b.lt	40b354 <error@@Base+0x9598>  // b.tstop
  40b2bc:	b	40b370 <error@@Base+0x95b4>
  40b2c0:	ldur	x8, [x29, #-32]
  40b2c4:	cmp	x8, #0x0
  40b2c8:	cset	w9, ge  // ge = tcont
  40b2cc:	tbnz	w9, #0, 40b32c <error@@Base+0x9570>
  40b2d0:	ldr	w8, [sp, #20]
  40b2d4:	tbnz	w8, #0, 40b2dc <error@@Base+0x9520>
  40b2d8:	b	40b2f8 <error@@Base+0x953c>
  40b2dc:	ldur	x8, [x29, #-48]
  40b2e0:	ldur	x9, [x29, #-32]
  40b2e4:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  40b2e8:	subs	x9, x10, x9
  40b2ec:	cmp	x8, x9
  40b2f0:	b.lt	40b354 <error@@Base+0x9598>  // b.tstop
  40b2f4:	b	40b310 <error@@Base+0x9554>
  40b2f8:	ldur	x8, [x29, #-48]
  40b2fc:	ldur	x9, [x29, #-32]
  40b300:	mov	x10, #0xffffffffffffffff    	// #-1
  40b304:	subs	x9, x10, x9
  40b308:	cmp	x8, x9
  40b30c:	b.le	40b354 <error@@Base+0x9598>
  40b310:	ldur	x8, [x29, #-32]
  40b314:	ldur	x9, [x29, #-48]
  40b318:	add	x8, x8, x9
  40b31c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40b320:	cmp	x9, x8
  40b324:	b.lt	40b354 <error@@Base+0x9598>  // b.tstop
  40b328:	b	40b370 <error@@Base+0x95b4>
  40b32c:	ldur	x8, [x29, #-48]
  40b330:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40b334:	cmp	x9, x8
  40b338:	b.lt	40b354 <error@@Base+0x9598>  // b.tstop
  40b33c:	ldur	x8, [x29, #-48]
  40b340:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40b344:	subs	x8, x9, x8
  40b348:	ldur	x9, [x29, #-32]
  40b34c:	cmp	x8, x9
  40b350:	b.ge	40b370 <error@@Base+0x95b4>  // b.tcont
  40b354:	mov	w8, #0x1                   	// #1
  40b358:	ldur	x9, [x29, #-32]
  40b35c:	ldur	x10, [x29, #-48]
  40b360:	add	x9, x9, x10
  40b364:	str	x9, [sp, #32]
  40b368:	str	w8, [sp, #12]
  40b36c:	b	40b388 <error@@Base+0x95cc>
  40b370:	mov	w8, wzr
  40b374:	ldur	x9, [x29, #-32]
  40b378:	ldur	x10, [x29, #-48]
  40b37c:	add	x9, x9, x10
  40b380:	str	x9, [sp, #32]
  40b384:	str	w8, [sp, #12]
  40b388:	ldr	w8, [sp, #12]
  40b38c:	cmp	w8, #0x0
  40b390:	cset	w8, ne  // ne = any
  40b394:	str	w8, [sp, #16]
  40b398:	ldr	w8, [sp, #16]
  40b39c:	and	w8, w8, #0x1
  40b3a0:	mov	w0, w8
  40b3a4:	sxtw	x9, w0
  40b3a8:	cbz	x9, 40b3b8 <error@@Base+0x95fc>
  40b3ac:	mov	x8, #0xfffffffffffffffe    	// #-2
  40b3b0:	stur	x8, [x29, #-8]
  40b3b4:	b	40b498 <error@@Base+0x96dc>
  40b3b8:	ldur	x8, [x29, #-48]
  40b3bc:	cmp	x8, #0x0
  40b3c0:	cset	w9, le
  40b3c4:	tbnz	w9, #0, 40b454 <error@@Base+0x9698>
  40b3c8:	ldur	x8, [x29, #-32]
  40b3cc:	cmp	x8, #0x0
  40b3d0:	cset	w9, le
  40b3d4:	tbnz	w9, #0, 40b448 <error@@Base+0x968c>
  40b3d8:	ldr	x8, [sp, #32]
  40b3dc:	mov	x9, #0x1                   	// #1
  40b3e0:	mul	x0, x8, x9
  40b3e4:	bl	401890 <malloc@plt>
  40b3e8:	str	x0, [sp, #24]
  40b3ec:	ldr	x8, [sp, #24]
  40b3f0:	cmp	x8, #0x0
  40b3f4:	cset	w10, eq  // eq = none
  40b3f8:	and	w10, w10, #0x1
  40b3fc:	mov	w0, w10
  40b400:	sxtw	x8, w0
  40b404:	cbz	x8, 40b414 <error@@Base+0x9658>
  40b408:	mov	x8, #0xfffffffffffffffe    	// #-2
  40b40c:	stur	x8, [x29, #-8]
  40b410:	b	40b498 <error@@Base+0x96dc>
  40b414:	ldr	x0, [sp, #24]
  40b418:	ldur	x1, [x29, #-24]
  40b41c:	ldur	x2, [x29, #-32]
  40b420:	bl	401770 <memcpy@plt>
  40b424:	ldr	x8, [sp, #24]
  40b428:	ldur	x9, [x29, #-32]
  40b42c:	add	x0, x8, x9
  40b430:	ldur	x1, [x29, #-40]
  40b434:	ldur	x2, [x29, #-48]
  40b438:	bl	401770 <memcpy@plt>
  40b43c:	ldr	x8, [sp, #24]
  40b440:	str	x8, [sp, #48]
  40b444:	b	40b450 <error@@Base+0x9694>
  40b448:	ldur	x8, [x29, #-40]
  40b44c:	str	x8, [sp, #48]
  40b450:	b	40b45c <error@@Base+0x96a0>
  40b454:	ldur	x8, [x29, #-24]
  40b458:	str	x8, [sp, #48]
  40b45c:	ldur	x0, [x29, #-16]
  40b460:	ldr	x1, [sp, #48]
  40b464:	ldr	x2, [sp, #32]
  40b468:	ldur	x3, [x29, #-56]
  40b46c:	ldur	x4, [x29, #-64]
  40b470:	ldr	x5, [sp, #64]
  40b474:	ldr	x6, [sp, #72]
  40b478:	ldrb	w8, [sp, #63]
  40b47c:	and	w7, w8, #0x1
  40b480:	bl	40abe4 <error@@Base+0x8e28>
  40b484:	str	x0, [sp, #40]
  40b488:	ldr	x0, [sp, #24]
  40b48c:	bl	401a90 <free@plt>
  40b490:	ldr	x9, [sp, #40]
  40b494:	stur	x9, [x29, #-8]
  40b498:	ldur	x0, [x29, #-8]
  40b49c:	ldp	x29, x30, [sp, #144]
  40b4a0:	add	sp, sp, #0xa0
  40b4a4:	ret
  40b4a8:	sub	sp, sp, #0x70
  40b4ac:	stp	x29, x30, [sp, #96]
  40b4b0:	add	x29, sp, #0x60
  40b4b4:	ldr	x8, [x29, #16]
  40b4b8:	stur	x0, [x29, #-8]
  40b4bc:	stur	x1, [x29, #-16]
  40b4c0:	stur	x2, [x29, #-24]
  40b4c4:	stur	x3, [x29, #-32]
  40b4c8:	stur	x4, [x29, #-40]
  40b4cc:	str	x5, [sp, #48]
  40b4d0:	str	x6, [sp, #40]
  40b4d4:	str	x7, [sp, #32]
  40b4d8:	str	x8, [sp, #24]
  40b4dc:	ldur	x0, [x29, #-8]
  40b4e0:	ldur	x1, [x29, #-16]
  40b4e4:	ldur	x2, [x29, #-24]
  40b4e8:	ldur	x3, [x29, #-32]
  40b4ec:	ldur	x4, [x29, #-40]
  40b4f0:	ldr	x5, [sp, #48]
  40b4f4:	ldr	x6, [sp, #40]
  40b4f8:	ldr	x7, [sp, #32]
  40b4fc:	ldr	x8, [sp, #24]
  40b500:	mov	x9, sp
  40b504:	str	x8, [x9]
  40b508:	mov	x8, sp
  40b50c:	mov	w10, wzr
  40b510:	and	w10, w10, #0x1
  40b514:	strb	w10, [x8, #8]
  40b518:	bl	40b184 <error@@Base+0x93c8>
  40b51c:	ldp	x29, x30, [sp, #96]
  40b520:	add	sp, sp, #0x70
  40b524:	ret
  40b528:	sub	sp, sp, #0x30
  40b52c:	str	x0, [sp, #40]
  40b530:	str	x1, [sp, #32]
  40b534:	str	x2, [sp, #24]
  40b538:	str	x3, [sp, #16]
  40b53c:	str	x4, [sp, #8]
  40b540:	ldr	x8, [sp, #24]
  40b544:	cbz	x8, 40b584 <error@@Base+0x97c8>
  40b548:	ldr	x8, [sp, #40]
  40b54c:	ldrb	w9, [x8, #56]
  40b550:	and	w9, w9, #0xfffffff9
  40b554:	orr	w9, w9, #0x2
  40b558:	strb	w9, [x8, #56]
  40b55c:	ldr	x8, [sp, #24]
  40b560:	ldr	x10, [sp, #32]
  40b564:	str	x8, [x10]
  40b568:	ldr	x8, [sp, #16]
  40b56c:	ldr	x10, [sp, #32]
  40b570:	str	x8, [x10, #8]
  40b574:	ldr	x8, [sp, #8]
  40b578:	ldr	x10, [sp, #32]
  40b57c:	str	x8, [x10, #16]
  40b580:	b	40b5b0 <error@@Base+0x97f4>
  40b584:	ldr	x8, [sp, #40]
  40b588:	ldrb	w9, [x8, #56]
  40b58c:	and	w9, w9, #0xfffffff9
  40b590:	strb	w9, [x8, #56]
  40b594:	ldr	x8, [sp, #32]
  40b598:	mov	x10, xzr
  40b59c:	str	xzr, [x8]
  40b5a0:	ldr	x8, [sp, #32]
  40b5a4:	str	x10, [x8, #16]
  40b5a8:	ldr	x8, [sp, #32]
  40b5ac:	str	x10, [x8, #8]
  40b5b0:	add	sp, sp, #0x30
  40b5b4:	ret
  40b5b8:	sub	sp, sp, #0x20
  40b5bc:	stp	x29, x30, [sp, #16]
  40b5c0:	add	x29, sp, #0x10
  40b5c4:	str	x0, [sp, #8]
  40b5c8:	ldr	x8, [sp, #8]
  40b5cc:	ldr	w9, [x8, #8]
  40b5d0:	and	w9, w9, #0xff
  40b5d4:	cmp	w9, #0x6
  40b5d8:	b.ne	40b600 <error@@Base+0x9844>  // b.any
  40b5dc:	ldr	x8, [sp, #8]
  40b5e0:	ldr	w9, [x8, #8]
  40b5e4:	lsr	w9, w9, #18
  40b5e8:	and	w9, w9, #0x1
  40b5ec:	cbnz	w9, 40b600 <error@@Base+0x9844>
  40b5f0:	ldr	x8, [sp, #8]
  40b5f4:	ldr	x0, [x8]
  40b5f8:	bl	40b6d4 <error@@Base+0x9918>
  40b5fc:	b	40b634 <error@@Base+0x9878>
  40b600:	ldr	x8, [sp, #8]
  40b604:	ldr	w9, [x8, #8]
  40b608:	and	w9, w9, #0xff
  40b60c:	cmp	w9, #0x3
  40b610:	b.ne	40b634 <error@@Base+0x9878>  // b.any
  40b614:	ldr	x8, [sp, #8]
  40b618:	ldr	w9, [x8, #8]
  40b61c:	lsr	w9, w9, #18
  40b620:	and	w9, w9, #0x1
  40b624:	cbnz	w9, 40b634 <error@@Base+0x9878>
  40b628:	ldr	x8, [sp, #8]
  40b62c:	ldr	x0, [x8]
  40b630:	bl	401a90 <free@plt>
  40b634:	ldp	x29, x30, [sp, #16]
  40b638:	add	sp, sp, #0x20
  40b63c:	ret
  40b640:	sub	sp, sp, #0x20
  40b644:	stp	x29, x30, [sp, #16]
  40b648:	add	x29, sp, #0x10
  40b64c:	str	x0, [sp, #8]
  40b650:	ldr	x8, [sp, #8]
  40b654:	ldr	x0, [x8, #48]
  40b658:	bl	401a90 <free@plt>
  40b65c:	ldr	x8, [sp, #8]
  40b660:	ldr	x0, [x8, #72]
  40b664:	bl	401a90 <free@plt>
  40b668:	ldr	x8, [sp, #8]
  40b66c:	ldr	x8, [x8, #80]
  40b670:	ldr	x9, [sp, #8]
  40b674:	add	x9, x9, #0x8
  40b678:	cmp	x8, x9
  40b67c:	b.eq	40b69c <error@@Base+0x98e0>  // b.none
  40b680:	ldr	x8, [sp, #8]
  40b684:	ldr	x8, [x8, #80]
  40b688:	ldr	x0, [x8, #16]
  40b68c:	bl	401a90 <free@plt>
  40b690:	ldr	x8, [sp, #8]
  40b694:	ldr	x0, [x8, #80]
  40b698:	bl	401a90 <free@plt>
  40b69c:	ldr	x8, [sp, #8]
  40b6a0:	ldr	x0, [x8, #24]
  40b6a4:	bl	401a90 <free@plt>
  40b6a8:	ldr	x8, [sp, #8]
  40b6ac:	ldr	x0, [x8, #96]
  40b6b0:	bl	401a90 <free@plt>
  40b6b4:	ldr	x8, [sp, #8]
  40b6b8:	ldr	x0, [x8, #88]
  40b6bc:	bl	401a90 <free@plt>
  40b6c0:	ldr	x0, [sp, #8]
  40b6c4:	bl	401a90 <free@plt>
  40b6c8:	ldp	x29, x30, [sp, #16]
  40b6cc:	add	sp, sp, #0x20
  40b6d0:	ret
  40b6d4:	sub	sp, sp, #0x20
  40b6d8:	stp	x29, x30, [sp, #16]
  40b6dc:	add	x29, sp, #0x10
  40b6e0:	str	x0, [sp, #8]
  40b6e4:	ldr	x8, [sp, #8]
  40b6e8:	ldr	x0, [x8]
  40b6ec:	bl	401a90 <free@plt>
  40b6f0:	ldr	x8, [sp, #8]
  40b6f4:	ldr	x0, [x8, #8]
  40b6f8:	bl	401a90 <free@plt>
  40b6fc:	ldr	x8, [sp, #8]
  40b700:	ldr	x0, [x8, #16]
  40b704:	bl	401a90 <free@plt>
  40b708:	ldr	x8, [sp, #8]
  40b70c:	ldr	x0, [x8, #24]
  40b710:	bl	401a90 <free@plt>
  40b714:	ldr	x0, [sp, #8]
  40b718:	bl	401a90 <free@plt>
  40b71c:	ldp	x29, x30, [sp, #16]
  40b720:	add	sp, sp, #0x20
  40b724:	ret
  40b728:	sub	sp, sp, #0xf0
  40b72c:	stp	x29, x30, [sp, #224]
  40b730:	add	x29, sp, #0xe0
  40b734:	mov	x8, #0x8                   	// #8
  40b738:	mov	x9, #0x10                  	// #16
  40b73c:	stur	x0, [x29, #-16]
  40b740:	stur	x1, [x29, #-24]
  40b744:	stur	x8, [x29, #-48]
  40b748:	ldur	x8, [x29, #-48]
  40b74c:	cmp	x9, x8
  40b750:	b.cs	40b760 <error@@Base+0x99a4>  // b.hs, b.nlast
  40b754:	ldur	x8, [x29, #-48]
  40b758:	stur	x8, [x29, #-80]
  40b75c:	b	40b768 <error@@Base+0x99ac>
  40b760:	mov	x8, #0x10                  	// #16
  40b764:	stur	x8, [x29, #-80]
  40b768:	ldur	x8, [x29, #-80]
  40b76c:	mov	x9, #0x18                  	// #24
  40b770:	cmp	x9, x8
  40b774:	b.cs	40b7a8 <error@@Base+0x99ec>  // b.hs, b.nlast
  40b778:	ldur	x8, [x29, #-48]
  40b77c:	mov	x9, #0x10                  	// #16
  40b780:	cmp	x9, x8
  40b784:	b.cs	40b794 <error@@Base+0x99d8>  // b.hs, b.nlast
  40b788:	ldur	x8, [x29, #-48]
  40b78c:	stur	x8, [x29, #-88]
  40b790:	b	40b79c <error@@Base+0x99e0>
  40b794:	mov	x8, #0x10                  	// #16
  40b798:	stur	x8, [x29, #-88]
  40b79c:	ldur	x8, [x29, #-88]
  40b7a0:	stur	x8, [x29, #-96]
  40b7a4:	b	40b7b0 <error@@Base+0x99f4>
  40b7a8:	mov	x8, #0x18                  	// #24
  40b7ac:	stur	x8, [x29, #-96]
  40b7b0:	ldur	x8, [x29, #-96]
  40b7b4:	mov	x9, #0x10                  	// #16
  40b7b8:	cmp	x9, x8
  40b7bc:	b.cs	40b838 <error@@Base+0x9a7c>  // b.hs, b.nlast
  40b7c0:	ldur	x8, [x29, #-48]
  40b7c4:	mov	x9, #0x10                  	// #16
  40b7c8:	cmp	x9, x8
  40b7cc:	b.cs	40b7dc <error@@Base+0x9a20>  // b.hs, b.nlast
  40b7d0:	ldur	x8, [x29, #-48]
  40b7d4:	stur	x8, [x29, #-104]
  40b7d8:	b	40b7e4 <error@@Base+0x9a28>
  40b7dc:	mov	x8, #0x10                  	// #16
  40b7e0:	stur	x8, [x29, #-104]
  40b7e4:	ldur	x8, [x29, #-104]
  40b7e8:	mov	x9, #0x18                  	// #24
  40b7ec:	cmp	x9, x8
  40b7f0:	b.cs	40b824 <error@@Base+0x9a68>  // b.hs, b.nlast
  40b7f4:	ldur	x8, [x29, #-48]
  40b7f8:	mov	x9, #0x10                  	// #16
  40b7fc:	cmp	x9, x8
  40b800:	b.cs	40b810 <error@@Base+0x9a54>  // b.hs, b.nlast
  40b804:	ldur	x8, [x29, #-48]
  40b808:	str	x8, [sp, #112]
  40b80c:	b	40b818 <error@@Base+0x9a5c>
  40b810:	mov	x8, #0x10                  	// #16
  40b814:	str	x8, [sp, #112]
  40b818:	ldr	x8, [sp, #112]
  40b81c:	str	x8, [sp, #104]
  40b820:	b	40b82c <error@@Base+0x9a70>
  40b824:	mov	x8, #0x18                  	// #24
  40b828:	str	x8, [sp, #104]
  40b82c:	ldr	x8, [sp, #104]
  40b830:	str	x8, [sp, #96]
  40b834:	b	40b840 <error@@Base+0x9a84>
  40b838:	mov	x8, #0x10                  	// #16
  40b83c:	str	x8, [sp, #96]
  40b840:	ldr	x8, [sp, #96]
  40b844:	mov	x9, #0x18                  	// #24
  40b848:	cmp	x9, x8
  40b84c:	b.cs	40b958 <error@@Base+0x9b9c>  // b.hs, b.nlast
  40b850:	ldur	x8, [x29, #-48]
  40b854:	mov	x9, #0x10                  	// #16
  40b858:	cmp	x9, x8
  40b85c:	b.cs	40b86c <error@@Base+0x9ab0>  // b.hs, b.nlast
  40b860:	ldur	x8, [x29, #-48]
  40b864:	str	x8, [sp, #88]
  40b868:	b	40b874 <error@@Base+0x9ab8>
  40b86c:	mov	x8, #0x10                  	// #16
  40b870:	str	x8, [sp, #88]
  40b874:	ldr	x8, [sp, #88]
  40b878:	mov	x9, #0x18                  	// #24
  40b87c:	cmp	x9, x8
  40b880:	b.cs	40b8b4 <error@@Base+0x9af8>  // b.hs, b.nlast
  40b884:	ldur	x8, [x29, #-48]
  40b888:	mov	x9, #0x10                  	// #16
  40b88c:	cmp	x9, x8
  40b890:	b.cs	40b8a0 <error@@Base+0x9ae4>  // b.hs, b.nlast
  40b894:	ldur	x8, [x29, #-48]
  40b898:	str	x8, [sp, #80]
  40b89c:	b	40b8a8 <error@@Base+0x9aec>
  40b8a0:	mov	x8, #0x10                  	// #16
  40b8a4:	str	x8, [sp, #80]
  40b8a8:	ldr	x8, [sp, #80]
  40b8ac:	str	x8, [sp, #72]
  40b8b0:	b	40b8bc <error@@Base+0x9b00>
  40b8b4:	mov	x8, #0x18                  	// #24
  40b8b8:	str	x8, [sp, #72]
  40b8bc:	ldr	x8, [sp, #72]
  40b8c0:	mov	x9, #0x10                  	// #16
  40b8c4:	cmp	x9, x8
  40b8c8:	b.cs	40b944 <error@@Base+0x9b88>  // b.hs, b.nlast
  40b8cc:	ldur	x8, [x29, #-48]
  40b8d0:	mov	x9, #0x10                  	// #16
  40b8d4:	cmp	x9, x8
  40b8d8:	b.cs	40b8e8 <error@@Base+0x9b2c>  // b.hs, b.nlast
  40b8dc:	ldur	x8, [x29, #-48]
  40b8e0:	str	x8, [sp, #64]
  40b8e4:	b	40b8f0 <error@@Base+0x9b34>
  40b8e8:	mov	x8, #0x10                  	// #16
  40b8ec:	str	x8, [sp, #64]
  40b8f0:	ldr	x8, [sp, #64]
  40b8f4:	mov	x9, #0x18                  	// #24
  40b8f8:	cmp	x9, x8
  40b8fc:	b.cs	40b930 <error@@Base+0x9b74>  // b.hs, b.nlast
  40b900:	ldur	x8, [x29, #-48]
  40b904:	mov	x9, #0x10                  	// #16
  40b908:	cmp	x9, x8
  40b90c:	b.cs	40b91c <error@@Base+0x9b60>  // b.hs, b.nlast
  40b910:	ldur	x8, [x29, #-48]
  40b914:	str	x8, [sp, #56]
  40b918:	b	40b924 <error@@Base+0x9b68>
  40b91c:	mov	x8, #0x10                  	// #16
  40b920:	str	x8, [sp, #56]
  40b924:	ldr	x8, [sp, #56]
  40b928:	str	x8, [sp, #48]
  40b92c:	b	40b938 <error@@Base+0x9b7c>
  40b930:	mov	x8, #0x18                  	// #24
  40b934:	str	x8, [sp, #48]
  40b938:	ldr	x8, [sp, #48]
  40b93c:	str	x8, [sp, #40]
  40b940:	b	40b94c <error@@Base+0x9b90>
  40b944:	mov	x8, #0x10                  	// #16
  40b948:	str	x8, [sp, #40]
  40b94c:	ldr	x8, [sp, #40]
  40b950:	str	x8, [sp, #32]
  40b954:	b	40b960 <error@@Base+0x9ba4>
  40b958:	mov	x8, #0x18                  	// #24
  40b95c:	str	x8, [sp, #32]
  40b960:	ldr	x8, [sp, #32]
  40b964:	stur	x8, [x29, #-56]
  40b968:	ldur	x0, [x29, #-16]
  40b96c:	mov	w9, wzr
  40b970:	mov	w1, w9
  40b974:	mov	x2, #0xe8                  	// #232
  40b978:	bl	401920 <memset@plt>
  40b97c:	ldur	x8, [x29, #-16]
  40b980:	mov	w9, #0xf                   	// #15
  40b984:	str	w9, [x8, #128]
  40b988:	ldur	x8, [x29, #-56]
  40b98c:	mov	x10, #0xffffffffffffffff    	// #-1
  40b990:	udiv	x8, x10, x8
  40b994:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  40b998:	cmp	x10, x8
  40b99c:	b.cs	40b9ac <error@@Base+0x9bf0>  // b.hs, b.nlast
  40b9a0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40b9a4:	str	x8, [sp, #24]
  40b9a8:	b	40b9bc <error@@Base+0x9c00>
  40b9ac:	ldur	x8, [x29, #-56]
  40b9b0:	mov	x9, #0xffffffffffffffff    	// #-1
  40b9b4:	udiv	x8, x9, x8
  40b9b8:	str	x8, [sp, #24]
  40b9bc:	ldr	x8, [sp, #24]
  40b9c0:	mov	x9, #0x2                   	// #2
  40b9c4:	udiv	x8, x8, x9
  40b9c8:	ldur	x9, [x29, #-24]
  40b9cc:	cmp	x8, x9
  40b9d0:	cset	w10, ls  // ls = plast
  40b9d4:	and	w10, w10, #0x1
  40b9d8:	mov	w0, w10
  40b9dc:	sxtw	x8, w0
  40b9e0:	cbz	x8, 40b9f0 <error@@Base+0x9c34>
  40b9e4:	mov	w8, #0xc                   	// #12
  40b9e8:	stur	w8, [x29, #-4]
  40b9ec:	b	40bce4 <error@@Base+0x9f28>
  40b9f0:	ldur	x8, [x29, #-24]
  40b9f4:	mov	x9, #0x1                   	// #1
  40b9f8:	add	x8, x8, #0x1
  40b9fc:	ldur	x10, [x29, #-16]
  40ba00:	str	x8, [x10, #8]
  40ba04:	ldur	x8, [x29, #-16]
  40ba08:	ldr	x8, [x8, #8]
  40ba0c:	mov	x10, #0x10                  	// #16
  40ba10:	mul	x0, x8, x10
  40ba14:	str	x9, [sp, #16]
  40ba18:	bl	401890 <malloc@plt>
  40ba1c:	ldur	x8, [x29, #-16]
  40ba20:	str	x0, [x8]
  40ba24:	ldr	x8, [sp, #16]
  40ba28:	stur	x8, [x29, #-32]
  40ba2c:	ldur	x8, [x29, #-32]
  40ba30:	ldur	x9, [x29, #-24]
  40ba34:	cmp	x8, x9
  40ba38:	b.ls	40ba40 <error@@Base+0x9c84>  // b.plast
  40ba3c:	b	40ba50 <error@@Base+0x9c94>
  40ba40:	ldur	x8, [x29, #-32]
  40ba44:	lsl	x8, x8, #1
  40ba48:	stur	x8, [x29, #-32]
  40ba4c:	b	40ba2c <error@@Base+0x9c70>
  40ba50:	ldur	x1, [x29, #-32]
  40ba54:	mov	x0, #0x18                  	// #24
  40ba58:	bl	401930 <calloc@plt>
  40ba5c:	ldur	x8, [x29, #-16]
  40ba60:	str	x0, [x8, #64]
  40ba64:	ldur	x8, [x29, #-32]
  40ba68:	subs	x8, x8, #0x1
  40ba6c:	ldur	x9, [x29, #-16]
  40ba70:	str	x8, [x9, #136]
  40ba74:	bl	401aa0 <__ctype_get_mb_cur_max@plt>
  40ba78:	ldur	x8, [x29, #-16]
  40ba7c:	str	w0, [x8, #180]
  40ba80:	mov	w0, #0xe                   	// #14
  40ba84:	bl	401860 <nl_langinfo@plt>
  40ba88:	stur	x0, [x29, #-40]
  40ba8c:	ldur	x8, [x29, #-40]
  40ba90:	ldrb	w10, [x8]
  40ba94:	cmp	w10, #0x55
  40ba98:	b.eq	40baac <error@@Base+0x9cf0>  // b.none
  40ba9c:	ldur	x8, [x29, #-40]
  40baa0:	ldrb	w9, [x8]
  40baa4:	cmp	w9, #0x75
  40baa8:	b.ne	40bb38 <error@@Base+0x9d7c>  // b.any
  40baac:	ldur	x8, [x29, #-40]
  40bab0:	ldrb	w9, [x8, #1]
  40bab4:	cmp	w9, #0x54
  40bab8:	b.eq	40bacc <error@@Base+0x9d10>  // b.none
  40babc:	ldur	x8, [x29, #-40]
  40bac0:	ldrb	w9, [x8, #1]
  40bac4:	cmp	w9, #0x74
  40bac8:	b.ne	40bb38 <error@@Base+0x9d7c>  // b.any
  40bacc:	ldur	x8, [x29, #-40]
  40bad0:	ldrb	w9, [x8, #2]
  40bad4:	cmp	w9, #0x46
  40bad8:	b.eq	40baec <error@@Base+0x9d30>  // b.none
  40badc:	ldur	x8, [x29, #-40]
  40bae0:	ldrb	w9, [x8, #2]
  40bae4:	cmp	w9, #0x66
  40bae8:	b.ne	40bb38 <error@@Base+0x9d7c>  // b.any
  40baec:	ldur	x8, [x29, #-40]
  40baf0:	add	x8, x8, #0x3
  40baf4:	ldur	x9, [x29, #-40]
  40baf8:	ldrb	w10, [x9, #3]
  40bafc:	cmp	w10, #0x2d
  40bb00:	cset	w10, eq  // eq = none
  40bb04:	and	w10, w10, #0x1
  40bb08:	mov	w0, w10
  40bb0c:	sxtw	x9, w0
  40bb10:	add	x0, x8, x9
  40bb14:	adrp	x1, 422000 <error@@Base+0x20244>
  40bb18:	add	x1, x1, #0x958
  40bb1c:	bl	401a60 <strcmp@plt>
  40bb20:	cbnz	w0, 40bb38 <error@@Base+0x9d7c>
  40bb24:	ldur	x8, [x29, #-16]
  40bb28:	ldrb	w9, [x8, #176]
  40bb2c:	and	w9, w9, #0xfffffffb
  40bb30:	orr	w9, w9, #0x4
  40bb34:	strb	w9, [x8, #176]
  40bb38:	ldur	x8, [x29, #-16]
  40bb3c:	ldrb	w9, [x8, #176]
  40bb40:	and	w9, w9, #0xfffffff7
  40bb44:	strb	w9, [x8, #176]
  40bb48:	ldur	x8, [x29, #-16]
  40bb4c:	ldr	w9, [x8, #180]
  40bb50:	cmp	w9, #0x1
  40bb54:	b.le	40bc98 <error@@Base+0x9edc>
  40bb58:	ldur	x8, [x29, #-16]
  40bb5c:	ldrb	w9, [x8, #176]
  40bb60:	mov	w10, #0x2                   	// #2
  40bb64:	lsr	w9, w9, w10
  40bb68:	and	w9, w9, #0x1
  40bb6c:	and	w9, w9, #0xff
  40bb70:	cbz	w9, 40bb88 <error@@Base+0x9dcc>
  40bb74:	ldur	x8, [x29, #-16]
  40bb78:	adrp	x9, 422000 <error@@Base+0x20244>
  40bb7c:	add	x9, x9, #0x920
  40bb80:	str	x9, [x8, #120]
  40bb84:	b	40bc98 <error@@Base+0x9edc>
  40bb88:	mov	x0, #0x20                  	// #32
  40bb8c:	mov	x1, #0x1                   	// #1
  40bb90:	bl	401930 <calloc@plt>
  40bb94:	ldur	x8, [x29, #-16]
  40bb98:	str	x0, [x8, #120]
  40bb9c:	ldur	x8, [x29, #-16]
  40bba0:	ldr	x8, [x8, #120]
  40bba4:	cmp	x8, #0x0
  40bba8:	cset	w9, eq  // eq = none
  40bbac:	and	w9, w9, #0x1
  40bbb0:	mov	w0, w9
  40bbb4:	sxtw	x8, w0
  40bbb8:	cbz	x8, 40bbc8 <error@@Base+0x9e0c>
  40bbbc:	mov	w8, #0xc                   	// #12
  40bbc0:	stur	w8, [x29, #-4]
  40bbc4:	b	40bce4 <error@@Base+0x9f28>
  40bbc8:	stur	wzr, [x29, #-60]
  40bbcc:	stur	wzr, [x29, #-68]
  40bbd0:	ldur	w8, [x29, #-60]
  40bbd4:	cmp	w8, #0x4
  40bbd8:	b.ge	40bc98 <error@@Base+0x9edc>  // b.tcont
  40bbdc:	stur	wzr, [x29, #-64]
  40bbe0:	ldur	w8, [x29, #-64]
  40bbe4:	cmp	w8, #0x40
  40bbe8:	b.ge	40bc88 <error@@Base+0x9ecc>  // b.tcont
  40bbec:	ldur	w0, [x29, #-68]
  40bbf0:	bl	4019b0 <btowc@plt>
  40bbf4:	stur	w0, [x29, #-72]
  40bbf8:	ldur	w8, [x29, #-72]
  40bbfc:	mov	w9, #0xffffffff            	// #-1
  40bc00:	cmp	w8, w9
  40bc04:	b.eq	40bc3c <error@@Base+0x9e80>  // b.none
  40bc08:	ldur	w8, [x29, #-64]
  40bc0c:	mov	w9, w8
  40bc10:	mov	x10, #0x1                   	// #1
  40bc14:	lsl	x9, x10, x9
  40bc18:	ldur	x10, [x29, #-16]
  40bc1c:	ldr	x10, [x10, #120]
  40bc20:	ldursw	x11, [x29, #-60]
  40bc24:	mov	x12, #0x8                   	// #8
  40bc28:	mul	x11, x12, x11
  40bc2c:	add	x10, x10, x11
  40bc30:	ldr	x11, [x10]
  40bc34:	orr	x9, x11, x9
  40bc38:	str	x9, [x10]
  40bc3c:	ldur	w8, [x29, #-68]
  40bc40:	and	w8, w8, #0xffffff80
  40bc44:	cbnz	w8, 40bc6c <error@@Base+0x9eb0>
  40bc48:	ldur	w8, [x29, #-72]
  40bc4c:	ldur	w9, [x29, #-68]
  40bc50:	cmp	w8, w9
  40bc54:	b.eq	40bc6c <error@@Base+0x9eb0>  // b.none
  40bc58:	ldur	x8, [x29, #-16]
  40bc5c:	ldrb	w9, [x8, #176]
  40bc60:	and	w9, w9, #0xfffffff7
  40bc64:	orr	w9, w9, #0x8
  40bc68:	strb	w9, [x8, #176]
  40bc6c:	ldur	w8, [x29, #-64]
  40bc70:	add	w8, w8, #0x1
  40bc74:	stur	w8, [x29, #-64]
  40bc78:	ldur	w8, [x29, #-68]
  40bc7c:	add	w8, w8, #0x1
  40bc80:	stur	w8, [x29, #-68]
  40bc84:	b	40bbe0 <error@@Base+0x9e24>
  40bc88:	ldur	w8, [x29, #-60]
  40bc8c:	add	w8, w8, #0x1
  40bc90:	stur	w8, [x29, #-60]
  40bc94:	b	40bbd0 <error@@Base+0x9e14>
  40bc98:	ldur	x8, [x29, #-16]
  40bc9c:	ldr	x8, [x8]
  40bca0:	mov	w9, #0x1                   	// #1
  40bca4:	str	w9, [sp, #12]
  40bca8:	cbz	x8, 40bcc0 <error@@Base+0x9f04>
  40bcac:	ldur	x8, [x29, #-16]
  40bcb0:	ldr	x8, [x8, #64]
  40bcb4:	cmp	x8, #0x0
  40bcb8:	cset	w9, eq  // eq = none
  40bcbc:	str	w9, [sp, #12]
  40bcc0:	ldr	w8, [sp, #12]
  40bcc4:	and	w8, w8, #0x1
  40bcc8:	mov	w0, w8
  40bccc:	sxtw	x9, w0
  40bcd0:	cbz	x9, 40bce0 <error@@Base+0x9f24>
  40bcd4:	mov	w8, #0xc                   	// #12
  40bcd8:	stur	w8, [x29, #-4]
  40bcdc:	b	40bce4 <error@@Base+0x9f28>
  40bce0:	stur	wzr, [x29, #-4]
  40bce4:	ldur	w0, [x29, #-4]
  40bce8:	ldp	x29, x30, [sp, #224]
  40bcec:	add	sp, sp, #0xf0
  40bcf0:	ret
  40bcf4:	sub	sp, sp, #0x60
  40bcf8:	stp	x29, x30, [sp, #80]
  40bcfc:	add	x29, sp, #0x50
  40bd00:	mov	x8, #0x98                  	// #152
  40bd04:	mov	w9, wzr
  40bd08:	mov	w10, #0x1                   	// #1
  40bd0c:	stur	x0, [x29, #-16]
  40bd10:	stur	x1, [x29, #-24]
  40bd14:	stur	x2, [x29, #-32]
  40bd18:	str	x3, [sp, #40]
  40bd1c:	and	w10, w4, w10
  40bd20:	strb	w10, [sp, #39]
  40bd24:	str	x5, [sp, #24]
  40bd28:	ldur	x0, [x29, #-16]
  40bd2c:	mov	w1, w9
  40bd30:	mov	x2, x8
  40bd34:	bl	401920 <memset@plt>
  40bd38:	ldur	x0, [x29, #-24]
  40bd3c:	ldur	x1, [x29, #-32]
  40bd40:	ldur	x2, [x29, #-16]
  40bd44:	ldr	x3, [sp, #40]
  40bd48:	ldrb	w9, [sp, #39]
  40bd4c:	ldr	x5, [sp, #24]
  40bd50:	and	w4, w9, #0x1
  40bd54:	bl	40cbe0 <error@@Base+0xae24>
  40bd58:	ldur	x8, [x29, #-32]
  40bd5c:	cmp	x8, #0x0
  40bd60:	cset	w9, le
  40bd64:	tbnz	w9, #0, 40bda4 <error@@Base+0x9fe8>
  40bd68:	ldur	x0, [x29, #-16]
  40bd6c:	ldur	x8, [x29, #-32]
  40bd70:	add	x1, x8, #0x1
  40bd74:	bl	40cce8 <error@@Base+0xaf2c>
  40bd78:	str	w0, [sp, #20]
  40bd7c:	ldr	w9, [sp, #20]
  40bd80:	cmp	w9, #0x0
  40bd84:	cset	w9, ne  // ne = any
  40bd88:	and	w9, w9, #0x1
  40bd8c:	mov	w1, w9
  40bd90:	sxtw	x8, w1
  40bd94:	cbz	x8, 40bda4 <error@@Base+0x9fe8>
  40bd98:	ldr	w8, [sp, #20]
  40bd9c:	stur	w8, [x29, #-4]
  40bda0:	b	40bf10 <error@@Base+0xa154>
  40bda4:	ldur	x8, [x29, #-16]
  40bda8:	ldrb	w9, [x8, #139]
  40bdac:	cbz	w9, 40bdc0 <error@@Base+0xa004>
  40bdb0:	ldur	x8, [x29, #-16]
  40bdb4:	ldr	x8, [x8, #8]
  40bdb8:	str	x8, [sp, #8]
  40bdbc:	b	40bdc8 <error@@Base+0xa00c>
  40bdc0:	ldur	x8, [x29, #-24]
  40bdc4:	str	x8, [sp, #8]
  40bdc8:	ldr	x8, [sp, #8]
  40bdcc:	ldur	x9, [x29, #-16]
  40bdd0:	str	x8, [x9, #8]
  40bdd4:	ldrb	w10, [sp, #39]
  40bdd8:	tbnz	w10, #0, 40bde0 <error@@Base+0xa024>
  40bddc:	b	40bebc <error@@Base+0xa100>
  40bde0:	ldr	x8, [sp, #24]
  40bde4:	ldr	w9, [x8, #180]
  40bde8:	cmp	w9, #0x1
  40bdec:	b.le	40beb0 <error@@Base+0xa0f4>
  40bdf0:	ldur	x0, [x29, #-16]
  40bdf4:	bl	40ce68 <error@@Base+0xb0ac>
  40bdf8:	str	w0, [sp, #20]
  40bdfc:	ldr	w8, [sp, #20]
  40be00:	cmp	w8, #0x0
  40be04:	cset	w8, ne  // ne = any
  40be08:	and	w8, w8, #0x1
  40be0c:	mov	w1, w8
  40be10:	sxtw	x9, w1
  40be14:	cbz	x9, 40be24 <error@@Base+0xa068>
  40be18:	ldr	w8, [sp, #20]
  40be1c:	stur	w8, [x29, #-4]
  40be20:	b	40bf10 <error@@Base+0xa154>
  40be24:	ldur	x8, [x29, #-16]
  40be28:	ldr	x8, [x8, #56]
  40be2c:	ldur	x9, [x29, #-32]
  40be30:	cmp	x8, x9
  40be34:	b.lt	40be3c <error@@Base+0xa080>  // b.tstop
  40be38:	b	40beac <error@@Base+0xa0f0>
  40be3c:	ldur	x8, [x29, #-16]
  40be40:	ldr	x8, [x8, #64]
  40be44:	ldur	x9, [x29, #-16]
  40be48:	ldr	x9, [x9, #48]
  40be4c:	ldr	x10, [sp, #24]
  40be50:	ldrsw	x10, [x10, #180]
  40be54:	add	x9, x9, x10
  40be58:	cmp	x8, x9
  40be5c:	b.le	40be64 <error@@Base+0xa0a8>
  40be60:	b	40beac <error@@Base+0xa0f0>
  40be64:	ldur	x0, [x29, #-16]
  40be68:	ldur	x8, [x29, #-16]
  40be6c:	ldr	x8, [x8, #64]
  40be70:	mov	x9, #0x2                   	// #2
  40be74:	mul	x1, x8, x9
  40be78:	bl	40cce8 <error@@Base+0xaf2c>
  40be7c:	str	w0, [sp, #20]
  40be80:	ldr	w10, [sp, #20]
  40be84:	cmp	w10, #0x0
  40be88:	cset	w10, ne  // ne = any
  40be8c:	and	w10, w10, #0x1
  40be90:	mov	w1, w10
  40be94:	sxtw	x8, w1
  40be98:	cbz	x8, 40bea8 <error@@Base+0xa0ec>
  40be9c:	ldr	w8, [sp, #20]
  40bea0:	stur	w8, [x29, #-4]
  40bea4:	b	40bf10 <error@@Base+0xa154>
  40bea8:	b	40bdf0 <error@@Base+0xa034>
  40beac:	b	40beb8 <error@@Base+0xa0fc>
  40beb0:	ldur	x0, [x29, #-16]
  40beb4:	bl	40da54 <error@@Base+0xbc98>
  40beb8:	b	40bf0c <error@@Base+0xa150>
  40bebc:	ldr	x8, [sp, #24]
  40bec0:	ldr	w9, [x8, #180]
  40bec4:	cmp	w9, #0x1
  40bec8:	b.le	40bed8 <error@@Base+0xa11c>
  40becc:	ldur	x0, [x29, #-16]
  40bed0:	bl	40db60 <error@@Base+0xbda4>
  40bed4:	b	40bf0c <error@@Base+0xa150>
  40bed8:	ldr	x8, [sp, #40]
  40bedc:	cbz	x8, 40beec <error@@Base+0xa130>
  40bee0:	ldur	x0, [x29, #-16]
  40bee4:	bl	40dea4 <error@@Base+0xc0e8>
  40bee8:	b	40bf0c <error@@Base+0xa150>
  40beec:	ldur	x8, [x29, #-16]
  40bef0:	ldr	x8, [x8, #64]
  40bef4:	ldur	x9, [x29, #-16]
  40bef8:	str	x8, [x9, #48]
  40befc:	ldur	x8, [x29, #-16]
  40bf00:	ldr	x8, [x8, #64]
  40bf04:	ldur	x9, [x29, #-16]
  40bf08:	str	x8, [x9, #56]
  40bf0c:	stur	wzr, [x29, #-4]
  40bf10:	ldur	w0, [x29, #-4]
  40bf14:	ldp	x29, x30, [sp, #80]
  40bf18:	add	sp, sp, #0x60
  40bf1c:	ret
  40bf20:	sub	sp, sp, #0x40
  40bf24:	stp	x29, x30, [sp, #48]
  40bf28:	add	x29, sp, #0x30
  40bf2c:	stur	x0, [x29, #-8]
  40bf30:	ldur	x8, [x29, #-8]
  40bf34:	ldr	x8, [x8]
  40bf38:	stur	x8, [x29, #-16]
  40bf3c:	ldur	x8, [x29, #-16]
  40bf40:	ldr	x8, [x8, #112]
  40bf44:	str	x8, [sp, #24]
  40bf48:	ldr	x8, [sp, #24]
  40bf4c:	cbz	x8, 40bf70 <error@@Base+0xa1b4>
  40bf50:	ldr	x8, [sp, #24]
  40bf54:	ldr	x8, [x8]
  40bf58:	str	x8, [sp, #16]
  40bf5c:	ldr	x0, [sp, #24]
  40bf60:	bl	401a90 <free@plt>
  40bf64:	ldr	x8, [sp, #16]
  40bf68:	str	x8, [sp, #24]
  40bf6c:	b	40bf48 <error@@Base+0xa18c>
  40bf70:	ldur	x8, [x29, #-16]
  40bf74:	mov	x9, xzr
  40bf78:	str	x9, [x8, #112]
  40bf7c:	ldur	x8, [x29, #-16]
  40bf80:	mov	w10, #0xf                   	// #15
  40bf84:	str	w10, [x8, #128]
  40bf88:	ldur	x8, [x29, #-16]
  40bf8c:	str	x9, [x8, #104]
  40bf90:	ldur	x8, [x29, #-16]
  40bf94:	ldr	x0, [x8, #32]
  40bf98:	str	x9, [sp, #8]
  40bf9c:	bl	401a90 <free@plt>
  40bfa0:	ldur	x8, [x29, #-16]
  40bfa4:	ldr	x9, [sp, #8]
  40bfa8:	str	x9, [x8, #32]
  40bfac:	ldp	x29, x30, [sp, #48]
  40bfb0:	add	sp, sp, #0x40
  40bfb4:	ret
  40bfb8:	sub	sp, sp, #0x20
  40bfbc:	stp	x29, x30, [sp, #16]
  40bfc0:	add	x29, sp, #0x10
  40bfc4:	str	x0, [sp, #8]
  40bfc8:	ldr	x8, [sp, #8]
  40bfcc:	ldr	x0, [x8, #16]
  40bfd0:	bl	401a90 <free@plt>
  40bfd4:	ldr	x8, [sp, #8]
  40bfd8:	ldr	x0, [x8, #24]
  40bfdc:	bl	401a90 <free@plt>
  40bfe0:	ldr	x8, [sp, #8]
  40bfe4:	ldrb	w9, [x8, #139]
  40bfe8:	cbz	w9, 40bff8 <error@@Base+0xa23c>
  40bfec:	ldr	x8, [sp, #8]
  40bff0:	ldr	x0, [x8, #8]
  40bff4:	bl	401a90 <free@plt>
  40bff8:	ldp	x29, x30, [sp, #16]
  40bffc:	add	sp, sp, #0x20
  40c000:	ret
  40c004:	sub	sp, sp, #0x80
  40c008:	stp	x29, x30, [sp, #112]
  40c00c:	add	x29, sp, #0x70
  40c010:	mov	x8, xzr
  40c014:	add	x9, sp, #0x18
  40c018:	stur	x0, [x29, #-16]
  40c01c:	stur	x1, [x29, #-24]
  40c020:	stur	x2, [x29, #-32]
  40c024:	stur	x3, [x29, #-40]
  40c028:	ldur	x10, [x29, #-24]
  40c02c:	ldr	x10, [x10]
  40c030:	stur	x10, [x29, #-48]
  40c034:	ldur	x10, [x29, #-32]
  40c038:	ldur	x11, [x29, #-48]
  40c03c:	str	x10, [x11, #216]
  40c040:	ldur	x1, [x29, #-16]
  40c044:	ldur	x10, [x29, #-32]
  40c048:	orr	x2, x10, #0x800000
  40c04c:	mov	x0, x9
  40c050:	str	x8, [sp, #16]
  40c054:	str	x9, [sp, #8]
  40c058:	bl	40df7c <error@@Base+0xc1c0>
  40c05c:	ldur	x0, [x29, #-16]
  40c060:	ldur	x1, [x29, #-24]
  40c064:	ldur	x3, [x29, #-32]
  40c068:	ldur	x5, [x29, #-40]
  40c06c:	ldr	x2, [sp, #8]
  40c070:	ldr	x4, [sp, #16]
  40c074:	bl	40dfc0 <error@@Base+0xc204>
  40c078:	str	x0, [sp, #56]
  40c07c:	ldur	x8, [x29, #-40]
  40c080:	ldr	w12, [x8]
  40c084:	mov	w13, #0x0                   	// #0
  40c088:	str	w13, [sp, #4]
  40c08c:	cbz	w12, 40c0a0 <error@@Base+0xa2e4>
  40c090:	ldr	x8, [sp, #56]
  40c094:	cmp	x8, #0x0
  40c098:	cset	w9, eq  // eq = none
  40c09c:	str	w9, [sp, #4]
  40c0a0:	ldr	w8, [sp, #4]
  40c0a4:	and	w8, w8, #0x1
  40c0a8:	mov	w0, w8
  40c0ac:	sxtw	x9, w0
  40c0b0:	cbz	x9, 40c0c0 <error@@Base+0xa304>
  40c0b4:	mov	x8, xzr
  40c0b8:	stur	x8, [x29, #-8]
  40c0bc:	b	40c15c <error@@Base+0xa3a0>
  40c0c0:	ldur	x0, [x29, #-48]
  40c0c4:	mov	x8, xzr
  40c0c8:	mov	x1, x8
  40c0cc:	mov	x2, x8
  40c0d0:	mov	w3, #0x2                   	// #2
  40c0d4:	bl	40e1f8 <error@@Base+0xc43c>
  40c0d8:	str	x0, [sp, #48]
  40c0dc:	ldr	x8, [sp, #56]
  40c0e0:	cbz	x8, 40c100 <error@@Base+0xa344>
  40c0e4:	ldur	x0, [x29, #-48]
  40c0e8:	ldr	x1, [sp, #56]
  40c0ec:	ldr	x2, [sp, #48]
  40c0f0:	mov	w3, #0x10                  	// #16
  40c0f4:	bl	40e1f8 <error@@Base+0xc43c>
  40c0f8:	str	x0, [sp, #40]
  40c0fc:	b	40c108 <error@@Base+0xa34c>
  40c100:	ldr	x8, [sp, #48]
  40c104:	str	x8, [sp, #40]
  40c108:	ldr	x8, [sp, #48]
  40c10c:	mov	w9, #0x1                   	// #1
  40c110:	str	w9, [sp]
  40c114:	cbz	x8, 40c128 <error@@Base+0xa36c>
  40c118:	ldr	x8, [sp, #40]
  40c11c:	cmp	x8, #0x0
  40c120:	cset	w9, eq  // eq = none
  40c124:	str	w9, [sp]
  40c128:	ldr	w8, [sp]
  40c12c:	and	w8, w8, #0x1
  40c130:	mov	w0, w8
  40c134:	sxtw	x9, w0
  40c138:	cbz	x9, 40c154 <error@@Base+0xa398>
  40c13c:	ldur	x8, [x29, #-40]
  40c140:	mov	w9, #0xc                   	// #12
  40c144:	str	w9, [x8]
  40c148:	mov	x8, xzr
  40c14c:	stur	x8, [x29, #-8]
  40c150:	b	40c15c <error@@Base+0xa3a0>
  40c154:	ldr	x8, [sp, #40]
  40c158:	stur	x8, [x29, #-8]
  40c15c:	ldur	x0, [x29, #-8]
  40c160:	ldp	x29, x30, [sp, #112]
  40c164:	add	sp, sp, #0x80
  40c168:	ret
  40c16c:	sub	sp, sp, #0x50
  40c170:	stp	x29, x30, [sp, #64]
  40c174:	add	x29, sp, #0x40
  40c178:	mov	x8, #0x8                   	// #8
  40c17c:	mov	x9, #0x18                  	// #24
  40c180:	stur	x0, [x29, #-16]
  40c184:	ldur	x10, [x29, #-16]
  40c188:	ldr	x10, [x10]
  40c18c:	stur	x10, [x29, #-24]
  40c190:	ldur	x10, [x29, #-24]
  40c194:	ldr	x10, [x10, #8]
  40c198:	mul	x0, x10, x8
  40c19c:	str	x8, [sp, #16]
  40c1a0:	str	x9, [sp, #8]
  40c1a4:	bl	401890 <malloc@plt>
  40c1a8:	ldur	x8, [x29, #-24]
  40c1ac:	str	x0, [x8, #24]
  40c1b0:	ldur	x8, [x29, #-24]
  40c1b4:	ldr	x8, [x8, #8]
  40c1b8:	ldr	x9, [sp, #16]
  40c1bc:	mul	x0, x8, x9
  40c1c0:	bl	401890 <malloc@plt>
  40c1c4:	ldur	x8, [x29, #-24]
  40c1c8:	str	x0, [x8, #32]
  40c1cc:	ldur	x8, [x29, #-24]
  40c1d0:	ldr	x8, [x8, #8]
  40c1d4:	ldr	x9, [sp, #8]
  40c1d8:	mul	x0, x8, x9
  40c1dc:	bl	401890 <malloc@plt>
  40c1e0:	ldur	x8, [x29, #-24]
  40c1e4:	str	x0, [x8, #40]
  40c1e8:	ldur	x8, [x29, #-24]
  40c1ec:	ldr	x8, [x8, #8]
  40c1f0:	ldr	x9, [sp, #8]
  40c1f4:	mul	x0, x8, x9
  40c1f8:	bl	401890 <malloc@plt>
  40c1fc:	ldur	x8, [x29, #-24]
  40c200:	str	x0, [x8, #48]
  40c204:	ldur	x8, [x29, #-24]
  40c208:	ldr	x8, [x8, #24]
  40c20c:	mov	w11, #0x1                   	// #1
  40c210:	str	w11, [sp, #4]
  40c214:	cbz	x8, 40c254 <error@@Base+0xa498>
  40c218:	ldur	x8, [x29, #-24]
  40c21c:	ldr	x8, [x8, #32]
  40c220:	mov	w9, #0x1                   	// #1
  40c224:	str	w9, [sp, #4]
  40c228:	cbz	x8, 40c254 <error@@Base+0xa498>
  40c22c:	ldur	x8, [x29, #-24]
  40c230:	ldr	x8, [x8, #40]
  40c234:	mov	w9, #0x1                   	// #1
  40c238:	str	w9, [sp, #4]
  40c23c:	cbz	x8, 40c254 <error@@Base+0xa498>
  40c240:	ldur	x8, [x29, #-24]
  40c244:	ldr	x8, [x8, #48]
  40c248:	cmp	x8, #0x0
  40c24c:	cset	w9, eq  // eq = none
  40c250:	str	w9, [sp, #4]
  40c254:	ldr	w8, [sp, #4]
  40c258:	and	w8, w8, #0x1
  40c25c:	mov	w0, w8
  40c260:	sxtw	x9, w0
  40c264:	cbz	x9, 40c274 <error@@Base+0xa4b8>
  40c268:	mov	w8, #0xc                   	// #12
  40c26c:	stur	w8, [x29, #-4]
  40c270:	b	40c52c <error@@Base+0xa770>
  40c274:	ldur	x8, [x29, #-16]
  40c278:	ldr	x8, [x8, #48]
  40c27c:	mov	x9, #0x8                   	// #8
  40c280:	mul	x0, x8, x9
  40c284:	bl	401890 <malloc@plt>
  40c288:	ldur	x8, [x29, #-24]
  40c28c:	str	x0, [x8, #224]
  40c290:	ldur	x8, [x29, #-24]
  40c294:	ldr	x8, [x8, #224]
  40c298:	cbz	x8, 40c364 <error@@Base+0xa5a8>
  40c29c:	str	xzr, [sp, #24]
  40c2a0:	ldr	x8, [sp, #24]
  40c2a4:	ldur	x9, [x29, #-16]
  40c2a8:	ldr	x9, [x9, #48]
  40c2ac:	cmp	x8, x9
  40c2b0:	b.cs	40c2d8 <error@@Base+0xa51c>  // b.hs, b.nlast
  40c2b4:	ldr	x8, [sp, #24]
  40c2b8:	ldur	x9, [x29, #-24]
  40c2bc:	ldr	x9, [x9, #224]
  40c2c0:	ldr	x10, [sp, #24]
  40c2c4:	str	x8, [x9, x10, lsl #3]
  40c2c8:	ldr	x8, [sp, #24]
  40c2cc:	add	x8, x8, #0x1
  40c2d0:	str	x8, [sp, #24]
  40c2d4:	b	40c2a0 <error@@Base+0xa4e4>
  40c2d8:	ldur	x8, [x29, #-24]
  40c2dc:	ldr	x0, [x8, #104]
  40c2e0:	ldur	x2, [x29, #-24]
  40c2e4:	adrp	x1, 413000 <error@@Base+0x11244>
  40c2e8:	add	x1, x1, #0x3b8
  40c2ec:	bl	4132b4 <error@@Base+0x114f8>
  40c2f0:	str	xzr, [sp, #24]
  40c2f4:	ldr	x8, [sp, #24]
  40c2f8:	ldur	x9, [x29, #-16]
  40c2fc:	ldr	x9, [x9, #48]
  40c300:	cmp	x8, x9
  40c304:	b.cs	40c338 <error@@Base+0xa57c>  // b.hs, b.nlast
  40c308:	ldur	x8, [x29, #-24]
  40c30c:	ldr	x8, [x8, #224]
  40c310:	ldr	x9, [sp, #24]
  40c314:	ldr	x8, [x8, x9, lsl #3]
  40c318:	ldr	x9, [sp, #24]
  40c31c:	cmp	x8, x9
  40c320:	b.eq	40c328 <error@@Base+0xa56c>  // b.none
  40c324:	b	40c338 <error@@Base+0xa57c>
  40c328:	ldr	x8, [sp, #24]
  40c32c:	add	x8, x8, #0x1
  40c330:	str	x8, [sp, #24]
  40c334:	b	40c2f4 <error@@Base+0xa538>
  40c338:	ldr	x8, [sp, #24]
  40c33c:	ldur	x9, [x29, #-16]
  40c340:	ldr	x9, [x9, #48]
  40c344:	cmp	x8, x9
  40c348:	b.ne	40c364 <error@@Base+0xa5a8>  // b.any
  40c34c:	ldur	x8, [x29, #-24]
  40c350:	ldr	x0, [x8, #224]
  40c354:	bl	401a90 <free@plt>
  40c358:	ldur	x8, [x29, #-24]
  40c35c:	mov	x9, xzr
  40c360:	str	x9, [x8, #224]
  40c364:	ldur	x8, [x29, #-24]
  40c368:	ldr	x0, [x8, #104]
  40c36c:	ldur	x2, [x29, #-16]
  40c370:	adrp	x1, 413000 <error@@Base+0x11244>
  40c374:	add	x1, x1, #0x510
  40c378:	bl	40f094 <error@@Base+0xd2d8>
  40c37c:	stur	w0, [x29, #-28]
  40c380:	ldur	w9, [x29, #-28]
  40c384:	cmp	w9, #0x0
  40c388:	cset	w9, ne  // ne = any
  40c38c:	and	w9, w9, #0x1
  40c390:	mov	w1, w9
  40c394:	sxtw	x8, w1
  40c398:	cbz	x8, 40c3a8 <error@@Base+0xa5ec>
  40c39c:	ldur	w8, [x29, #-28]
  40c3a0:	stur	w8, [x29, #-4]
  40c3a4:	b	40c52c <error@@Base+0xa770>
  40c3a8:	ldur	x8, [x29, #-24]
  40c3ac:	ldr	x0, [x8, #104]
  40c3b0:	ldur	x2, [x29, #-24]
  40c3b4:	adrp	x1, 413000 <error@@Base+0x11244>
  40c3b8:	add	x1, x1, #0x5f8
  40c3bc:	bl	40f094 <error@@Base+0xd2d8>
  40c3c0:	stur	w0, [x29, #-28]
  40c3c4:	ldur	w9, [x29, #-28]
  40c3c8:	cmp	w9, #0x0
  40c3cc:	cset	w9, ne  // ne = any
  40c3d0:	and	w9, w9, #0x1
  40c3d4:	mov	w1, w9
  40c3d8:	sxtw	x8, w1
  40c3dc:	cbz	x8, 40c3ec <error@@Base+0xa630>
  40c3e0:	ldur	w8, [x29, #-28]
  40c3e4:	stur	w8, [x29, #-4]
  40c3e8:	b	40c52c <error@@Base+0xa770>
  40c3ec:	ldur	x8, [x29, #-24]
  40c3f0:	ldr	x0, [x8, #104]
  40c3f4:	ldur	x2, [x29, #-24]
  40c3f8:	adrp	x1, 413000 <error@@Base+0x11244>
  40c3fc:	add	x1, x1, #0x70c
  40c400:	bl	4132b4 <error@@Base+0x114f8>
  40c404:	ldur	x8, [x29, #-24]
  40c408:	ldr	x8, [x8, #104]
  40c40c:	ldur	x2, [x29, #-24]
  40c410:	mov	x0, x8
  40c414:	adrp	x1, 413000 <error@@Base+0x11244>
  40c418:	add	x1, x1, #0x7d8
  40c41c:	bl	4132b4 <error@@Base+0x114f8>
  40c420:	stur	w0, [x29, #-28]
  40c424:	ldur	w9, [x29, #-28]
  40c428:	cmp	w9, #0x0
  40c42c:	cset	w9, ne  // ne = any
  40c430:	and	w9, w9, #0x1
  40c434:	mov	w1, w9
  40c438:	sxtw	x8, w1
  40c43c:	cbz	x8, 40c44c <error@@Base+0xa690>
  40c440:	ldur	w8, [x29, #-28]
  40c444:	stur	w8, [x29, #-4]
  40c448:	b	40c52c <error@@Base+0xa770>
  40c44c:	ldur	x0, [x29, #-24]
  40c450:	bl	413a78 <error@@Base+0x11cbc>
  40c454:	stur	w0, [x29, #-28]
  40c458:	ldur	w8, [x29, #-28]
  40c45c:	cmp	w8, #0x0
  40c460:	cset	w8, ne  // ne = any
  40c464:	and	w8, w8, #0x1
  40c468:	mov	w1, w8
  40c46c:	sxtw	x9, w1
  40c470:	cbz	x9, 40c480 <error@@Base+0xa6c4>
  40c474:	ldur	w8, [x29, #-28]
  40c478:	stur	w8, [x29, #-4]
  40c47c:	b	40c52c <error@@Base+0xa770>
  40c480:	ldur	x8, [x29, #-16]
  40c484:	ldrb	w9, [x8, #56]
  40c488:	mov	w10, #0x4                   	// #4
  40c48c:	lsr	w9, w9, w10
  40c490:	and	w9, w9, #0x1
  40c494:	and	w9, w9, #0xff
  40c498:	cbnz	w9, 40c4c4 <error@@Base+0xa708>
  40c49c:	ldur	x8, [x29, #-16]
  40c4a0:	ldr	x8, [x8, #48]
  40c4a4:	cmp	x8, #0x0
  40c4a8:	cset	w9, ls  // ls = plast
  40c4ac:	tbnz	w9, #0, 40c4c4 <error@@Base+0xa708>
  40c4b0:	ldur	x8, [x29, #-24]
  40c4b4:	ldrb	w9, [x8, #176]
  40c4b8:	and	w9, w9, #0x1
  40c4bc:	and	w9, w9, #0xff
  40c4c0:	cbnz	w9, 40c4d0 <error@@Base+0xa714>
  40c4c4:	ldur	x8, [x29, #-24]
  40c4c8:	ldr	x8, [x8, #152]
  40c4cc:	cbz	x8, 40c524 <error@@Base+0xa768>
  40c4d0:	ldur	x8, [x29, #-24]
  40c4d4:	ldr	x8, [x8, #16]
  40c4d8:	mov	x9, #0x18                  	// #24
  40c4dc:	mul	x0, x8, x9
  40c4e0:	bl	401890 <malloc@plt>
  40c4e4:	ldur	x8, [x29, #-24]
  40c4e8:	str	x0, [x8, #56]
  40c4ec:	ldur	x8, [x29, #-24]
  40c4f0:	ldr	x8, [x8, #56]
  40c4f4:	cmp	x8, #0x0
  40c4f8:	cset	w10, eq  // eq = none
  40c4fc:	and	w10, w10, #0x1
  40c500:	mov	w0, w10
  40c504:	sxtw	x8, w0
  40c508:	cbz	x8, 40c518 <error@@Base+0xa75c>
  40c50c:	mov	w8, #0xc                   	// #12
  40c510:	stur	w8, [x29, #-4]
  40c514:	b	40c52c <error@@Base+0xa770>
  40c518:	ldur	x0, [x29, #-24]
  40c51c:	bl	413b80 <error@@Base+0x11dc4>
  40c520:	stur	w0, [x29, #-28]
  40c524:	ldur	w8, [x29, #-28]
  40c528:	stur	w8, [x29, #-4]
  40c52c:	ldur	w0, [x29, #-4]
  40c530:	ldp	x29, x30, [sp, #64]
  40c534:	add	sp, sp, #0x50
  40c538:	ret
  40c53c:	sub	sp, sp, #0x40
  40c540:	stp	x29, x30, [sp, #48]
  40c544:	add	x29, sp, #0x30
  40c548:	mov	w8, #0x0                   	// #0
  40c54c:	stur	x0, [x29, #-8]
  40c550:	sturb	w8, [x29, #-21]
  40c554:	sturb	w8, [x29, #-22]
  40c558:	stur	xzr, [x29, #-16]
  40c55c:	ldur	x8, [x29, #-16]
  40c560:	ldur	x9, [x29, #-8]
  40c564:	ldr	x9, [x9, #16]
  40c568:	cmp	x8, x9
  40c56c:	b.cs	40c6e8 <error@@Base+0xa92c>  // b.hs, b.nlast
  40c570:	ldur	x8, [x29, #-8]
  40c574:	ldr	x8, [x8]
  40c578:	ldur	x9, [x29, #-16]
  40c57c:	mov	x10, #0x10                  	// #16
  40c580:	mul	x9, x10, x9
  40c584:	add	x8, x8, x9
  40c588:	ldr	w11, [x8, #8]
  40c58c:	and	w11, w11, #0xff
  40c590:	subs	w11, w11, #0x1
  40c594:	mov	w8, w11
  40c598:	ubfx	x8, x8, #0, #32
  40c59c:	cmp	x8, #0xb
  40c5a0:	str	x8, [sp, #8]
  40c5a4:	b.hi	40c6d4 <error@@Base+0xa918>  // b.pmore
  40c5a8:	adrp	x8, 422000 <error@@Base+0x20244>
  40c5ac:	add	x8, x8, #0x2bc
  40c5b0:	ldr	x11, [sp, #8]
  40c5b4:	ldrsw	x10, [x8, x11, lsl #2]
  40c5b8:	add	x9, x8, x10
  40c5bc:	br	x9
  40c5c0:	ldur	x8, [x29, #-8]
  40c5c4:	ldr	x8, [x8]
  40c5c8:	ldur	x9, [x29, #-16]
  40c5cc:	mov	x10, #0x10                  	// #16
  40c5d0:	mul	x9, x10, x9
  40c5d4:	ldrb	w11, [x8, x9]
  40c5d8:	cmp	w11, #0x80
  40c5dc:	b.lt	40c5e8 <error@@Base+0xa82c>  // b.tstop
  40c5e0:	mov	w8, #0x1                   	// #1
  40c5e4:	sturb	w8, [x29, #-21]
  40c5e8:	b	40c6d8 <error@@Base+0xa91c>
  40c5ec:	ldur	x8, [x29, #-8]
  40c5f0:	ldr	x8, [x8]
  40c5f4:	ldur	x9, [x29, #-16]
  40c5f8:	mov	x10, #0x10                  	// #16
  40c5fc:	mul	x9, x10, x9
  40c600:	ldr	w11, [x8, x9]
  40c604:	cmp	w11, #0x10
  40c608:	str	w11, [sp, #4]
  40c60c:	b.eq	40c64c <error@@Base+0xa890>  // b.none
  40c610:	b	40c614 <error@@Base+0xa858>
  40c614:	ldr	w8, [sp, #4]
  40c618:	cmp	w8, #0x20
  40c61c:	b.eq	40c64c <error@@Base+0xa890>  // b.none
  40c620:	b	40c624 <error@@Base+0xa868>
  40c624:	ldr	w8, [sp, #4]
  40c628:	cmp	w8, #0x40
  40c62c:	b.eq	40c64c <error@@Base+0xa890>  // b.none
  40c630:	b	40c634 <error@@Base+0xa878>
  40c634:	ldr	w8, [sp, #4]
  40c638:	cmp	w8, #0x80
  40c63c:	cset	w9, eq  // eq = none
  40c640:	eor	w9, w9, #0x1
  40c644:	tbnz	w9, #0, 40c650 <error@@Base+0xa894>
  40c648:	b	40c64c <error@@Base+0xa890>
  40c64c:	b	40c654 <error@@Base+0xa898>
  40c650:	b	40c84c <error@@Base+0xaa90>
  40c654:	b	40c6d8 <error@@Base+0xa91c>
  40c658:	mov	w8, #0x1                   	// #1
  40c65c:	sturb	w8, [x29, #-22]
  40c660:	b	40c6d8 <error@@Base+0xa91c>
  40c664:	b	40c6d8 <error@@Base+0xa91c>
  40c668:	b	40c84c <error@@Base+0xaa90>
  40c66c:	str	wzr, [sp, #20]
  40c670:	mov	w8, #0x2                   	// #2
  40c674:	stur	w8, [x29, #-20]
  40c678:	ldur	w8, [x29, #-20]
  40c67c:	cmp	w8, #0x4
  40c680:	b.ge	40c6d0 <error@@Base+0xa914>  // b.tcont
  40c684:	ldur	x8, [x29, #-8]
  40c688:	ldr	x8, [x8]
  40c68c:	ldur	x9, [x29, #-16]
  40c690:	mov	x10, #0x10                  	// #16
  40c694:	mul	x9, x10, x9
  40c698:	add	x8, x8, x9
  40c69c:	ldr	x8, [x8]
  40c6a0:	ldursw	x9, [x29, #-20]
  40c6a4:	ldr	x8, [x8, x9, lsl #3]
  40c6a8:	ldr	w11, [sp, #20]
  40c6ac:	mov	w9, w11
  40c6b0:	lsr	x8, x8, x9
  40c6b4:	cbz	x8, 40c6bc <error@@Base+0xa900>
  40c6b8:	b	40c84c <error@@Base+0xaa90>
  40c6bc:	str	wzr, [sp, #20]
  40c6c0:	ldur	w8, [x29, #-20]
  40c6c4:	add	w8, w8, #0x1
  40c6c8:	stur	w8, [x29, #-20]
  40c6cc:	b	40c678 <error@@Base+0xa8bc>
  40c6d0:	b	40c6d8 <error@@Base+0xa91c>
  40c6d4:	bl	4019d0 <abort@plt>
  40c6d8:	ldur	x8, [x29, #-16]
  40c6dc:	add	x8, x8, #0x1
  40c6e0:	stur	x8, [x29, #-16]
  40c6e4:	b	40c55c <error@@Base+0xa7a0>
  40c6e8:	ldurb	w8, [x29, #-21]
  40c6ec:	tbnz	w8, #0, 40c6fc <error@@Base+0xa940>
  40c6f0:	ldurb	w8, [x29, #-22]
  40c6f4:	tbnz	w8, #0, 40c6fc <error@@Base+0xa940>
  40c6f8:	b	40c7e4 <error@@Base+0xaa28>
  40c6fc:	stur	xzr, [x29, #-16]
  40c700:	ldur	x8, [x29, #-16]
  40c704:	ldur	x9, [x29, #-8]
  40c708:	ldr	x9, [x9, #16]
  40c70c:	cmp	x8, x9
  40c710:	b.cs	40c7e4 <error@@Base+0xaa28>  // b.hs, b.nlast
  40c714:	ldur	x8, [x29, #-8]
  40c718:	ldr	x8, [x8]
  40c71c:	ldur	x9, [x29, #-16]
  40c720:	mov	x10, #0x10                  	// #16
  40c724:	mul	x9, x10, x9
  40c728:	add	x8, x8, x9
  40c72c:	ldr	w11, [x8, #8]
  40c730:	and	w11, w11, #0xff
  40c734:	cmp	w11, #0x1
  40c738:	b.ne	40c784 <error@@Base+0xa9c8>  // b.any
  40c73c:	ldur	x8, [x29, #-8]
  40c740:	ldr	x8, [x8]
  40c744:	ldur	x9, [x29, #-16]
  40c748:	mov	x10, #0x10                  	// #16
  40c74c:	mul	x9, x10, x9
  40c750:	ldrb	w11, [x8, x9]
  40c754:	cmp	w11, #0x80
  40c758:	b.lt	40c784 <error@@Base+0xa9c8>  // b.tstop
  40c75c:	ldur	x8, [x29, #-8]
  40c760:	ldr	x8, [x8]
  40c764:	ldur	x9, [x29, #-16]
  40c768:	mov	x10, #0x10                  	// #16
  40c76c:	mul	x9, x10, x9
  40c770:	add	x8, x8, x9
  40c774:	ldr	w11, [x8, #8]
  40c778:	and	w11, w11, #0xffdfffff
  40c77c:	str	w11, [x8, #8]
  40c780:	b	40c7d4 <error@@Base+0xaa18>
  40c784:	ldur	x8, [x29, #-8]
  40c788:	ldr	x8, [x8]
  40c78c:	ldur	x9, [x29, #-16]
  40c790:	mov	x10, #0x10                  	// #16
  40c794:	mul	x9, x10, x9
  40c798:	add	x8, x8, x9
  40c79c:	ldr	w11, [x8, #8]
  40c7a0:	and	w11, w11, #0xff
  40c7a4:	cmp	w11, #0x5
  40c7a8:	b.ne	40c7d4 <error@@Base+0xaa18>  // b.any
  40c7ac:	ldur	x8, [x29, #-8]
  40c7b0:	ldr	x8, [x8]
  40c7b4:	ldur	x9, [x29, #-16]
  40c7b8:	mov	x10, #0x10                  	// #16
  40c7bc:	mul	x9, x10, x9
  40c7c0:	add	x8, x8, x9
  40c7c4:	ldr	w11, [x8, #8]
  40c7c8:	and	w11, w11, #0xffffff00
  40c7cc:	orr	w11, w11, #0x7
  40c7d0:	str	w11, [x8, #8]
  40c7d4:	ldur	x8, [x29, #-16]
  40c7d8:	add	x8, x8, #0x1
  40c7dc:	stur	x8, [x29, #-16]
  40c7e0:	b	40c700 <error@@Base+0xa944>
  40c7e4:	ldur	x8, [x29, #-8]
  40c7e8:	mov	w9, #0x1                   	// #1
  40c7ec:	str	w9, [x8, #180]
  40c7f0:	ldur	x8, [x29, #-8]
  40c7f4:	ldrb	w9, [x8, #176]
  40c7f8:	and	w9, w9, #0xfffffffb
  40c7fc:	strb	w9, [x8, #176]
  40c800:	ldur	x8, [x29, #-8]
  40c804:	ldr	x8, [x8, #152]
  40c808:	cmp	x8, #0x0
  40c80c:	cset	w9, gt
  40c810:	mov	w10, #0x1                   	// #1
  40c814:	str	w10, [sp]
  40c818:	tbnz	w9, #0, 40c824 <error@@Base+0xaa68>
  40c81c:	ldurb	w8, [x29, #-22]
  40c820:	str	w8, [sp]
  40c824:	ldr	w8, [sp]
  40c828:	mov	w9, #0x1                   	// #1
  40c82c:	and	w8, w8, #0x1
  40c830:	ldur	x10, [x29, #-8]
  40c834:	ldrb	w11, [x10, #176]
  40c838:	and	w8, w8, #0x1
  40c83c:	lsl	w8, w8, w9
  40c840:	and	w9, w11, #0xfffffffd
  40c844:	orr	w8, w9, w8
  40c848:	strb	w8, [x10, #176]
  40c84c:	ldp	x29, x30, [sp, #48]
  40c850:	add	sp, sp, #0x40
  40c854:	ret
  40c858:	sub	sp, sp, #0xa0
  40c85c:	stp	x29, x30, [sp, #144]
  40c860:	add	x29, sp, #0x90
  40c864:	sub	x8, x29, #0x40
  40c868:	stur	x0, [x29, #-16]
  40c86c:	ldur	x9, [x29, #-16]
  40c870:	ldr	x9, [x9, #104]
  40c874:	mov	x10, #0x18                  	// #24
  40c878:	ldr	x9, [x9, #24]
  40c87c:	ldr	x9, [x9, #56]
  40c880:	stur	x9, [x29, #-24]
  40c884:	ldur	x9, [x29, #-24]
  40c888:	ldur	x11, [x29, #-16]
  40c88c:	str	x9, [x11, #144]
  40c890:	ldur	x9, [x29, #-16]
  40c894:	ldr	x9, [x9, #48]
  40c898:	ldur	x11, [x29, #-24]
  40c89c:	mul	x10, x10, x11
  40c8a0:	add	x1, x9, x10
  40c8a4:	mov	x0, x8
  40c8a8:	bl	41572c <error@@Base+0x13970>
  40c8ac:	stur	w0, [x29, #-36]
  40c8b0:	ldur	w12, [x29, #-36]
  40c8b4:	cmp	w12, #0x0
  40c8b8:	cset	w12, ne  // ne = any
  40c8bc:	and	w12, w12, #0x1
  40c8c0:	mov	w1, w12
  40c8c4:	sxtw	x8, w1
  40c8c8:	cbz	x8, 40c8d8 <error@@Base+0xab1c>
  40c8cc:	ldur	w8, [x29, #-36]
  40c8d0:	stur	w8, [x29, #-4]
  40c8d4:	b	40cbd0 <error@@Base+0xae14>
  40c8d8:	ldur	x8, [x29, #-16]
  40c8dc:	ldr	x8, [x8, #152]
  40c8e0:	cmp	x8, #0x0
  40c8e4:	cset	w9, le
  40c8e8:	tbnz	w9, #0, 40ca74 <error@@Base+0xacb8>
  40c8ec:	stur	xzr, [x29, #-32]
  40c8f0:	ldur	x8, [x29, #-32]
  40c8f4:	ldur	x9, [x29, #-56]
  40c8f8:	cmp	x8, x9
  40c8fc:	b.ge	40ca74 <error@@Base+0xacb8>  // b.tcont
  40c900:	mov	x8, #0x10                  	// #16
  40c904:	sub	x9, x29, #0x40
  40c908:	ldr	x9, [x9, #16]
  40c90c:	ldur	x10, [x29, #-32]
  40c910:	ldr	x9, [x9, x10, lsl #3]
  40c914:	str	x9, [sp, #72]
  40c918:	ldur	x9, [x29, #-16]
  40c91c:	ldr	x9, [x9]
  40c920:	ldr	x10, [sp, #72]
  40c924:	mul	x8, x8, x10
  40c928:	add	x8, x9, x8
  40c92c:	ldr	w11, [x8, #8]
  40c930:	and	w11, w11, #0xff
  40c934:	str	w11, [sp, #68]
  40c938:	ldr	w11, [sp, #68]
  40c93c:	cmp	w11, #0x4
  40c940:	b.eq	40c948 <error@@Base+0xab8c>  // b.none
  40c944:	b	40ca64 <error@@Base+0xaca8>
  40c948:	str	xzr, [sp, #56]
  40c94c:	ldr	x8, [sp, #56]
  40c950:	ldur	x9, [x29, #-56]
  40c954:	cmp	x8, x9
  40c958:	b.ge	40c9d4 <error@@Base+0xac18>  // b.tcont
  40c95c:	ldur	x8, [x29, #-16]
  40c960:	ldr	x8, [x8]
  40c964:	mov	x9, #0x10                  	// #16
  40c968:	sub	x10, x29, #0x40
  40c96c:	ldr	x10, [x10, #16]
  40c970:	ldr	x11, [sp, #56]
  40c974:	ldr	x10, [x10, x11, lsl #3]
  40c978:	mul	x9, x9, x10
  40c97c:	add	x8, x8, x9
  40c980:	str	x8, [sp, #48]
  40c984:	ldr	x8, [sp, #48]
  40c988:	ldr	w12, [x8, #8]
  40c98c:	and	w12, w12, #0xff
  40c990:	cmp	w12, #0x9
  40c994:	b.ne	40c9c4 <error@@Base+0xac08>  // b.any
  40c998:	ldr	x8, [sp, #48]
  40c99c:	ldr	x8, [x8]
  40c9a0:	ldur	x9, [x29, #-16]
  40c9a4:	ldr	x9, [x9]
  40c9a8:	ldr	x10, [sp, #72]
  40c9ac:	mov	x11, #0x10                  	// #16
  40c9b0:	mul	x10, x11, x10
  40c9b4:	ldr	x9, [x9, x10]
  40c9b8:	cmp	x8, x9
  40c9bc:	b.ne	40c9c4 <error@@Base+0xac08>  // b.any
  40c9c0:	b	40c9d4 <error@@Base+0xac18>
  40c9c4:	ldr	x8, [sp, #56]
  40c9c8:	add	x8, x8, #0x1
  40c9cc:	str	x8, [sp, #56]
  40c9d0:	b	40c94c <error@@Base+0xab90>
  40c9d4:	ldr	x8, [sp, #56]
  40c9d8:	ldur	x9, [x29, #-56]
  40c9dc:	cmp	x8, x9
  40c9e0:	b.ne	40c9e8 <error@@Base+0xac2c>  // b.any
  40c9e4:	b	40ca64 <error@@Base+0xaca8>
  40c9e8:	ldr	w8, [sp, #68]
  40c9ec:	cmp	w8, #0x4
  40c9f0:	b.ne	40ca64 <error@@Base+0xaca8>  // b.any
  40c9f4:	ldur	x8, [x29, #-16]
  40c9f8:	ldr	x8, [x8, #40]
  40c9fc:	ldr	x9, [sp, #72]
  40ca00:	mov	x10, #0x18                  	// #24
  40ca04:	mul	x9, x10, x9
  40ca08:	add	x8, x8, x9
  40ca0c:	ldr	x8, [x8, #16]
  40ca10:	ldr	x8, [x8]
  40ca14:	str	x8, [sp, #40]
  40ca18:	ldr	x1, [sp, #40]
  40ca1c:	sub	x0, x29, #0x40
  40ca20:	bl	415818 <error@@Base+0x13a5c>
  40ca24:	cbnz	x0, 40ca64 <error@@Base+0xaca8>
  40ca28:	ldur	x8, [x29, #-16]
  40ca2c:	ldr	x8, [x8, #48]
  40ca30:	ldr	x9, [sp, #40]
  40ca34:	mov	x10, #0x18                  	// #24
  40ca38:	mul	x9, x10, x9
  40ca3c:	add	x1, x8, x9
  40ca40:	sub	x0, x29, #0x40
  40ca44:	bl	414dd4 <error@@Base+0x13018>
  40ca48:	str	w0, [sp, #36]
  40ca4c:	ldr	w11, [sp, #36]
  40ca50:	cbz	w11, 40ca60 <error@@Base+0xaca4>
  40ca54:	ldr	w8, [sp, #36]
  40ca58:	stur	w8, [x29, #-4]
  40ca5c:	b	40cbd0 <error@@Base+0xae14>
  40ca60:	stur	xzr, [x29, #-32]
  40ca64:	ldur	x8, [x29, #-32]
  40ca68:	add	x8, x8, #0x1
  40ca6c:	stur	x8, [x29, #-32]
  40ca70:	b	40c8f0 <error@@Base+0xab34>
  40ca74:	ldur	x1, [x29, #-16]
  40ca78:	sub	x0, x29, #0x24
  40ca7c:	sub	x2, x29, #0x40
  40ca80:	mov	w8, wzr
  40ca84:	mov	w3, w8
  40ca88:	bl	4158fc <error@@Base+0x13b40>
  40ca8c:	ldur	x9, [x29, #-16]
  40ca90:	str	x0, [x9, #72]
  40ca94:	ldur	x9, [x29, #-16]
  40ca98:	ldr	x9, [x9, #72]
  40ca9c:	cmp	x9, #0x0
  40caa0:	cset	w8, eq  // eq = none
  40caa4:	and	w8, w8, #0x1
  40caa8:	mov	w0, w8
  40caac:	sxtw	x9, w0
  40cab0:	cbz	x9, 40cac0 <error@@Base+0xad04>
  40cab4:	ldur	w8, [x29, #-36]
  40cab8:	stur	w8, [x29, #-4]
  40cabc:	b	40cbd0 <error@@Base+0xae14>
  40cac0:	ldur	x8, [x29, #-16]
  40cac4:	ldr	x8, [x8, #72]
  40cac8:	ldrb	w9, [x8, #104]
  40cacc:	mov	w10, #0x7                   	// #7
  40cad0:	lsr	w9, w9, w10
  40cad4:	and	w9, w9, #0xff
  40cad8:	cbz	w9, 40cba0 <error@@Base+0xade4>
  40cadc:	ldur	x1, [x29, #-16]
  40cae0:	sub	x8, x29, #0x24
  40cae4:	mov	x0, x8
  40cae8:	sub	x9, x29, #0x40
  40caec:	mov	x2, x9
  40caf0:	mov	w3, #0x1                   	// #1
  40caf4:	str	x8, [sp, #24]
  40caf8:	str	x9, [sp, #16]
  40cafc:	bl	4158fc <error@@Base+0x13b40>
  40cb00:	ldur	x8, [x29, #-16]
  40cb04:	str	x0, [x8, #80]
  40cb08:	ldur	x1, [x29, #-16]
  40cb0c:	ldr	x0, [sp, #24]
  40cb10:	ldr	x2, [sp, #16]
  40cb14:	mov	w3, #0x2                   	// #2
  40cb18:	bl	4158fc <error@@Base+0x13b40>
  40cb1c:	ldur	x8, [x29, #-16]
  40cb20:	str	x0, [x8, #88]
  40cb24:	ldur	x1, [x29, #-16]
  40cb28:	ldr	x0, [sp, #24]
  40cb2c:	ldr	x2, [sp, #16]
  40cb30:	mov	w3, #0x6                   	// #6
  40cb34:	bl	4158fc <error@@Base+0x13b40>
  40cb38:	ldur	x8, [x29, #-16]
  40cb3c:	str	x0, [x8, #96]
  40cb40:	ldur	x8, [x29, #-16]
  40cb44:	ldr	x8, [x8, #80]
  40cb48:	mov	w10, #0x1                   	// #1
  40cb4c:	str	w10, [sp, #12]
  40cb50:	cbz	x8, 40cb7c <error@@Base+0xadc0>
  40cb54:	ldur	x8, [x29, #-16]
  40cb58:	ldr	x8, [x8, #88]
  40cb5c:	mov	w9, #0x1                   	// #1
  40cb60:	str	w9, [sp, #12]
  40cb64:	cbz	x8, 40cb7c <error@@Base+0xadc0>
  40cb68:	ldur	x8, [x29, #-16]
  40cb6c:	ldr	x8, [x8, #96]
  40cb70:	cmp	x8, #0x0
  40cb74:	cset	w9, eq  // eq = none
  40cb78:	str	w9, [sp, #12]
  40cb7c:	ldr	w8, [sp, #12]
  40cb80:	and	w8, w8, #0x1
  40cb84:	mov	w0, w8
  40cb88:	sxtw	x9, w0
  40cb8c:	cbz	x9, 40cb9c <error@@Base+0xade0>
  40cb90:	ldur	w8, [x29, #-36]
  40cb94:	stur	w8, [x29, #-4]
  40cb98:	b	40cbd0 <error@@Base+0xae14>
  40cb9c:	b	40cbc0 <error@@Base+0xae04>
  40cba0:	ldur	x8, [x29, #-16]
  40cba4:	ldr	x8, [x8, #72]
  40cba8:	ldur	x9, [x29, #-16]
  40cbac:	str	x8, [x9, #96]
  40cbb0:	ldur	x9, [x29, #-16]
  40cbb4:	str	x8, [x9, #88]
  40cbb8:	ldur	x9, [x29, #-16]
  40cbbc:	str	x8, [x9, #80]
  40cbc0:	sub	x8, x29, #0x40
  40cbc4:	ldr	x0, [x8, #16]
  40cbc8:	bl	401a90 <free@plt>
  40cbcc:	stur	wzr, [x29, #-4]
  40cbd0:	ldur	w0, [x29, #-4]
  40cbd4:	ldp	x29, x30, [sp, #144]
  40cbd8:	add	sp, sp, #0xa0
  40cbdc:	ret
  40cbe0:	sub	sp, sp, #0x40
  40cbe4:	str	x0, [sp, #56]
  40cbe8:	str	x1, [sp, #48]
  40cbec:	str	x2, [sp, #40]
  40cbf0:	str	x3, [sp, #32]
  40cbf4:	mov	w8, #0x1                   	// #1
  40cbf8:	and	w8, w4, w8
  40cbfc:	strb	w8, [sp, #31]
  40cc00:	str	x5, [sp, #16]
  40cc04:	ldr	x9, [sp, #56]
  40cc08:	ldr	x10, [sp, #40]
  40cc0c:	str	x9, [x10]
  40cc10:	ldr	x9, [sp, #48]
  40cc14:	ldr	x10, [sp, #40]
  40cc18:	str	x9, [x10, #88]
  40cc1c:	ldr	x9, [sp, #48]
  40cc20:	ldr	x10, [sp, #40]
  40cc24:	str	x9, [x10, #80]
  40cc28:	ldr	x9, [sp, #32]
  40cc2c:	ldr	x10, [sp, #40]
  40cc30:	str	x9, [x10, #120]
  40cc34:	ldrb	w8, [sp, #31]
  40cc38:	and	w8, w8, #0x1
  40cc3c:	ldr	x9, [sp, #40]
  40cc40:	strb	w8, [x9, #136]
  40cc44:	ldr	x9, [sp, #32]
  40cc48:	mov	w8, #0x1                   	// #1
  40cc4c:	str	w8, [sp, #12]
  40cc50:	cbnz	x9, 40cc5c <error@@Base+0xaea0>
  40cc54:	ldrb	w8, [sp, #31]
  40cc58:	str	w8, [sp, #12]
  40cc5c:	ldr	w8, [sp, #12]
  40cc60:	mov	w9, #0x1                   	// #1
  40cc64:	and	w8, w8, #0x1
  40cc68:	ldr	x10, [sp, #40]
  40cc6c:	strb	w8, [x10, #139]
  40cc70:	ldr	x10, [sp, #16]
  40cc74:	ldr	w8, [x10, #180]
  40cc78:	ldr	x10, [sp, #40]
  40cc7c:	str	w8, [x10, #144]
  40cc80:	ldr	x10, [sp, #16]
  40cc84:	ldrb	w8, [x10, #176]
  40cc88:	mov	w11, #0x2                   	// #2
  40cc8c:	lsr	w8, w8, w11
  40cc90:	and	w8, w8, #0x1
  40cc94:	and	w8, w8, #0xff
  40cc98:	ldr	x10, [sp, #40]
  40cc9c:	strb	w8, [x10, #137]
  40cca0:	ldr	x10, [sp, #16]
  40cca4:	ldrb	w8, [x10, #176]
  40cca8:	mov	w11, #0x3                   	// #3
  40ccac:	lsr	w8, w8, w11
  40ccb0:	and	w8, w8, w9
  40ccb4:	and	w8, w8, #0xff
  40ccb8:	ldr	x10, [sp, #40]
  40ccbc:	strb	w8, [x10, #138]
  40ccc0:	ldr	x10, [sp, #40]
  40ccc4:	ldr	x10, [x10, #88]
  40ccc8:	ldr	x12, [sp, #40]
  40cccc:	str	x10, [x12, #104]
  40ccd0:	ldr	x10, [sp, #40]
  40ccd4:	ldr	x10, [x10, #104]
  40ccd8:	ldr	x12, [sp, #40]
  40ccdc:	str	x10, [x12, #96]
  40cce0:	add	sp, sp, #0x40
  40cce4:	ret
  40cce8:	sub	sp, sp, #0x50
  40ccec:	stp	x29, x30, [sp, #64]
  40ccf0:	add	x29, sp, #0x40
  40ccf4:	stur	x0, [x29, #-16]
  40ccf8:	stur	x1, [x29, #-24]
  40ccfc:	ldur	x8, [x29, #-16]
  40cd00:	ldr	w9, [x8, #144]
  40cd04:	cmp	w9, #0x1
  40cd08:	b.le	40cdec <error@@Base+0xb030>
  40cd0c:	mov	x8, #0x8                   	// #8
  40cd10:	str	x8, [sp, #24]
  40cd14:	ldur	x8, [x29, #-24]
  40cd18:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  40cd1c:	cmp	x9, x8
  40cd20:	cset	w10, cc  // cc = lo, ul, last
  40cd24:	and	w10, w10, #0x1
  40cd28:	mov	w0, w10
  40cd2c:	sxtw	x8, w0
  40cd30:	cbz	x8, 40cd40 <error@@Base+0xaf84>
  40cd34:	mov	w8, #0xc                   	// #12
  40cd38:	stur	w8, [x29, #-4]
  40cd3c:	b	40ce58 <error@@Base+0xb09c>
  40cd40:	ldur	x8, [x29, #-16]
  40cd44:	ldr	x0, [x8, #16]
  40cd48:	ldur	x8, [x29, #-24]
  40cd4c:	mov	x9, #0x4                   	// #4
  40cd50:	mul	x1, x8, x9
  40cd54:	bl	401940 <realloc@plt>
  40cd58:	str	x0, [sp, #32]
  40cd5c:	ldr	x8, [sp, #32]
  40cd60:	cmp	x8, #0x0
  40cd64:	cset	w10, eq  // eq = none
  40cd68:	and	w10, w10, #0x1
  40cd6c:	mov	w0, w10
  40cd70:	sxtw	x8, w0
  40cd74:	cbz	x8, 40cd84 <error@@Base+0xafc8>
  40cd78:	mov	w8, #0xc                   	// #12
  40cd7c:	stur	w8, [x29, #-4]
  40cd80:	b	40ce58 <error@@Base+0xb09c>
  40cd84:	ldr	x8, [sp, #32]
  40cd88:	ldur	x9, [x29, #-16]
  40cd8c:	str	x8, [x9, #16]
  40cd90:	ldur	x8, [x29, #-16]
  40cd94:	ldr	x8, [x8, #24]
  40cd98:	cbz	x8, 40cdec <error@@Base+0xb030>
  40cd9c:	ldur	x8, [x29, #-16]
  40cda0:	ldr	x0, [x8, #24]
  40cda4:	ldur	x8, [x29, #-24]
  40cda8:	mov	x9, #0x8                   	// #8
  40cdac:	mul	x1, x8, x9
  40cdb0:	bl	401940 <realloc@plt>
  40cdb4:	str	x0, [sp, #16]
  40cdb8:	ldr	x8, [sp, #16]
  40cdbc:	cmp	x8, #0x0
  40cdc0:	cset	w10, eq  // eq = none
  40cdc4:	and	w10, w10, #0x1
  40cdc8:	mov	w0, w10
  40cdcc:	sxtw	x8, w0
  40cdd0:	cbz	x8, 40cde0 <error@@Base+0xb024>
  40cdd4:	mov	w8, #0xc                   	// #12
  40cdd8:	stur	w8, [x29, #-4]
  40cddc:	b	40ce58 <error@@Base+0xb09c>
  40cde0:	ldr	x8, [sp, #16]
  40cde4:	ldur	x9, [x29, #-16]
  40cde8:	str	x8, [x9, #24]
  40cdec:	ldur	x8, [x29, #-16]
  40cdf0:	ldrb	w9, [x8, #139]
  40cdf4:	cbz	w9, 40ce48 <error@@Base+0xb08c>
  40cdf8:	ldur	x8, [x29, #-16]
  40cdfc:	ldr	x0, [x8, #8]
  40ce00:	ldur	x8, [x29, #-24]
  40ce04:	mov	x9, #0x1                   	// #1
  40ce08:	mul	x1, x8, x9
  40ce0c:	bl	401940 <realloc@plt>
  40ce10:	str	x0, [sp, #8]
  40ce14:	ldr	x8, [sp, #8]
  40ce18:	cmp	x8, #0x0
  40ce1c:	cset	w10, eq  // eq = none
  40ce20:	and	w10, w10, #0x1
  40ce24:	mov	w0, w10
  40ce28:	sxtw	x8, w0
  40ce2c:	cbz	x8, 40ce3c <error@@Base+0xb080>
  40ce30:	mov	w8, #0xc                   	// #12
  40ce34:	stur	w8, [x29, #-4]
  40ce38:	b	40ce58 <error@@Base+0xb09c>
  40ce3c:	ldr	x8, [sp, #8]
  40ce40:	ldur	x9, [x29, #-16]
  40ce44:	str	x8, [x9, #8]
  40ce48:	ldur	x8, [x29, #-24]
  40ce4c:	ldur	x9, [x29, #-16]
  40ce50:	str	x8, [x9, #64]
  40ce54:	stur	wzr, [x29, #-4]
  40ce58:	ldur	w0, [x29, #-4]
  40ce5c:	ldp	x29, x30, [sp, #64]
  40ce60:	add	sp, sp, #0x50
  40ce64:	ret
  40ce68:	sub	sp, sp, #0x130
  40ce6c:	stp	x29, x30, [sp, #272]
  40ce70:	str	x28, [sp, #288]
  40ce74:	add	x29, sp, #0x110
  40ce78:	sub	x8, x29, #0x40
  40ce7c:	str	x0, [x8, #48]
  40ce80:	ldr	x9, [x8, #48]
  40ce84:	ldr	x9, [x9, #48]
  40ce88:	str	x9, [x8, #24]
  40ce8c:	ldr	x9, [x8, #48]
  40ce90:	ldr	x9, [x9, #64]
  40ce94:	ldr	x10, [x8, #48]
  40ce98:	ldr	x10, [x10, #88]
  40ce9c:	cmp	x9, x10
  40cea0:	str	x8, [sp, #56]
  40cea4:	b.le	40cebc <error@@Base+0xb100>
  40cea8:	ldr	x8, [sp, #56]
  40ceac:	ldr	x9, [x8, #48]
  40ceb0:	ldr	x9, [x9, #88]
  40ceb4:	str	x9, [sp, #48]
  40ceb8:	b	40cecc <error@@Base+0xb110>
  40cebc:	ldr	x8, [sp, #56]
  40cec0:	ldr	x9, [x8, #48]
  40cec4:	ldr	x9, [x9, #64]
  40cec8:	str	x9, [sp, #48]
  40cecc:	ldr	x8, [sp, #48]
  40ced0:	ldr	x9, [sp, #56]
  40ced4:	str	x8, [x9, #16]
  40ced8:	ldr	x8, [x9, #48]
  40cedc:	ldrb	w10, [x8, #138]
  40cee0:	cbnz	w10, 40d2ac <error@@Base+0xb4f0>
  40cee4:	ldr	x8, [sp, #56]
  40cee8:	ldr	x9, [x8, #48]
  40ceec:	ldr	x9, [x9, #120]
  40cef0:	cbnz	x9, 40d2ac <error@@Base+0xb4f0>
  40cef4:	ldr	x8, [sp, #56]
  40cef8:	ldr	x9, [x8, #48]
  40cefc:	ldrb	w10, [x9, #140]
  40cf00:	cbnz	w10, 40d2ac <error@@Base+0xb4f0>
  40cf04:	ldr	x8, [sp, #56]
  40cf08:	ldr	x9, [x8, #24]
  40cf0c:	ldr	x10, [x8, #16]
  40cf10:	cmp	x9, x10
  40cf14:	b.ge	40d288 <error@@Base+0xb4cc>  // b.tcont
  40cf18:	ldr	x8, [sp, #56]
  40cf1c:	ldr	x9, [x8, #48]
  40cf20:	ldr	x9, [x9]
  40cf24:	ldr	x10, [x8, #48]
  40cf28:	ldr	x10, [x10, #40]
  40cf2c:	ldr	x11, [x8, #24]
  40cf30:	add	x10, x10, x11
  40cf34:	ldrb	w12, [x9, x10]
  40cf38:	and	w12, w12, #0xffffff80
  40cf3c:	cbnz	w12, 40cfc0 <error@@Base+0xb204>
  40cf40:	ldr	x8, [sp, #56]
  40cf44:	ldr	x9, [x8, #48]
  40cf48:	add	x0, x9, #0x20
  40cf4c:	bl	4019e0 <mbsinit@plt>
  40cf50:	cbz	w0, 40cfc0 <error@@Base+0xb204>
  40cf54:	ldr	x8, [sp, #56]
  40cf58:	ldr	x9, [x8, #48]
  40cf5c:	ldr	x9, [x9]
  40cf60:	ldr	x10, [x8, #48]
  40cf64:	ldr	x10, [x10, #40]
  40cf68:	ldr	x11, [x8, #24]
  40cf6c:	add	x10, x10, x11
  40cf70:	ldrb	w0, [x9, x10]
  40cf74:	bl	4018a0 <toupper@plt>
  40cf78:	ldr	x8, [sp, #56]
  40cf7c:	ldr	x9, [x8, #48]
  40cf80:	ldr	x9, [x9, #8]
  40cf84:	ldr	x10, [x8, #24]
  40cf88:	add	x9, x9, x10
  40cf8c:	strb	w0, [x9]
  40cf90:	ldr	x9, [x8, #48]
  40cf94:	ldr	x9, [x9, #8]
  40cf98:	ldr	x10, [x8, #24]
  40cf9c:	ldrb	w12, [x9, x10]
  40cfa0:	ldr	x9, [x8, #48]
  40cfa4:	ldr	x9, [x9, #16]
  40cfa8:	ldr	x10, [x8, #24]
  40cfac:	str	w12, [x9, x10, lsl #2]
  40cfb0:	ldr	x9, [x8, #24]
  40cfb4:	add	x9, x9, #0x1
  40cfb8:	str	x9, [x8, #24]
  40cfbc:	b	40cf04 <error@@Base+0xb148>
  40cfc0:	ldr	x8, [sp, #56]
  40cfc4:	ldr	x9, [x8, #16]
  40cfc8:	ldr	x10, [x8, #24]
  40cfcc:	subs	x9, x9, x10
  40cfd0:	str	x9, [x8, #8]
  40cfd4:	ldr	x9, [x8, #48]
  40cfd8:	ldr	x9, [x9, #32]
  40cfdc:	str	x9, [x8, #40]
  40cfe0:	ldr	x9, [x8, #48]
  40cfe4:	ldr	x9, [x9]
  40cfe8:	ldr	x10, [x8, #48]
  40cfec:	ldr	x10, [x10, #40]
  40cff0:	add	x9, x9, x10
  40cff4:	ldr	x10, [x8, #24]
  40cff8:	add	x1, x9, x10
  40cffc:	ldr	x2, [x8, #8]
  40d000:	ldr	x9, [x8, #48]
  40d004:	add	x3, x9, #0x20
  40d008:	sub	x0, x29, #0x84
  40d00c:	bl	4088a0 <error@@Base+0x6ae4>
  40d010:	ldr	x8, [sp, #56]
  40d014:	str	x0, [x8]
  40d018:	ldr	x9, [x8]
  40d01c:	mov	x10, xzr
  40d020:	cmp	x10, x9
  40d024:	cset	w11, cs  // cs = hs, nlast
  40d028:	mov	w12, #0x0                   	// #0
  40d02c:	str	w12, [sp, #44]
  40d030:	tbnz	w11, #0, 40d04c <error@@Base+0xb290>
  40d034:	ldr	x8, [sp, #56]
  40d038:	ldr	x9, [x8]
  40d03c:	mov	x10, #0xfffffffffffffffe    	// #-2
  40d040:	cmp	x9, x10
  40d044:	cset	w11, cc  // cc = lo, ul, last
  40d048:	str	w11, [sp, #44]
  40d04c:	ldr	w8, [sp, #44]
  40d050:	and	w8, w8, #0x1
  40d054:	mov	w0, w8
  40d058:	sxtw	x9, w0
  40d05c:	cbz	x9, 40d194 <error@@Base+0xb3d8>
  40d060:	ldur	w0, [x29, #-132]
  40d064:	bl	401b40 <towupper@plt>
  40d068:	str	w0, [sp, #136]
  40d06c:	ldr	w8, [sp, #136]
  40d070:	ldur	w9, [x29, #-132]
  40d074:	cmp	w8, w9
  40d078:	b.eq	40d0ec <error@@Base+0xb330>  // b.none
  40d07c:	ldr	w1, [sp, #136]
  40d080:	sub	x0, x29, #0x80
  40d084:	sub	x2, x29, #0x18
  40d088:	bl	401bf0 <wcrtomb@plt>
  40d08c:	str	x0, [sp, #128]
  40d090:	ldr	x8, [sp, #56]
  40d094:	ldr	x9, [x8]
  40d098:	ldr	x10, [sp, #128]
  40d09c:	cmp	x9, x10
  40d0a0:	cset	w11, eq  // eq = none
  40d0a4:	and	w11, w11, #0x1
  40d0a8:	mov	w0, w11
  40d0ac:	sxtw	x9, w0
  40d0b0:	cbz	x9, 40d0d8 <error@@Base+0xb31c>
  40d0b4:	ldr	x8, [sp, #56]
  40d0b8:	ldr	x9, [x8, #48]
  40d0bc:	ldr	x9, [x9, #8]
  40d0c0:	ldr	x10, [x8, #24]
  40d0c4:	add	x0, x9, x10
  40d0c8:	ldr	x2, [x8]
  40d0cc:	sub	x1, x29, #0x80
  40d0d0:	bl	401770 <memcpy@plt>
  40d0d4:	b	40d0e8 <error@@Base+0xb32c>
  40d0d8:	ldr	x8, [sp, #56]
  40d0dc:	ldr	x9, [x8, #24]
  40d0e0:	str	x9, [x8, #32]
  40d0e4:	b	40d2d0 <error@@Base+0xb514>
  40d0e8:	b	40d124 <error@@Base+0xb368>
  40d0ec:	ldr	x8, [sp, #56]
  40d0f0:	ldr	x9, [x8, #48]
  40d0f4:	ldr	x9, [x9, #8]
  40d0f8:	ldr	x10, [x8, #24]
  40d0fc:	add	x0, x9, x10
  40d100:	ldr	x9, [x8, #48]
  40d104:	ldr	x9, [x9]
  40d108:	ldr	x10, [x8, #48]
  40d10c:	ldr	x10, [x10, #40]
  40d110:	add	x9, x9, x10
  40d114:	ldr	x10, [x8, #24]
  40d118:	add	x1, x9, x10
  40d11c:	ldr	x2, [x8]
  40d120:	bl	401770 <memcpy@plt>
  40d124:	ldr	w8, [sp, #136]
  40d128:	ldr	x9, [sp, #56]
  40d12c:	ldr	x10, [x9, #48]
  40d130:	ldr	x10, [x10, #16]
  40d134:	ldr	x11, [x9, #24]
  40d138:	add	x12, x11, #0x1
  40d13c:	str	x12, [x9, #24]
  40d140:	str	w8, [x10, x11, lsl #2]
  40d144:	ldr	x10, [x9, #24]
  40d148:	ldr	x11, [x9]
  40d14c:	add	x10, x10, x11
  40d150:	subs	x10, x10, #0x1
  40d154:	str	x10, [x9, #8]
  40d158:	ldr	x8, [sp, #56]
  40d15c:	ldr	x9, [x8, #24]
  40d160:	ldr	x10, [x8, #8]
  40d164:	cmp	x9, x10
  40d168:	b.ge	40d190 <error@@Base+0xb3d4>  // b.tcont
  40d16c:	ldr	x8, [sp, #56]
  40d170:	ldr	x9, [x8, #48]
  40d174:	ldr	x9, [x9, #16]
  40d178:	ldr	x10, [x8, #24]
  40d17c:	add	x11, x10, #0x1
  40d180:	str	x11, [x8, #24]
  40d184:	mov	w12, #0xffffffff            	// #-1
  40d188:	str	w12, [x9, x10, lsl #2]
  40d18c:	b	40d158 <error@@Base+0xb39c>
  40d190:	b	40d284 <error@@Base+0xb4c8>
  40d194:	ldr	x8, [sp, #56]
  40d198:	ldr	x9, [x8]
  40d19c:	mov	x10, #0xffffffffffffffff    	// #-1
  40d1a0:	cmp	x9, x10
  40d1a4:	b.eq	40d1e4 <error@@Base+0xb428>  // b.none
  40d1a8:	ldr	x8, [sp, #56]
  40d1ac:	ldr	x9, [x8]
  40d1b0:	cbz	x9, 40d1e4 <error@@Base+0xb428>
  40d1b4:	ldr	x8, [sp, #56]
  40d1b8:	ldr	x9, [x8]
  40d1bc:	mov	x10, #0xfffffffffffffffe    	// #-2
  40d1c0:	cmp	x9, x10
  40d1c4:	b.ne	40d270 <error@@Base+0xb4b4>  // b.any
  40d1c8:	ldr	x8, [sp, #56]
  40d1cc:	ldr	x9, [x8, #48]
  40d1d0:	ldr	x9, [x9, #64]
  40d1d4:	ldr	x10, [x8, #48]
  40d1d8:	ldr	x10, [x10, #88]
  40d1dc:	cmp	x9, x10
  40d1e0:	b.lt	40d270 <error@@Base+0xb4b4>  // b.tstop
  40d1e4:	ldr	x8, [sp, #56]
  40d1e8:	ldr	x9, [x8, #48]
  40d1ec:	ldr	x9, [x9]
  40d1f0:	ldr	x10, [x8, #48]
  40d1f4:	ldr	x10, [x10, #40]
  40d1f8:	ldr	x11, [x8, #24]
  40d1fc:	add	x10, x10, x11
  40d200:	ldrb	w12, [x9, x10]
  40d204:	str	w12, [sp, #124]
  40d208:	ldr	w12, [sp, #124]
  40d20c:	ldr	x9, [x8, #48]
  40d210:	ldr	x9, [x9, #8]
  40d214:	ldr	x10, [x8, #24]
  40d218:	add	x9, x9, x10
  40d21c:	strb	w12, [x9]
  40d220:	ldr	w12, [sp, #124]
  40d224:	ldr	x9, [x8, #48]
  40d228:	ldr	x9, [x9, #16]
  40d22c:	ldr	x10, [x8, #24]
  40d230:	add	x11, x10, #0x1
  40d234:	str	x11, [x8, #24]
  40d238:	str	w12, [x9, x10, lsl #2]
  40d23c:	ldr	x9, [x8]
  40d240:	mov	x10, #0xffffffffffffffff    	// #-1
  40d244:	cmp	x9, x10
  40d248:	cset	w12, eq  // eq = none
  40d24c:	and	w12, w12, #0x1
  40d250:	mov	w0, w12
  40d254:	sxtw	x9, w0
  40d258:	cbz	x9, 40d26c <error@@Base+0xb4b0>
  40d25c:	ldr	x8, [sp, #56]
  40d260:	ldr	x9, [x8, #48]
  40d264:	ldr	x10, [x8, #40]
  40d268:	str	x10, [x9, #32]
  40d26c:	b	40d284 <error@@Base+0xb4c8>
  40d270:	ldr	x8, [sp, #56]
  40d274:	ldr	x9, [x8, #48]
  40d278:	ldr	x10, [x8, #40]
  40d27c:	str	x10, [x9, #32]
  40d280:	b	40d288 <error@@Base+0xb4cc>
  40d284:	b	40cf04 <error@@Base+0xb148>
  40d288:	ldr	x8, [sp, #56]
  40d28c:	ldr	x9, [x8, #24]
  40d290:	ldr	x10, [x8, #48]
  40d294:	str	x9, [x10, #48]
  40d298:	ldr	x9, [x8, #24]
  40d29c:	ldr	x10, [x8, #48]
  40d2a0:	str	x9, [x10, #56]
  40d2a4:	stur	wzr, [x29, #-4]
  40d2a8:	b	40da40 <error@@Base+0xbc84>
  40d2ac:	ldr	x8, [sp, #56]
  40d2b0:	ldr	x9, [x8, #48]
  40d2b4:	ldr	x9, [x9, #56]
  40d2b8:	str	x9, [x8, #32]
  40d2bc:	ldr	x8, [sp, #56]
  40d2c0:	ldr	x9, [x8, #24]
  40d2c4:	ldr	x10, [x8, #16]
  40d2c8:	cmp	x9, x10
  40d2cc:	b.ge	40da20 <error@@Base+0xbc64>  // b.tcont
  40d2d0:	ldr	x8, [sp, #56]
  40d2d4:	ldr	x9, [x8, #16]
  40d2d8:	ldr	x10, [x8, #24]
  40d2dc:	subs	x9, x9, x10
  40d2e0:	str	x9, [x8, #8]
  40d2e4:	ldr	x9, [x8, #48]
  40d2e8:	ldr	x9, [x9, #32]
  40d2ec:	str	x9, [x8, #40]
  40d2f0:	ldr	x9, [x8, #48]
  40d2f4:	ldr	x9, [x9, #120]
  40d2f8:	cmp	x9, #0x0
  40d2fc:	cset	w11, ne  // ne = any
  40d300:	and	w11, w11, #0x1
  40d304:	mov	w0, w11
  40d308:	sxtw	x9, w0
  40d30c:	cbz	x9, 40d3c4 <error@@Base+0xb608>
  40d310:	str	wzr, [sp, #108]
  40d314:	ldr	w8, [sp, #108]
  40d318:	ldr	x9, [sp, #56]
  40d31c:	ldr	x10, [x9, #48]
  40d320:	ldr	w11, [x10, #144]
  40d324:	mov	w12, #0x0                   	// #0
  40d328:	cmp	w8, w11
  40d32c:	str	w12, [sp, #40]
  40d330:	b.ge	40d34c <error@@Base+0xb590>  // b.tcont
  40d334:	ldrsw	x8, [sp, #108]
  40d338:	ldr	x9, [sp, #56]
  40d33c:	ldr	x10, [x9, #8]
  40d340:	cmp	x8, x10
  40d344:	cset	w11, lt  // lt = tstop
  40d348:	str	w11, [sp, #40]
  40d34c:	ldr	w8, [sp, #40]
  40d350:	tbnz	w8, #0, 40d358 <error@@Base+0xb59c>
  40d354:	b	40d3b8 <error@@Base+0xb5fc>
  40d358:	ldr	x8, [sp, #56]
  40d35c:	ldr	x9, [x8, #48]
  40d360:	ldr	x9, [x9]
  40d364:	ldr	x10, [x8, #48]
  40d368:	ldr	x10, [x10, #40]
  40d36c:	ldr	x11, [x8, #32]
  40d370:	add	x10, x10, x11
  40d374:	ldrsw	x11, [sp, #108]
  40d378:	add	x10, x10, x11
  40d37c:	ldrb	w12, [x9, x10]
  40d380:	str	w12, [sp, #104]
  40d384:	ldr	x9, [x8, #48]
  40d388:	ldr	x9, [x9, #120]
  40d38c:	ldrsw	x10, [sp, #104]
  40d390:	add	x9, x9, x10
  40d394:	ldrb	w12, [x9]
  40d398:	ldrsw	x9, [sp, #108]
  40d39c:	sub	x10, x29, #0x80
  40d3a0:	add	x9, x10, x9
  40d3a4:	strb	w12, [x9]
  40d3a8:	ldr	w8, [sp, #108]
  40d3ac:	add	w8, w8, #0x1
  40d3b0:	str	w8, [sp, #108]
  40d3b4:	b	40d314 <error@@Base+0xb558>
  40d3b8:	sub	x8, x29, #0x80
  40d3bc:	str	x8, [sp, #112]
  40d3c0:	b	40d3e8 <error@@Base+0xb62c>
  40d3c4:	ldr	x8, [sp, #56]
  40d3c8:	ldr	x9, [x8, #48]
  40d3cc:	ldr	x9, [x9]
  40d3d0:	ldr	x10, [x8, #48]
  40d3d4:	ldr	x10, [x10, #40]
  40d3d8:	add	x9, x9, x10
  40d3dc:	ldr	x10, [x8, #32]
  40d3e0:	add	x9, x9, x10
  40d3e4:	str	x9, [sp, #112]
  40d3e8:	ldr	x1, [sp, #112]
  40d3ec:	ldr	x8, [sp, #56]
  40d3f0:	ldr	x2, [x8, #8]
  40d3f4:	ldr	x9, [x8, #48]
  40d3f8:	add	x3, x9, #0x20
  40d3fc:	add	x0, sp, #0x78
  40d400:	bl	4088a0 <error@@Base+0x6ae4>
  40d404:	ldr	x8, [sp, #56]
  40d408:	str	x0, [x8]
  40d40c:	ldr	x9, [x8]
  40d410:	mov	x10, xzr
  40d414:	cmp	x10, x9
  40d418:	cset	w11, cs  // cs = hs, nlast
  40d41c:	mov	w12, #0x0                   	// #0
  40d420:	str	w12, [sp, #36]
  40d424:	tbnz	w11, #0, 40d440 <error@@Base+0xb684>
  40d428:	ldr	x8, [sp, #56]
  40d42c:	ldr	x9, [x8]
  40d430:	mov	x10, #0xfffffffffffffffe    	// #-2
  40d434:	cmp	x9, x10
  40d438:	cset	w11, cc  // cc = lo, ul, last
  40d43c:	str	w11, [sp, #36]
  40d440:	ldr	w8, [sp, #36]
  40d444:	and	w8, w8, #0x1
  40d448:	mov	w0, w8
  40d44c:	sxtw	x9, w0
  40d450:	cbz	x9, 40d8a8 <error@@Base+0xbaec>
  40d454:	ldr	w0, [sp, #120]
  40d458:	bl	401b40 <towupper@plt>
  40d45c:	str	w0, [sp, #100]
  40d460:	ldr	w8, [sp, #100]
  40d464:	ldr	w9, [sp, #120]
  40d468:	cmp	w8, w9
  40d46c:	b.eq	40d794 <error@@Base+0xb9d8>  // b.none
  40d470:	ldr	w1, [sp, #100]
  40d474:	sub	x0, x29, #0x80
  40d478:	sub	x2, x29, #0x18
  40d47c:	bl	401bf0 <wcrtomb@plt>
  40d480:	str	x0, [sp, #88]
  40d484:	ldr	x8, [sp, #56]
  40d488:	ldr	x9, [x8]
  40d48c:	ldr	x10, [sp, #88]
  40d490:	cmp	x9, x10
  40d494:	cset	w11, eq  // eq = none
  40d498:	and	w11, w11, #0x1
  40d49c:	mov	w0, w11
  40d4a0:	sxtw	x9, w0
  40d4a4:	cbz	x9, 40d4cc <error@@Base+0xb710>
  40d4a8:	ldr	x8, [sp, #56]
  40d4ac:	ldr	x9, [x8, #48]
  40d4b0:	ldr	x9, [x9, #8]
  40d4b4:	ldr	x10, [x8, #24]
  40d4b8:	add	x0, x9, x10
  40d4bc:	ldr	x2, [x8]
  40d4c0:	sub	x1, x29, #0x80
  40d4c4:	bl	401770 <memcpy@plt>
  40d4c8:	b	40d790 <error@@Base+0xb9d4>
  40d4cc:	ldr	x8, [sp, #88]
  40d4d0:	mov	x9, #0xffffffffffffffff    	// #-1
  40d4d4:	cmp	x8, x9
  40d4d8:	b.eq	40d770 <error@@Base+0xb9b4>  // b.none
  40d4dc:	ldr	x8, [sp, #56]
  40d4e0:	ldr	x9, [x8, #24]
  40d4e4:	ldr	x10, [sp, #88]
  40d4e8:	add	x9, x9, x10
  40d4ec:	ldr	x10, [x8, #48]
  40d4f0:	ldr	x10, [x10, #64]
  40d4f4:	cmp	x9, x10
  40d4f8:	b.ls	40d510 <error@@Base+0xb754>  // b.plast
  40d4fc:	ldr	x8, [sp, #56]
  40d500:	ldr	x9, [x8, #48]
  40d504:	ldr	x10, [x8, #40]
  40d508:	str	x10, [x9, #32]
  40d50c:	b	40da20 <error@@Base+0xbc64>
  40d510:	ldr	x8, [sp, #56]
  40d514:	ldr	x9, [x8, #48]
  40d518:	ldr	x9, [x9, #24]
  40d51c:	cbnz	x9, 40d55c <error@@Base+0xb7a0>
  40d520:	ldr	x8, [sp, #56]
  40d524:	ldr	x9, [x8, #48]
  40d528:	ldr	x9, [x9, #64]
  40d52c:	mov	x10, #0x8                   	// #8
  40d530:	mul	x0, x9, x10
  40d534:	bl	401890 <malloc@plt>
  40d538:	ldr	x8, [sp, #56]
  40d53c:	ldr	x9, [x8, #48]
  40d540:	str	x0, [x9, #24]
  40d544:	ldr	x9, [x8, #48]
  40d548:	ldr	x9, [x9, #24]
  40d54c:	cbnz	x9, 40d55c <error@@Base+0xb7a0>
  40d550:	mov	w8, #0xc                   	// #12
  40d554:	stur	w8, [x29, #-4]
  40d558:	b	40da40 <error@@Base+0xbc84>
  40d55c:	ldr	x8, [sp, #56]
  40d560:	ldr	x9, [x8, #48]
  40d564:	ldrb	w10, [x9, #140]
  40d568:	cbnz	w10, 40d5bc <error@@Base+0xb800>
  40d56c:	str	xzr, [sp, #80]
  40d570:	ldr	x8, [sp, #80]
  40d574:	ldr	x9, [sp, #56]
  40d578:	ldr	x10, [x9, #24]
  40d57c:	cmp	x8, x10
  40d580:	b.cs	40d5ac <error@@Base+0xb7f0>  // b.hs, b.nlast
  40d584:	ldr	x8, [sp, #80]
  40d588:	ldr	x9, [sp, #56]
  40d58c:	ldr	x10, [x9, #48]
  40d590:	ldr	x10, [x10, #24]
  40d594:	ldr	x11, [sp, #80]
  40d598:	str	x8, [x10, x11, lsl #3]
  40d59c:	ldr	x8, [sp, #80]
  40d5a0:	add	x8, x8, #0x1
  40d5a4:	str	x8, [sp, #80]
  40d5a8:	b	40d570 <error@@Base+0xb7b4>
  40d5ac:	ldr	x8, [sp, #56]
  40d5b0:	ldr	x9, [x8, #48]
  40d5b4:	mov	w10, #0x1                   	// #1
  40d5b8:	strb	w10, [x9, #140]
  40d5bc:	ldr	x8, [sp, #56]
  40d5c0:	ldr	x9, [x8, #48]
  40d5c4:	ldr	x9, [x9, #8]
  40d5c8:	ldr	x10, [x8, #24]
  40d5cc:	add	x0, x9, x10
  40d5d0:	ldr	x2, [sp, #88]
  40d5d4:	sub	x1, x29, #0x80
  40d5d8:	bl	401770 <memcpy@plt>
  40d5dc:	ldr	w11, [sp, #100]
  40d5e0:	ldr	x8, [sp, #56]
  40d5e4:	ldr	x9, [x8, #48]
  40d5e8:	ldr	x9, [x9, #16]
  40d5ec:	ldr	x10, [x8, #24]
  40d5f0:	str	w11, [x9, x10, lsl #2]
  40d5f4:	ldr	x9, [x8, #32]
  40d5f8:	ldr	x10, [x8, #48]
  40d5fc:	ldr	x10, [x10, #24]
  40d600:	ldr	x12, [x8, #24]
  40d604:	str	x9, [x10, x12, lsl #3]
  40d608:	mov	x9, #0x1                   	// #1
  40d60c:	str	x9, [sp, #80]
  40d610:	ldr	x8, [sp, #80]
  40d614:	ldr	x9, [sp, #88]
  40d618:	cmp	x8, x9
  40d61c:	b.cs	40d6ac <error@@Base+0xb8f0>  // b.hs, b.nlast
  40d620:	ldr	x8, [sp, #56]
  40d624:	ldr	x9, [x8, #32]
  40d628:	ldr	x10, [sp, #80]
  40d62c:	ldr	x11, [x8]
  40d630:	cmp	x10, x11
  40d634:	str	x9, [sp, #24]
  40d638:	b.cs	40d648 <error@@Base+0xb88c>  // b.hs, b.nlast
  40d63c:	ldr	x8, [sp, #80]
  40d640:	str	x8, [sp, #16]
  40d644:	b	40d658 <error@@Base+0xb89c>
  40d648:	ldr	x8, [sp, #56]
  40d64c:	ldr	x9, [x8]
  40d650:	subs	x9, x9, #0x1
  40d654:	str	x9, [sp, #16]
  40d658:	ldr	x8, [sp, #16]
  40d65c:	ldr	x9, [sp, #24]
  40d660:	add	x8, x9, x8
  40d664:	ldr	x10, [sp, #56]
  40d668:	ldr	x11, [x10, #48]
  40d66c:	ldr	x11, [x11, #24]
  40d670:	ldr	x12, [x10, #24]
  40d674:	ldr	x13, [sp, #80]
  40d678:	add	x12, x12, x13
  40d67c:	str	x8, [x11, x12, lsl #3]
  40d680:	ldr	x8, [x10, #48]
  40d684:	ldr	x8, [x8, #16]
  40d688:	ldr	x11, [x10, #24]
  40d68c:	ldr	x12, [sp, #80]
  40d690:	add	x11, x11, x12
  40d694:	mov	w14, #0xffffffff            	// #-1
  40d698:	str	w14, [x8, x11, lsl #2]
  40d69c:	ldr	x8, [sp, #80]
  40d6a0:	add	x8, x8, #0x1
  40d6a4:	str	x8, [sp, #80]
  40d6a8:	b	40d610 <error@@Base+0xb854>
  40d6ac:	ldr	x8, [sp, #88]
  40d6b0:	ldr	x9, [sp, #56]
  40d6b4:	ldr	x10, [x9]
  40d6b8:	subs	x8, x8, x10
  40d6bc:	ldr	x10, [x9, #48]
  40d6c0:	ldr	x11, [x10, #88]
  40d6c4:	add	x8, x11, x8
  40d6c8:	str	x8, [x10, #88]
  40d6cc:	ldr	x8, [x9, #48]
  40d6d0:	ldr	x8, [x8, #96]
  40d6d4:	ldr	x10, [x9, #32]
  40d6d8:	cmp	x8, x10
  40d6dc:	b.le	40d700 <error@@Base+0xb944>
  40d6e0:	ldr	x8, [sp, #88]
  40d6e4:	ldr	x9, [sp, #56]
  40d6e8:	ldr	x10, [x9]
  40d6ec:	subs	x8, x8, x10
  40d6f0:	ldr	x10, [x9, #48]
  40d6f4:	ldr	x11, [x10, #104]
  40d6f8:	add	x8, x11, x8
  40d6fc:	str	x8, [x10, #104]
  40d700:	ldr	x8, [sp, #56]
  40d704:	ldr	x9, [x8, #48]
  40d708:	ldr	x9, [x9, #64]
  40d70c:	ldr	x10, [x8, #48]
  40d710:	ldr	x10, [x10, #88]
  40d714:	cmp	x9, x10
  40d718:	b.le	40d730 <error@@Base+0xb974>
  40d71c:	ldr	x8, [sp, #56]
  40d720:	ldr	x9, [x8, #48]
  40d724:	ldr	x9, [x9, #88]
  40d728:	str	x9, [sp, #8]
  40d72c:	b	40d740 <error@@Base+0xb984>
  40d730:	ldr	x8, [sp, #56]
  40d734:	ldr	x9, [x8, #48]
  40d738:	ldr	x9, [x9, #64]
  40d73c:	str	x9, [sp, #8]
  40d740:	ldr	x8, [sp, #8]
  40d744:	ldr	x9, [sp, #56]
  40d748:	str	x8, [x9, #16]
  40d74c:	ldr	x8, [sp, #88]
  40d750:	ldr	x10, [x9, #24]
  40d754:	add	x8, x10, x8
  40d758:	str	x8, [x9, #24]
  40d75c:	ldr	x8, [x9]
  40d760:	ldr	x10, [x9, #32]
  40d764:	add	x8, x10, x8
  40d768:	str	x8, [x9, #32]
  40d76c:	b	40d2bc <error@@Base+0xb500>
  40d770:	ldr	x8, [sp, #56]
  40d774:	ldr	x9, [x8, #48]
  40d778:	ldr	x9, [x9, #8]
  40d77c:	ldr	x10, [x8, #24]
  40d780:	add	x0, x9, x10
  40d784:	ldr	x1, [sp, #112]
  40d788:	ldr	x2, [x8]
  40d78c:	bl	401770 <memcpy@plt>
  40d790:	b	40d7b4 <error@@Base+0xb9f8>
  40d794:	ldr	x8, [sp, #56]
  40d798:	ldr	x9, [x8, #48]
  40d79c:	ldr	x9, [x9, #8]
  40d7a0:	ldr	x10, [x8, #24]
  40d7a4:	add	x0, x9, x10
  40d7a8:	ldr	x1, [sp, #112]
  40d7ac:	ldr	x2, [x8]
  40d7b0:	bl	401770 <memcpy@plt>
  40d7b4:	ldr	x8, [sp, #56]
  40d7b8:	ldr	x9, [x8, #48]
  40d7bc:	ldrb	w10, [x9, #140]
  40d7c0:	cmp	w10, #0x0
  40d7c4:	cset	w10, ne  // ne = any
  40d7c8:	and	w10, w10, #0x1
  40d7cc:	mov	w0, w10
  40d7d0:	sxtw	x9, w0
  40d7d4:	cbz	x9, 40d828 <error@@Base+0xba6c>
  40d7d8:	str	xzr, [sp, #72]
  40d7dc:	ldr	x8, [sp, #72]
  40d7e0:	ldr	x9, [sp, #56]
  40d7e4:	ldr	x10, [x9]
  40d7e8:	cmp	x8, x10
  40d7ec:	b.cs	40d828 <error@@Base+0xba6c>  // b.hs, b.nlast
  40d7f0:	ldr	x8, [sp, #56]
  40d7f4:	ldr	x9, [x8, #32]
  40d7f8:	ldr	x10, [sp, #72]
  40d7fc:	add	x9, x9, x10
  40d800:	ldr	x10, [x8, #48]
  40d804:	ldr	x10, [x10, #24]
  40d808:	ldr	x11, [x8, #24]
  40d80c:	ldr	x12, [sp, #72]
  40d810:	add	x11, x11, x12
  40d814:	str	x9, [x10, x11, lsl #3]
  40d818:	ldr	x8, [sp, #72]
  40d81c:	add	x8, x8, #0x1
  40d820:	str	x8, [sp, #72]
  40d824:	b	40d7dc <error@@Base+0xba20>
  40d828:	ldr	x8, [sp, #56]
  40d82c:	ldr	x9, [x8]
  40d830:	ldr	x10, [x8, #32]
  40d834:	add	x9, x10, x9
  40d838:	str	x9, [x8, #32]
  40d83c:	ldr	w11, [sp, #100]
  40d840:	ldr	x9, [x8, #48]
  40d844:	ldr	x9, [x9, #16]
  40d848:	ldr	x10, [x8, #24]
  40d84c:	add	x12, x10, #0x1
  40d850:	str	x12, [x8, #24]
  40d854:	str	w11, [x9, x10, lsl #2]
  40d858:	ldr	x9, [x8, #24]
  40d85c:	ldr	x10, [x8]
  40d860:	add	x9, x9, x10
  40d864:	subs	x9, x9, #0x1
  40d868:	str	x9, [x8, #8]
  40d86c:	ldr	x8, [sp, #56]
  40d870:	ldr	x9, [x8, #24]
  40d874:	ldr	x10, [x8, #8]
  40d878:	cmp	x9, x10
  40d87c:	b.ge	40d8a4 <error@@Base+0xbae8>  // b.tcont
  40d880:	ldr	x8, [sp, #56]
  40d884:	ldr	x9, [x8, #48]
  40d888:	ldr	x9, [x9, #16]
  40d88c:	ldr	x10, [x8, #24]
  40d890:	add	x11, x10, #0x1
  40d894:	str	x11, [x8, #24]
  40d898:	mov	w12, #0xffffffff            	// #-1
  40d89c:	str	w12, [x9, x10, lsl #2]
  40d8a0:	b	40d86c <error@@Base+0xbab0>
  40d8a4:	b	40da1c <error@@Base+0xbc60>
  40d8a8:	ldr	x8, [sp, #56]
  40d8ac:	ldr	x9, [x8]
  40d8b0:	mov	x10, #0xffffffffffffffff    	// #-1
  40d8b4:	cmp	x9, x10
  40d8b8:	b.eq	40d8f8 <error@@Base+0xbb3c>  // b.none
  40d8bc:	ldr	x8, [sp, #56]
  40d8c0:	ldr	x9, [x8]
  40d8c4:	cbz	x9, 40d8f8 <error@@Base+0xbb3c>
  40d8c8:	ldr	x8, [sp, #56]
  40d8cc:	ldr	x9, [x8]
  40d8d0:	mov	x10, #0xfffffffffffffffe    	// #-2
  40d8d4:	cmp	x9, x10
  40d8d8:	b.ne	40da08 <error@@Base+0xbc4c>  // b.any
  40d8dc:	ldr	x8, [sp, #56]
  40d8e0:	ldr	x9, [x8, #48]
  40d8e4:	ldr	x9, [x9, #64]
  40d8e8:	ldr	x10, [x8, #48]
  40d8ec:	ldr	x10, [x10, #88]
  40d8f0:	cmp	x9, x10
  40d8f4:	b.lt	40da08 <error@@Base+0xbc4c>  // b.tstop
  40d8f8:	ldr	x8, [sp, #56]
  40d8fc:	ldr	x9, [x8, #48]
  40d900:	ldr	x9, [x9]
  40d904:	ldr	x10, [x8, #48]
  40d908:	ldr	x10, [x10, #40]
  40d90c:	ldr	x11, [x8, #32]
  40d910:	add	x10, x10, x11
  40d914:	ldrb	w12, [x9, x10]
  40d918:	str	w12, [sp, #68]
  40d91c:	ldr	x9, [x8, #48]
  40d920:	ldr	x9, [x9, #120]
  40d924:	cmp	x9, #0x0
  40d928:	cset	w12, ne  // ne = any
  40d92c:	and	w12, w12, #0x1
  40d930:	mov	w0, w12
  40d934:	sxtw	x9, w0
  40d938:	cbz	x9, 40d954 <error@@Base+0xbb98>
  40d93c:	ldr	x8, [sp, #56]
  40d940:	ldr	x9, [x8, #48]
  40d944:	ldr	x9, [x9, #120]
  40d948:	ldrsw	x10, [sp, #68]
  40d94c:	ldrb	w11, [x9, x10]
  40d950:	str	w11, [sp, #68]
  40d954:	ldr	w8, [sp, #68]
  40d958:	ldr	x9, [sp, #56]
  40d95c:	ldr	x10, [x9, #48]
  40d960:	ldr	x10, [x10, #8]
  40d964:	ldr	x11, [x9, #24]
  40d968:	add	x10, x10, x11
  40d96c:	strb	w8, [x10]
  40d970:	ldr	x10, [x9, #48]
  40d974:	ldrb	w8, [x10, #140]
  40d978:	cmp	w8, #0x0
  40d97c:	cset	w8, ne  // ne = any
  40d980:	and	w8, w8, #0x1
  40d984:	mov	w0, w8
  40d988:	sxtw	x10, w0
  40d98c:	cbz	x10, 40d9a8 <error@@Base+0xbbec>
  40d990:	ldr	x8, [sp, #56]
  40d994:	ldr	x9, [x8, #32]
  40d998:	ldr	x10, [x8, #48]
  40d99c:	ldr	x10, [x10, #24]
  40d9a0:	ldr	x11, [x8, #24]
  40d9a4:	str	x9, [x10, x11, lsl #3]
  40d9a8:	ldr	x8, [sp, #56]
  40d9ac:	ldr	x9, [x8, #32]
  40d9b0:	add	x9, x9, #0x1
  40d9b4:	str	x9, [x8, #32]
  40d9b8:	ldr	w10, [sp, #68]
  40d9bc:	ldr	x9, [x8, #48]
  40d9c0:	ldr	x9, [x9, #16]
  40d9c4:	ldr	x11, [x8, #24]
  40d9c8:	add	x12, x11, #0x1
  40d9cc:	str	x12, [x8, #24]
  40d9d0:	str	w10, [x9, x11, lsl #2]
  40d9d4:	ldr	x9, [x8]
  40d9d8:	mov	x11, #0xffffffffffffffff    	// #-1
  40d9dc:	cmp	x9, x11
  40d9e0:	cset	w10, eq  // eq = none
  40d9e4:	and	w10, w10, #0x1
  40d9e8:	mov	w0, w10
  40d9ec:	sxtw	x9, w0
  40d9f0:	cbz	x9, 40da04 <error@@Base+0xbc48>
  40d9f4:	ldr	x8, [sp, #56]
  40d9f8:	ldr	x9, [x8, #48]
  40d9fc:	ldr	x10, [x8, #40]
  40da00:	str	x10, [x9, #32]
  40da04:	b	40da1c <error@@Base+0xbc60>
  40da08:	ldr	x8, [sp, #56]
  40da0c:	ldr	x9, [x8, #48]
  40da10:	ldr	x10, [x8, #40]
  40da14:	str	x10, [x9, #32]
  40da18:	b	40da20 <error@@Base+0xbc64>
  40da1c:	b	40d2bc <error@@Base+0xb500>
  40da20:	ldr	x8, [sp, #56]
  40da24:	ldr	x9, [x8, #24]
  40da28:	ldr	x10, [x8, #48]
  40da2c:	str	x9, [x10, #48]
  40da30:	ldr	x9, [x8, #32]
  40da34:	ldr	x10, [x8, #48]
  40da38:	str	x9, [x10, #56]
  40da3c:	stur	wzr, [x29, #-4]
  40da40:	ldur	w0, [x29, #-4]
  40da44:	ldr	x28, [sp, #288]
  40da48:	ldp	x29, x30, [sp, #272]
  40da4c:	add	sp, sp, #0x130
  40da50:	ret
  40da54:	sub	sp, sp, #0x40
  40da58:	stp	x29, x30, [sp, #48]
  40da5c:	add	x29, sp, #0x30
  40da60:	stur	x0, [x29, #-8]
  40da64:	ldur	x8, [x29, #-8]
  40da68:	ldr	x8, [x8, #64]
  40da6c:	ldur	x9, [x29, #-8]
  40da70:	ldr	x9, [x9, #88]
  40da74:	cmp	x8, x9
  40da78:	b.le	40da8c <error@@Base+0xbcd0>
  40da7c:	ldur	x8, [x29, #-8]
  40da80:	ldr	x8, [x8, #88]
  40da84:	str	x8, [sp, #8]
  40da88:	b	40da98 <error@@Base+0xbcdc>
  40da8c:	ldur	x8, [x29, #-8]
  40da90:	ldr	x8, [x8, #64]
  40da94:	str	x8, [sp, #8]
  40da98:	ldr	x8, [sp, #8]
  40da9c:	str	x8, [sp, #24]
  40daa0:	ldur	x8, [x29, #-8]
  40daa4:	ldr	x8, [x8, #48]
  40daa8:	stur	x8, [x29, #-16]
  40daac:	ldur	x8, [x29, #-16]
  40dab0:	ldr	x9, [sp, #24]
  40dab4:	cmp	x8, x9
  40dab8:	b.ge	40db3c <error@@Base+0xbd80>  // b.tcont
  40dabc:	ldur	x8, [x29, #-8]
  40dac0:	ldr	x8, [x8]
  40dac4:	ldur	x9, [x29, #-8]
  40dac8:	ldr	x9, [x9, #40]
  40dacc:	ldur	x10, [x29, #-16]
  40dad0:	add	x9, x9, x10
  40dad4:	ldrb	w11, [x8, x9]
  40dad8:	str	w11, [sp, #20]
  40dadc:	ldur	x8, [x29, #-8]
  40dae0:	ldr	x8, [x8, #120]
  40dae4:	cmp	x8, #0x0
  40dae8:	cset	w11, ne  // ne = any
  40daec:	and	w11, w11, #0x1
  40daf0:	mov	w0, w11
  40daf4:	sxtw	x8, w0
  40daf8:	cbz	x8, 40db10 <error@@Base+0xbd54>
  40dafc:	ldur	x8, [x29, #-8]
  40db00:	ldr	x8, [x8, #120]
  40db04:	ldrsw	x9, [sp, #20]
  40db08:	ldrb	w10, [x8, x9]
  40db0c:	str	w10, [sp, #20]
  40db10:	ldr	w0, [sp, #20]
  40db14:	bl	4018a0 <toupper@plt>
  40db18:	ldur	x8, [x29, #-8]
  40db1c:	ldr	x8, [x8, #8]
  40db20:	ldur	x9, [x29, #-16]
  40db24:	add	x8, x8, x9
  40db28:	strb	w0, [x8]
  40db2c:	ldur	x8, [x29, #-16]
  40db30:	add	x8, x8, #0x1
  40db34:	stur	x8, [x29, #-16]
  40db38:	b	40daac <error@@Base+0xbcf0>
  40db3c:	ldur	x8, [x29, #-16]
  40db40:	ldur	x9, [x29, #-8]
  40db44:	str	x8, [x9, #48]
  40db48:	ldur	x8, [x29, #-16]
  40db4c:	ldur	x9, [x29, #-8]
  40db50:	str	x8, [x9, #56]
  40db54:	ldp	x29, x30, [sp, #48]
  40db58:	add	sp, sp, #0x40
  40db5c:	ret
  40db60:	sub	sp, sp, #0xb0
  40db64:	stp	x29, x30, [sp, #160]
  40db68:	add	x29, sp, #0xa0
  40db6c:	stur	x0, [x29, #-8]
  40db70:	ldur	x8, [x29, #-8]
  40db74:	ldr	x8, [x8, #64]
  40db78:	ldur	x9, [x29, #-8]
  40db7c:	ldr	x9, [x9, #88]
  40db80:	cmp	x8, x9
  40db84:	b.le	40db98 <error@@Base+0xbddc>
  40db88:	ldur	x8, [x29, #-8]
  40db8c:	ldr	x8, [x8, #88]
  40db90:	str	x8, [sp, #16]
  40db94:	b	40dba4 <error@@Base+0xbde8>
  40db98:	ldur	x8, [x29, #-8]
  40db9c:	ldr	x8, [x8, #64]
  40dba0:	str	x8, [sp, #16]
  40dba4:	ldr	x8, [sp, #16]
  40dba8:	str	x8, [sp, #64]
  40dbac:	ldur	x8, [x29, #-8]
  40dbb0:	ldr	x8, [x8, #48]
  40dbb4:	str	x8, [sp, #72]
  40dbb8:	ldr	x8, [sp, #72]
  40dbbc:	ldr	x9, [sp, #64]
  40dbc0:	cmp	x8, x9
  40dbc4:	b.ge	40de80 <error@@Base+0xc0c4>  // b.tcont
  40dbc8:	ldr	x8, [sp, #64]
  40dbcc:	ldr	x9, [sp, #72]
  40dbd0:	subs	x8, x8, x9
  40dbd4:	str	x8, [sp, #56]
  40dbd8:	ldur	x8, [x29, #-8]
  40dbdc:	ldr	x8, [x8, #32]
  40dbe0:	str	x8, [sp, #80]
  40dbe4:	ldur	x8, [x29, #-8]
  40dbe8:	ldr	x8, [x8, #120]
  40dbec:	cmp	x8, #0x0
  40dbf0:	cset	w10, ne  // ne = any
  40dbf4:	and	w10, w10, #0x1
  40dbf8:	mov	w0, w10
  40dbfc:	sxtw	x8, w0
  40dc00:	cbz	x8, 40dcc8 <error@@Base+0xbf0c>
  40dc04:	str	wzr, [sp, #28]
  40dc08:	ldr	w8, [sp, #28]
  40dc0c:	ldur	x9, [x29, #-8]
  40dc10:	ldr	w10, [x9, #144]
  40dc14:	mov	w11, #0x0                   	// #0
  40dc18:	cmp	w8, w10
  40dc1c:	str	w11, [sp, #12]
  40dc20:	b.ge	40dc38 <error@@Base+0xbe7c>  // b.tcont
  40dc24:	ldrsw	x8, [sp, #28]
  40dc28:	ldr	x9, [sp, #56]
  40dc2c:	cmp	x8, x9
  40dc30:	cset	w10, lt  // lt = tstop
  40dc34:	str	w10, [sp, #12]
  40dc38:	ldr	w8, [sp, #12]
  40dc3c:	tbnz	w8, #0, 40dc44 <error@@Base+0xbe88>
  40dc40:	b	40dcbc <error@@Base+0xbf00>
  40dc44:	ldur	x8, [x29, #-8]
  40dc48:	ldr	x8, [x8]
  40dc4c:	ldur	x9, [x29, #-8]
  40dc50:	ldr	x9, [x9, #40]
  40dc54:	ldr	x10, [sp, #72]
  40dc58:	add	x9, x9, x10
  40dc5c:	ldrsw	x10, [sp, #28]
  40dc60:	add	x9, x9, x10
  40dc64:	ldrb	w11, [x8, x9]
  40dc68:	str	w11, [sp, #24]
  40dc6c:	ldur	x8, [x29, #-8]
  40dc70:	ldr	x8, [x8, #120]
  40dc74:	ldrsw	x9, [sp, #24]
  40dc78:	add	x8, x8, x9
  40dc7c:	ldrb	w11, [x8]
  40dc80:	ldur	x8, [x29, #-8]
  40dc84:	ldr	x8, [x8, #8]
  40dc88:	ldr	x9, [sp, #72]
  40dc8c:	ldrsw	x10, [sp, #28]
  40dc90:	add	x9, x9, x10
  40dc94:	add	x8, x8, x9
  40dc98:	strb	w11, [x8]
  40dc9c:	ldrsw	x8, [sp, #28]
  40dca0:	sub	x9, x29, #0x48
  40dca4:	add	x8, x9, x8
  40dca8:	strb	w11, [x8]
  40dcac:	ldr	w8, [sp, #28]
  40dcb0:	add	w8, w8, #0x1
  40dcb4:	str	w8, [sp, #28]
  40dcb8:	b	40dc08 <error@@Base+0xbe4c>
  40dcbc:	sub	x8, x29, #0x48
  40dcc0:	str	x8, [sp, #32]
  40dcc4:	b	40dce8 <error@@Base+0xbf2c>
  40dcc8:	ldur	x8, [x29, #-8]
  40dccc:	ldr	x8, [x8]
  40dcd0:	ldur	x9, [x29, #-8]
  40dcd4:	ldr	x9, [x9, #40]
  40dcd8:	add	x8, x8, x9
  40dcdc:	ldr	x9, [sp, #72]
  40dce0:	add	x8, x8, x9
  40dce4:	str	x8, [sp, #32]
  40dce8:	ldr	x1, [sp, #32]
  40dcec:	ldr	x2, [sp, #56]
  40dcf0:	ldur	x8, [x29, #-8]
  40dcf4:	add	x3, x8, #0x20
  40dcf8:	add	x0, sp, #0x2c
  40dcfc:	bl	4088a0 <error@@Base+0x6ae4>
  40dd00:	str	x0, [sp, #48]
  40dd04:	ldr	x8, [sp, #48]
  40dd08:	mov	x9, #0xffffffffffffffff    	// #-1
  40dd0c:	mov	w10, #0x1                   	// #1
  40dd10:	cmp	x8, x9
  40dd14:	str	w10, [sp, #8]
  40dd18:	b.eq	40dd68 <error@@Base+0xbfac>  // b.none
  40dd1c:	ldr	x8, [sp, #48]
  40dd20:	mov	w9, #0x1                   	// #1
  40dd24:	str	w9, [sp, #8]
  40dd28:	cbz	x8, 40dd68 <error@@Base+0xbfac>
  40dd2c:	ldr	x8, [sp, #48]
  40dd30:	mov	x9, #0xfffffffffffffffe    	// #-2
  40dd34:	mov	w10, #0x0                   	// #0
  40dd38:	cmp	x8, x9
  40dd3c:	str	w10, [sp, #4]
  40dd40:	b.ne	40dd60 <error@@Base+0xbfa4>  // b.any
  40dd44:	ldur	x8, [x29, #-8]
  40dd48:	ldr	x8, [x8, #64]
  40dd4c:	ldur	x9, [x29, #-8]
  40dd50:	ldr	x9, [x9, #88]
  40dd54:	cmp	x8, x9
  40dd58:	cset	w10, ge  // ge = tcont
  40dd5c:	str	w10, [sp, #4]
  40dd60:	ldr	w8, [sp, #4]
  40dd64:	str	w8, [sp, #8]
  40dd68:	ldr	w8, [sp, #8]
  40dd6c:	and	w8, w8, #0x1
  40dd70:	mov	w0, w8
  40dd74:	sxtw	x9, w0
  40dd78:	cbz	x9, 40ddec <error@@Base+0xc030>
  40dd7c:	mov	x8, #0x1                   	// #1
  40dd80:	str	x8, [sp, #48]
  40dd84:	ldur	x8, [x29, #-8]
  40dd88:	ldr	x8, [x8]
  40dd8c:	ldur	x9, [x29, #-8]
  40dd90:	ldr	x9, [x9, #40]
  40dd94:	ldr	x10, [sp, #72]
  40dd98:	add	x9, x9, x10
  40dd9c:	ldrb	w11, [x8, x9]
  40dda0:	str	w11, [sp, #44]
  40dda4:	ldur	x8, [x29, #-8]
  40dda8:	ldr	x8, [x8, #120]
  40ddac:	cmp	x8, #0x0
  40ddb0:	cset	w11, ne  // ne = any
  40ddb4:	and	w11, w11, #0x1
  40ddb8:	mov	w0, w11
  40ddbc:	sxtw	x8, w0
  40ddc0:	cbz	x8, 40dddc <error@@Base+0xc020>
  40ddc4:	ldur	x8, [x29, #-8]
  40ddc8:	ldr	x8, [x8, #120]
  40ddcc:	ldr	w9, [sp, #44]
  40ddd0:	mov	w10, w9
  40ddd4:	ldrb	w9, [x8, x10]
  40ddd8:	str	w9, [sp, #44]
  40dddc:	ldur	x8, [x29, #-8]
  40dde0:	ldr	x9, [sp, #80]
  40dde4:	str	x9, [x8, #32]
  40dde8:	b	40de1c <error@@Base+0xc060>
  40ddec:	ldr	x8, [sp, #48]
  40ddf0:	mov	x9, #0xfffffffffffffffe    	// #-2
  40ddf4:	cmp	x8, x9
  40ddf8:	cset	w10, eq  // eq = none
  40ddfc:	and	w10, w10, #0x1
  40de00:	mov	w0, w10
  40de04:	sxtw	x8, w0
  40de08:	cbz	x8, 40de1c <error@@Base+0xc060>
  40de0c:	ldur	x8, [x29, #-8]
  40de10:	ldr	x9, [sp, #80]
  40de14:	str	x9, [x8, #32]
  40de18:	b	40de80 <error@@Base+0xc0c4>
  40de1c:	ldr	w8, [sp, #44]
  40de20:	ldur	x9, [x29, #-8]
  40de24:	ldr	x9, [x9, #16]
  40de28:	ldr	x10, [sp, #72]
  40de2c:	add	x11, x10, #0x1
  40de30:	str	x11, [sp, #72]
  40de34:	str	w8, [x9, x10, lsl #2]
  40de38:	ldr	x9, [sp, #72]
  40de3c:	ldr	x10, [sp, #48]
  40de40:	add	x9, x9, x10
  40de44:	subs	x9, x9, #0x1
  40de48:	str	x9, [sp, #56]
  40de4c:	ldr	x8, [sp, #72]
  40de50:	ldr	x9, [sp, #56]
  40de54:	cmp	x8, x9
  40de58:	b.ge	40de7c <error@@Base+0xc0c0>  // b.tcont
  40de5c:	ldur	x8, [x29, #-8]
  40de60:	ldr	x8, [x8, #16]
  40de64:	ldr	x9, [sp, #72]
  40de68:	add	x10, x9, #0x1
  40de6c:	str	x10, [sp, #72]
  40de70:	mov	w11, #0xffffffff            	// #-1
  40de74:	str	w11, [x8, x9, lsl #2]
  40de78:	b	40de4c <error@@Base+0xc090>
  40de7c:	b	40dbb8 <error@@Base+0xbdfc>
  40de80:	ldr	x8, [sp, #72]
  40de84:	ldur	x9, [x29, #-8]
  40de88:	str	x8, [x9, #48]
  40de8c:	ldr	x8, [sp, #72]
  40de90:	ldur	x9, [x29, #-8]
  40de94:	str	x8, [x9, #56]
  40de98:	ldp	x29, x30, [sp, #160]
  40de9c:	add	sp, sp, #0xb0
  40dea0:	ret
  40dea4:	sub	sp, sp, #0x30
  40dea8:	str	x0, [sp, #40]
  40deac:	ldr	x8, [sp, #40]
  40deb0:	ldr	x8, [x8, #64]
  40deb4:	ldr	x9, [sp, #40]
  40deb8:	ldr	x9, [x9, #88]
  40debc:	cmp	x8, x9
  40dec0:	b.le	40ded4 <error@@Base+0xc118>
  40dec4:	ldr	x8, [sp, #40]
  40dec8:	ldr	x8, [x8, #88]
  40decc:	str	x8, [sp, #8]
  40ded0:	b	40dee0 <error@@Base+0xc124>
  40ded4:	ldr	x8, [sp, #40]
  40ded8:	ldr	x8, [x8, #64]
  40dedc:	str	x8, [sp, #8]
  40dee0:	ldr	x8, [sp, #8]
  40dee4:	str	x8, [sp, #24]
  40dee8:	ldr	x8, [sp, #40]
  40deec:	ldr	x8, [x8, #48]
  40def0:	str	x8, [sp, #32]
  40def4:	ldr	x8, [sp, #32]
  40def8:	ldr	x9, [sp, #24]
  40defc:	cmp	x8, x9
  40df00:	b.ge	40df5c <error@@Base+0xc1a0>  // b.tcont
  40df04:	ldr	x8, [sp, #40]
  40df08:	ldr	x8, [x8]
  40df0c:	ldr	x9, [sp, #40]
  40df10:	ldr	x9, [x9, #40]
  40df14:	ldr	x10, [sp, #32]
  40df18:	add	x9, x9, x10
  40df1c:	ldrb	w11, [x8, x9]
  40df20:	str	w11, [sp, #20]
  40df24:	ldr	x8, [sp, #40]
  40df28:	ldr	x8, [x8, #120]
  40df2c:	ldrsw	x9, [sp, #20]
  40df30:	add	x8, x8, x9
  40df34:	ldrb	w11, [x8]
  40df38:	ldr	x8, [sp, #40]
  40df3c:	ldr	x8, [x8, #8]
  40df40:	ldr	x9, [sp, #32]
  40df44:	add	x8, x8, x9
  40df48:	strb	w11, [x8]
  40df4c:	ldr	x8, [sp, #32]
  40df50:	add	x8, x8, #0x1
  40df54:	str	x8, [sp, #32]
  40df58:	b	40def4 <error@@Base+0xc138>
  40df5c:	ldr	x8, [sp, #32]
  40df60:	ldr	x9, [sp, #40]
  40df64:	str	x8, [x9, #48]
  40df68:	ldr	x8, [sp, #32]
  40df6c:	ldr	x9, [sp, #40]
  40df70:	str	x8, [x9, #56]
  40df74:	add	sp, sp, #0x30
  40df78:	ret
  40df7c:	sub	sp, sp, #0x30
  40df80:	stp	x29, x30, [sp, #32]
  40df84:	add	x29, sp, #0x20
  40df88:	stur	x0, [x29, #-8]
  40df8c:	str	x1, [sp, #16]
  40df90:	str	x2, [sp, #8]
  40df94:	ldur	x0, [x29, #-8]
  40df98:	ldr	x1, [sp, #16]
  40df9c:	ldr	x2, [sp, #8]
  40dfa0:	bl	40e250 <error@@Base+0xc494>
  40dfa4:	ldr	x8, [sp, #16]
  40dfa8:	ldr	x9, [x8, #72]
  40dfac:	add	x9, x9, w0, sxtw
  40dfb0:	str	x9, [x8, #72]
  40dfb4:	ldp	x29, x30, [sp, #32]
  40dfb8:	add	sp, sp, #0x30
  40dfbc:	ret
  40dfc0:	sub	sp, sp, #0x80
  40dfc4:	stp	x29, x30, [sp, #112]
  40dfc8:	add	x29, sp, #0x70
  40dfcc:	mov	x8, xzr
  40dfd0:	stur	x0, [x29, #-16]
  40dfd4:	stur	x1, [x29, #-24]
  40dfd8:	stur	x2, [x29, #-32]
  40dfdc:	stur	x3, [x29, #-40]
  40dfe0:	stur	x4, [x29, #-48]
  40dfe4:	str	x5, [sp, #56]
  40dfe8:	ldur	x9, [x29, #-24]
  40dfec:	ldr	x9, [x9]
  40dff0:	str	x9, [sp, #48]
  40dff4:	str	x8, [sp, #32]
  40dff8:	ldr	x8, [sp, #48]
  40dffc:	ldr	x8, [x8, #168]
  40e000:	str	x8, [sp, #24]
  40e004:	ldur	x0, [x29, #-16]
  40e008:	ldur	x1, [x29, #-24]
  40e00c:	ldur	x2, [x29, #-32]
  40e010:	ldur	x3, [x29, #-40]
  40e014:	ldur	x4, [x29, #-48]
  40e018:	ldr	x5, [sp, #56]
  40e01c:	bl	40ee50 <error@@Base+0xd094>
  40e020:	str	x0, [sp, #40]
  40e024:	ldr	x8, [sp, #56]
  40e028:	ldr	w10, [x8]
  40e02c:	mov	w11, #0x0                   	// #0
  40e030:	str	w11, [sp, #12]
  40e034:	cbz	w10, 40e048 <error@@Base+0xc28c>
  40e038:	ldr	x8, [sp, #40]
  40e03c:	cmp	x8, #0x0
  40e040:	cset	w9, eq  // eq = none
  40e044:	str	w9, [sp, #12]
  40e048:	ldr	w8, [sp, #12]
  40e04c:	and	w8, w8, #0x1
  40e050:	mov	w0, w8
  40e054:	sxtw	x9, w0
  40e058:	cbz	x9, 40e068 <error@@Base+0xc2ac>
  40e05c:	mov	x8, xzr
  40e060:	stur	x8, [x29, #-8]
  40e064:	b	40e1e8 <error@@Base+0xc42c>
  40e068:	ldur	x8, [x29, #-32]
  40e06c:	ldr	w9, [x8, #8]
  40e070:	and	w9, w9, #0xff
  40e074:	cmp	w9, #0xa
  40e078:	b.ne	40e1e0 <error@@Base+0xc424>  // b.any
  40e07c:	ldur	x0, [x29, #-32]
  40e080:	ldur	x1, [x29, #-16]
  40e084:	ldur	x8, [x29, #-40]
  40e088:	orr	x2, x8, #0x800000
  40e08c:	bl	40df7c <error@@Base+0xc1c0>
  40e090:	ldur	x8, [x29, #-32]
  40e094:	ldr	w9, [x8, #8]
  40e098:	and	w9, w9, #0xff
  40e09c:	cmp	w9, #0xa
  40e0a0:	b.eq	40e188 <error@@Base+0xc3cc>  // b.none
  40e0a4:	ldur	x8, [x29, #-32]
  40e0a8:	ldr	w9, [x8, #8]
  40e0ac:	and	w9, w9, #0xff
  40e0b0:	cmp	w9, #0x2
  40e0b4:	b.eq	40e188 <error@@Base+0xc3cc>  // b.none
  40e0b8:	ldur	x8, [x29, #-48]
  40e0bc:	cbz	x8, 40e0d4 <error@@Base+0xc318>
  40e0c0:	ldur	x8, [x29, #-32]
  40e0c4:	ldr	w9, [x8, #8]
  40e0c8:	and	w9, w9, #0xff
  40e0cc:	cmp	w9, #0x9
  40e0d0:	b.eq	40e188 <error@@Base+0xc3cc>  // b.none
  40e0d4:	ldr	x8, [sp, #48]
  40e0d8:	ldr	x8, [x8, #168]
  40e0dc:	str	x8, [sp, #16]
  40e0e0:	ldr	x8, [sp, #24]
  40e0e4:	ldr	x9, [sp, #48]
  40e0e8:	str	x8, [x9, #168]
  40e0ec:	ldur	x0, [x29, #-16]
  40e0f0:	ldur	x1, [x29, #-24]
  40e0f4:	ldur	x2, [x29, #-32]
  40e0f8:	ldur	x3, [x29, #-40]
  40e0fc:	ldur	x4, [x29, #-48]
  40e100:	ldr	x5, [sp, #56]
  40e104:	bl	40ee50 <error@@Base+0xd094>
  40e108:	str	x0, [sp, #32]
  40e10c:	ldr	x8, [sp, #56]
  40e110:	ldr	w10, [x8]
  40e114:	mov	w11, #0x0                   	// #0
  40e118:	str	w11, [sp, #8]
  40e11c:	cbz	w10, 40e130 <error@@Base+0xc374>
  40e120:	ldr	x8, [sp, #32]
  40e124:	cmp	x8, #0x0
  40e128:	cset	w9, eq  // eq = none
  40e12c:	str	w9, [sp, #8]
  40e130:	ldr	w8, [sp, #8]
  40e134:	and	w8, w8, #0x1
  40e138:	mov	w0, w8
  40e13c:	sxtw	x9, w0
  40e140:	cbz	x9, 40e170 <error@@Base+0xc3b4>
  40e144:	ldr	x8, [sp, #40]
  40e148:	cbz	x8, 40e164 <error@@Base+0xc3a8>
  40e14c:	ldr	x0, [sp, #40]
  40e150:	adrp	x1, 40f000 <error@@Base+0xd244>
  40e154:	add	x1, x1, #0x1d0
  40e158:	mov	x8, xzr
  40e15c:	mov	x2, x8
  40e160:	bl	40f094 <error@@Base+0xd2d8>
  40e164:	mov	x8, xzr
  40e168:	stur	x8, [x29, #-8]
  40e16c:	b	40e1e8 <error@@Base+0xc42c>
  40e170:	ldr	x8, [sp, #16]
  40e174:	ldr	x9, [sp, #48]
  40e178:	ldr	x10, [x9, #168]
  40e17c:	orr	x8, x10, x8
  40e180:	str	x8, [x9, #168]
  40e184:	b	40e190 <error@@Base+0xc3d4>
  40e188:	mov	x8, xzr
  40e18c:	str	x8, [sp, #32]
  40e190:	ldr	x0, [sp, #48]
  40e194:	ldr	x1, [sp, #40]
  40e198:	ldr	x2, [sp, #32]
  40e19c:	mov	w3, #0xa                   	// #10
  40e1a0:	bl	40e1f8 <error@@Base+0xc43c>
  40e1a4:	str	x0, [sp, #40]
  40e1a8:	ldr	x8, [sp, #40]
  40e1ac:	cmp	x8, #0x0
  40e1b0:	cset	w9, eq  // eq = none
  40e1b4:	and	w9, w9, #0x1
  40e1b8:	mov	w0, w9
  40e1bc:	sxtw	x8, w0
  40e1c0:	cbz	x8, 40e1dc <error@@Base+0xc420>
  40e1c4:	ldr	x8, [sp, #56]
  40e1c8:	mov	w9, #0xc                   	// #12
  40e1cc:	str	w9, [x8]
  40e1d0:	mov	x8, xzr
  40e1d4:	stur	x8, [x29, #-8]
  40e1d8:	b	40e1e8 <error@@Base+0xc42c>
  40e1dc:	b	40e068 <error@@Base+0xc2ac>
  40e1e0:	ldr	x8, [sp, #40]
  40e1e4:	stur	x8, [x29, #-8]
  40e1e8:	ldur	x0, [x29, #-8]
  40e1ec:	ldp	x29, x30, [sp, #112]
  40e1f0:	add	sp, sp, #0x80
  40e1f4:	ret
  40e1f8:	sub	sp, sp, #0x40
  40e1fc:	stp	x29, x30, [sp, #48]
  40e200:	add	x29, sp, #0x30
  40e204:	mov	x8, sp
  40e208:	stur	x0, [x29, #-8]
  40e20c:	stur	x1, [x29, #-16]
  40e210:	str	x2, [sp, #24]
  40e214:	str	w3, [sp, #20]
  40e218:	ldr	w9, [sp, #20]
  40e21c:	ldr	w10, [sp, #8]
  40e220:	and	w9, w9, #0xff
  40e224:	and	w10, w10, #0xffffff00
  40e228:	orr	w9, w10, w9
  40e22c:	str	w9, [sp, #8]
  40e230:	ldur	x0, [x29, #-8]
  40e234:	ldur	x1, [x29, #-16]
  40e238:	ldr	x2, [sp, #24]
  40e23c:	mov	x3, x8
  40e240:	bl	40fbe8 <error@@Base+0xde2c>
  40e244:	ldp	x29, x30, [sp, #48]
  40e248:	add	sp, sp, #0x40
  40e24c:	ret
  40e250:	sub	sp, sp, #0x70
  40e254:	stp	x29, x30, [sp, #96]
  40e258:	add	x29, sp, #0x60
  40e25c:	stur	x0, [x29, #-16]
  40e260:	stur	x1, [x29, #-24]
  40e264:	stur	x2, [x29, #-32]
  40e268:	ldur	x8, [x29, #-24]
  40e26c:	ldr	x8, [x8, #104]
  40e270:	ldur	x9, [x29, #-24]
  40e274:	ldr	x9, [x9, #72]
  40e278:	cmp	x8, x9
  40e27c:	b.gt	40e29c <error@@Base+0xc4e0>
  40e280:	ldur	x8, [x29, #-16]
  40e284:	ldr	w9, [x8, #8]
  40e288:	and	w9, w9, #0xffffff00
  40e28c:	orr	w9, w9, #0x2
  40e290:	str	w9, [x8, #8]
  40e294:	stur	wzr, [x29, #-4]
  40e298:	b	40ec38 <error@@Base+0xce7c>
  40e29c:	ldur	x8, [x29, #-24]
  40e2a0:	ldr	x8, [x8, #8]
  40e2a4:	ldur	x9, [x29, #-24]
  40e2a8:	ldr	x9, [x9, #72]
  40e2ac:	add	x9, x9, #0x0
  40e2b0:	add	x8, x8, x9
  40e2b4:	ldrb	w10, [x8]
  40e2b8:	sturb	w10, [x29, #-33]
  40e2bc:	ldurb	w10, [x29, #-33]
  40e2c0:	ldur	x8, [x29, #-16]
  40e2c4:	strb	w10, [x8]
  40e2c8:	ldur	x8, [x29, #-16]
  40e2cc:	ldr	w10, [x8, #8]
  40e2d0:	and	w10, w10, #0xffbfffff
  40e2d4:	str	w10, [x8, #8]
  40e2d8:	ldur	x8, [x29, #-16]
  40e2dc:	ldr	w10, [x8, #8]
  40e2e0:	and	w10, w10, #0xffdfffff
  40e2e4:	str	w10, [x8, #8]
  40e2e8:	ldur	x8, [x29, #-24]
  40e2ec:	ldr	w10, [x8, #144]
  40e2f0:	cmp	w10, #0x1
  40e2f4:	b.le	40e364 <error@@Base+0xc5a8>
  40e2f8:	ldur	x8, [x29, #-24]
  40e2fc:	ldr	x8, [x8, #72]
  40e300:	ldur	x9, [x29, #-24]
  40e304:	ldr	x9, [x9, #48]
  40e308:	cmp	x8, x9
  40e30c:	b.eq	40e364 <error@@Base+0xc5a8>  // b.none
  40e310:	ldur	x8, [x29, #-24]
  40e314:	ldr	x8, [x8, #16]
  40e318:	ldur	x9, [x29, #-24]
  40e31c:	ldr	x9, [x9, #72]
  40e320:	ldr	w10, [x8, x9, lsl #2]
  40e324:	mov	w11, #0xffffffff            	// #-1
  40e328:	cmp	w10, w11
  40e32c:	b.ne	40e364 <error@@Base+0xc5a8>  // b.any
  40e330:	ldur	x8, [x29, #-16]
  40e334:	ldr	w9, [x8, #8]
  40e338:	and	w9, w9, #0xffffff00
  40e33c:	mov	w10, #0x1                   	// #1
  40e340:	orr	w9, w9, #0x1
  40e344:	str	w9, [x8, #8]
  40e348:	ldur	x8, [x29, #-16]
  40e34c:	ldr	w9, [x8, #8]
  40e350:	and	w9, w9, #0xffdfffff
  40e354:	orr	w9, w9, #0x200000
  40e358:	str	w9, [x8, #8]
  40e35c:	stur	w10, [x29, #-4]
  40e360:	b	40ec38 <error@@Base+0xce7c>
  40e364:	ldurb	w8, [x29, #-33]
  40e368:	cmp	w8, #0x5c
  40e36c:	b.ne	40e834 <error@@Base+0xca78>  // b.any
  40e370:	ldur	x8, [x29, #-24]
  40e374:	ldr	x8, [x8, #72]
  40e378:	add	x8, x8, #0x1
  40e37c:	ldur	x9, [x29, #-24]
  40e380:	ldr	x9, [x9, #88]
  40e384:	cmp	x8, x9
  40e388:	b.lt	40e3b0 <error@@Base+0xc5f4>  // b.tstop
  40e38c:	ldur	x8, [x29, #-16]
  40e390:	ldr	w9, [x8, #8]
  40e394:	and	w9, w9, #0xffffff00
  40e398:	mov	w10, #0x24                  	// #36
  40e39c:	orr	w9, w9, w10
  40e3a0:	str	w9, [x8, #8]
  40e3a4:	mov	w9, #0x1                   	// #1
  40e3a8:	stur	w9, [x29, #-4]
  40e3ac:	b	40ec38 <error@@Base+0xce7c>
  40e3b0:	ldur	x0, [x29, #-24]
  40e3b4:	mov	x1, #0x1                   	// #1
  40e3b8:	bl	40ec48 <error@@Base+0xce8c>
  40e3bc:	sturb	w0, [x29, #-34]
  40e3c0:	ldurb	w8, [x29, #-34]
  40e3c4:	ldur	x9, [x29, #-16]
  40e3c8:	strb	w8, [x9]
  40e3cc:	ldur	x9, [x29, #-16]
  40e3d0:	ldr	w8, [x9, #8]
  40e3d4:	and	w8, w8, #0xffffff00
  40e3d8:	orr	w8, w8, #0x1
  40e3dc:	str	w8, [x9, #8]
  40e3e0:	ldur	x9, [x29, #-24]
  40e3e4:	ldr	w8, [x9, #144]
  40e3e8:	cmp	w8, #0x1
  40e3ec:	b.le	40e458 <error@@Base+0xc69c>
  40e3f0:	ldur	x0, [x29, #-24]
  40e3f4:	ldur	x8, [x29, #-24]
  40e3f8:	ldr	x8, [x8, #72]
  40e3fc:	add	x1, x8, #0x1
  40e400:	bl	40edfc <error@@Base+0xd040>
  40e404:	stur	w0, [x29, #-40]
  40e408:	ldur	w0, [x29, #-40]
  40e40c:	bl	401b10 <iswalnum@plt>
  40e410:	mov	w9, #0x1                   	// #1
  40e414:	str	w9, [sp, #28]
  40e418:	cbnz	w0, 40e42c <error@@Base+0xc670>
  40e41c:	ldur	w8, [x29, #-40]
  40e420:	cmp	w8, #0x5f
  40e424:	cset	w8, eq  // eq = none
  40e428:	str	w8, [sp, #28]
  40e42c:	ldr	w8, [sp, #28]
  40e430:	tst	w8, #0x1
  40e434:	cset	w8, ne  // ne = any
  40e438:	and	w8, w8, #0x1
  40e43c:	ldur	x9, [x29, #-16]
  40e440:	ldr	w10, [x9, #8]
  40e444:	and	w8, w8, #0x1
  40e448:	and	w10, w10, #0xffbfffff
  40e44c:	orr	w8, w10, w8, lsl #22
  40e450:	str	w8, [x9, #8]
  40e454:	b	40e4b0 <error@@Base+0xc6f4>
  40e458:	bl	401a70 <__ctype_b_loc@plt>
  40e45c:	ldr	x8, [x0]
  40e460:	ldurb	w9, [x29, #-34]
  40e464:	ldrh	w9, [x8, w9, sxtw #1]
  40e468:	and	w9, w9, #0x8
  40e46c:	mov	w10, #0x1                   	// #1
  40e470:	str	w10, [sp, #24]
  40e474:	cbnz	w9, 40e488 <error@@Base+0xc6cc>
  40e478:	ldurb	w8, [x29, #-34]
  40e47c:	cmp	w8, #0x5f
  40e480:	cset	w8, eq  // eq = none
  40e484:	str	w8, [sp, #24]
  40e488:	ldr	w8, [sp, #24]
  40e48c:	tst	w8, #0x1
  40e490:	cset	w8, ne  // ne = any
  40e494:	and	w8, w8, #0x1
  40e498:	ldur	x9, [x29, #-16]
  40e49c:	ldr	w10, [x9, #8]
  40e4a0:	and	w8, w8, #0x1
  40e4a4:	and	w10, w10, #0xffbfffff
  40e4a8:	orr	w8, w10, w8, lsl #22
  40e4ac:	str	w8, [x9, #8]
  40e4b0:	ldurb	w8, [x29, #-34]
  40e4b4:	subs	w8, w8, #0x27
  40e4b8:	mov	w9, w8
  40e4bc:	ubfx	x9, x9, #0, #32
  40e4c0:	cmp	x9, #0x56
  40e4c4:	str	x9, [sp, #16]
  40e4c8:	b.hi	40e828 <error@@Base+0xca6c>  // b.pmore
  40e4cc:	adrp	x8, 422000 <error@@Base+0x20244>
  40e4d0:	add	x8, x8, #0x4bc
  40e4d4:	ldr	x11, [sp, #16]
  40e4d8:	ldrsw	x10, [x8, x11, lsl #2]
  40e4dc:	add	x9, x8, x10
  40e4e0:	br	x9
  40e4e4:	ldur	x8, [x29, #-32]
  40e4e8:	and	x8, x8, #0x400
  40e4ec:	cbnz	x8, 40e514 <error@@Base+0xc758>
  40e4f0:	ldur	x8, [x29, #-32]
  40e4f4:	and	x8, x8, #0x8000
  40e4f8:	cbnz	x8, 40e514 <error@@Base+0xc758>
  40e4fc:	ldur	x8, [x29, #-16]
  40e500:	ldr	w9, [x8, #8]
  40e504:	and	w9, w9, #0xffffff00
  40e508:	mov	w10, #0xa                   	// #10
  40e50c:	orr	w9, w9, w10
  40e510:	str	w9, [x8, #8]
  40e514:	b	40e828 <error@@Base+0xca6c>
  40e518:	ldur	x8, [x29, #-32]
  40e51c:	and	x8, x8, #0x4000
  40e520:	cbnz	x8, 40e550 <error@@Base+0xc794>
  40e524:	ldur	x8, [x29, #-16]
  40e528:	ldr	w9, [x8, #8]
  40e52c:	and	w9, w9, #0xffffff00
  40e530:	orr	w9, w9, #0x4
  40e534:	str	w9, [x8, #8]
  40e538:	ldurb	w9, [x29, #-34]
  40e53c:	subs	w9, w9, #0x31
  40e540:	mov	w0, w9
  40e544:	sxtw	x8, w0
  40e548:	ldur	x10, [x29, #-16]
  40e54c:	str	x8, [x10]
  40e550:	b	40e828 <error@@Base+0xca6c>
  40e554:	ldur	x8, [x29, #-32]
  40e558:	and	x8, x8, #0x80000
  40e55c:	cbnz	x8, 40e580 <error@@Base+0xc7c4>
  40e560:	ldur	x8, [x29, #-16]
  40e564:	ldr	w9, [x8, #8]
  40e568:	and	w9, w9, #0xffffff00
  40e56c:	orr	w9, w9, #0xc
  40e570:	str	w9, [x8, #8]
  40e574:	ldur	x8, [x29, #-16]
  40e578:	mov	w9, #0x6                   	// #6
  40e57c:	str	w9, [x8]
  40e580:	b	40e828 <error@@Base+0xca6c>
  40e584:	ldur	x8, [x29, #-32]
  40e588:	and	x8, x8, #0x80000
  40e58c:	cbnz	x8, 40e5b0 <error@@Base+0xc7f4>
  40e590:	ldur	x8, [x29, #-16]
  40e594:	ldr	w9, [x8, #8]
  40e598:	and	w9, w9, #0xffffff00
  40e59c:	orr	w9, w9, #0xc
  40e5a0:	str	w9, [x8, #8]
  40e5a4:	ldur	x8, [x29, #-16]
  40e5a8:	mov	w9, #0x9                   	// #9
  40e5ac:	str	w9, [x8]
  40e5b0:	b	40e828 <error@@Base+0xca6c>
  40e5b4:	ldur	x8, [x29, #-32]
  40e5b8:	and	x8, x8, #0x80000
  40e5bc:	cbnz	x8, 40e5e0 <error@@Base+0xc824>
  40e5c0:	ldur	x8, [x29, #-16]
  40e5c4:	ldr	w9, [x8, #8]
  40e5c8:	and	w9, w9, #0xffffff00
  40e5cc:	orr	w9, w9, #0xc
  40e5d0:	str	w9, [x8, #8]
  40e5d4:	ldur	x8, [x29, #-16]
  40e5d8:	mov	w9, #0x100                 	// #256
  40e5dc:	str	w9, [x8]
  40e5e0:	b	40e828 <error@@Base+0xca6c>
  40e5e4:	ldur	x8, [x29, #-32]
  40e5e8:	and	x8, x8, #0x80000
  40e5ec:	cbnz	x8, 40e610 <error@@Base+0xc854>
  40e5f0:	ldur	x8, [x29, #-16]
  40e5f4:	ldr	w9, [x8, #8]
  40e5f8:	and	w9, w9, #0xffffff00
  40e5fc:	orr	w9, w9, #0xc
  40e600:	str	w9, [x8, #8]
  40e604:	ldur	x8, [x29, #-16]
  40e608:	mov	w9, #0x200                 	// #512
  40e60c:	str	w9, [x8]
  40e610:	b	40e828 <error@@Base+0xca6c>
  40e614:	ldur	x8, [x29, #-32]
  40e618:	and	x8, x8, #0x80000
  40e61c:	cbnz	x8, 40e634 <error@@Base+0xc878>
  40e620:	ldur	x8, [x29, #-16]
  40e624:	ldr	w9, [x8, #8]
  40e628:	and	w9, w9, #0xffffff00
  40e62c:	orr	w9, w9, #0x20
  40e630:	str	w9, [x8, #8]
  40e634:	b	40e828 <error@@Base+0xca6c>
  40e638:	ldur	x8, [x29, #-32]
  40e63c:	and	x8, x8, #0x80000
  40e640:	cbnz	x8, 40e65c <error@@Base+0xc8a0>
  40e644:	ldur	x8, [x29, #-16]
  40e648:	ldr	w9, [x8, #8]
  40e64c:	and	w9, w9, #0xffffff00
  40e650:	mov	w10, #0x21                  	// #33
  40e654:	orr	w9, w9, w10
  40e658:	str	w9, [x8, #8]
  40e65c:	b	40e828 <error@@Base+0xca6c>
  40e660:	ldur	x8, [x29, #-32]
  40e664:	and	x8, x8, #0x80000
  40e668:	cbnz	x8, 40e684 <error@@Base+0xc8c8>
  40e66c:	ldur	x8, [x29, #-16]
  40e670:	ldr	w9, [x8, #8]
  40e674:	and	w9, w9, #0xffffff00
  40e678:	mov	w10, #0x22                  	// #34
  40e67c:	orr	w9, w9, w10
  40e680:	str	w9, [x8, #8]
  40e684:	b	40e828 <error@@Base+0xca6c>
  40e688:	ldur	x8, [x29, #-32]
  40e68c:	and	x8, x8, #0x80000
  40e690:	cbnz	x8, 40e6ac <error@@Base+0xc8f0>
  40e694:	ldur	x8, [x29, #-16]
  40e698:	ldr	w9, [x8, #8]
  40e69c:	and	w9, w9, #0xffffff00
  40e6a0:	mov	w10, #0x23                  	// #35
  40e6a4:	orr	w9, w9, w10
  40e6a8:	str	w9, [x8, #8]
  40e6ac:	b	40e828 <error@@Base+0xca6c>
  40e6b0:	ldur	x8, [x29, #-32]
  40e6b4:	and	x8, x8, #0x80000
  40e6b8:	cbnz	x8, 40e6dc <error@@Base+0xc920>
  40e6bc:	ldur	x8, [x29, #-16]
  40e6c0:	ldr	w9, [x8, #8]
  40e6c4:	and	w9, w9, #0xffffff00
  40e6c8:	orr	w9, w9, #0xc
  40e6cc:	str	w9, [x8, #8]
  40e6d0:	ldur	x8, [x29, #-16]
  40e6d4:	mov	w9, #0x40                  	// #64
  40e6d8:	str	w9, [x8]
  40e6dc:	b	40e828 <error@@Base+0xca6c>
  40e6e0:	ldur	x8, [x29, #-32]
  40e6e4:	and	x8, x8, #0x80000
  40e6e8:	cbnz	x8, 40e70c <error@@Base+0xc950>
  40e6ec:	ldur	x8, [x29, #-16]
  40e6f0:	ldr	w9, [x8, #8]
  40e6f4:	and	w9, w9, #0xffffff00
  40e6f8:	orr	w9, w9, #0xc
  40e6fc:	str	w9, [x8, #8]
  40e700:	ldur	x8, [x29, #-16]
  40e704:	mov	w9, #0x80                  	// #128
  40e708:	str	w9, [x8]
  40e70c:	b	40e828 <error@@Base+0xca6c>
  40e710:	ldur	x8, [x29, #-32]
  40e714:	and	x8, x8, #0x2000
  40e718:	cbnz	x8, 40e730 <error@@Base+0xc974>
  40e71c:	ldur	x8, [x29, #-16]
  40e720:	ldr	w9, [x8, #8]
  40e724:	and	w9, w9, #0xffffff00
  40e728:	orr	w9, w9, #0x8
  40e72c:	str	w9, [x8, #8]
  40e730:	b	40e828 <error@@Base+0xca6c>
  40e734:	ldur	x8, [x29, #-32]
  40e738:	and	x8, x8, #0x2000
  40e73c:	cbnz	x8, 40e758 <error@@Base+0xc99c>
  40e740:	ldur	x8, [x29, #-16]
  40e744:	ldr	w9, [x8, #8]
  40e748:	and	w9, w9, #0xffffff00
  40e74c:	mov	w10, #0x9                   	// #9
  40e750:	orr	w9, w9, w10
  40e754:	str	w9, [x8, #8]
  40e758:	b	40e828 <error@@Base+0xca6c>
  40e75c:	ldur	x8, [x29, #-32]
  40e760:	and	x8, x8, #0x400
  40e764:	cbnz	x8, 40e78c <error@@Base+0xc9d0>
  40e768:	ldur	x8, [x29, #-32]
  40e76c:	and	x8, x8, #0x2
  40e770:	cbz	x8, 40e78c <error@@Base+0xc9d0>
  40e774:	ldur	x8, [x29, #-16]
  40e778:	ldr	w9, [x8, #8]
  40e77c:	and	w9, w9, #0xffffff00
  40e780:	mov	w10, #0x12                  	// #18
  40e784:	orr	w9, w9, w10
  40e788:	str	w9, [x8, #8]
  40e78c:	b	40e828 <error@@Base+0xca6c>
  40e790:	ldur	x8, [x29, #-32]
  40e794:	and	x8, x8, #0x400
  40e798:	cbnz	x8, 40e7c0 <error@@Base+0xca04>
  40e79c:	ldur	x8, [x29, #-32]
  40e7a0:	and	x8, x8, #0x2
  40e7a4:	cbz	x8, 40e7c0 <error@@Base+0xca04>
  40e7a8:	ldur	x8, [x29, #-16]
  40e7ac:	ldr	w9, [x8, #8]
  40e7b0:	and	w9, w9, #0xffffff00
  40e7b4:	mov	w10, #0x13                  	// #19
  40e7b8:	orr	w9, w9, w10
  40e7bc:	str	w9, [x8, #8]
  40e7c0:	b	40e828 <error@@Base+0xca6c>
  40e7c4:	ldur	x8, [x29, #-32]
  40e7c8:	and	x8, x8, #0x200
  40e7cc:	cbz	x8, 40e7f4 <error@@Base+0xca38>
  40e7d0:	ldur	x8, [x29, #-32]
  40e7d4:	and	x8, x8, #0x1000
  40e7d8:	cbnz	x8, 40e7f4 <error@@Base+0xca38>
  40e7dc:	ldur	x8, [x29, #-16]
  40e7e0:	ldr	w9, [x8, #8]
  40e7e4:	and	w9, w9, #0xffffff00
  40e7e8:	mov	w10, #0x17                  	// #23
  40e7ec:	orr	w9, w9, w10
  40e7f0:	str	w9, [x8, #8]
  40e7f4:	b	40e828 <error@@Base+0xca6c>
  40e7f8:	ldur	x8, [x29, #-32]
  40e7fc:	and	x8, x8, #0x200
  40e800:	cbz	x8, 40e824 <error@@Base+0xca68>
  40e804:	ldur	x8, [x29, #-32]
  40e808:	and	x8, x8, #0x1000
  40e80c:	cbnz	x8, 40e824 <error@@Base+0xca68>
  40e810:	ldur	x8, [x29, #-16]
  40e814:	ldr	w9, [x8, #8]
  40e818:	and	w9, w9, #0xffffff00
  40e81c:	orr	w9, w9, #0x18
  40e820:	str	w9, [x8, #8]
  40e824:	b	40e828 <error@@Base+0xca6c>
  40e828:	mov	w8, #0x2                   	// #2
  40e82c:	stur	w8, [x29, #-4]
  40e830:	b	40ec38 <error@@Base+0xce7c>
  40e834:	ldur	x8, [x29, #-16]
  40e838:	ldr	w9, [x8, #8]
  40e83c:	and	w9, w9, #0xffffff00
  40e840:	orr	w9, w9, #0x1
  40e844:	str	w9, [x8, #8]
  40e848:	ldur	x8, [x29, #-24]
  40e84c:	ldr	w9, [x8, #144]
  40e850:	cmp	w9, #0x1
  40e854:	b.le	40e8bc <error@@Base+0xcb00>
  40e858:	ldur	x0, [x29, #-24]
  40e85c:	ldur	x8, [x29, #-24]
  40e860:	ldr	x1, [x8, #72]
  40e864:	bl	40edfc <error@@Base+0xd040>
  40e868:	stur	w0, [x29, #-44]
  40e86c:	ldur	w0, [x29, #-44]
  40e870:	bl	401b10 <iswalnum@plt>
  40e874:	mov	w9, #0x1                   	// #1
  40e878:	str	w9, [sp, #12]
  40e87c:	cbnz	w0, 40e890 <error@@Base+0xcad4>
  40e880:	ldur	w8, [x29, #-44]
  40e884:	cmp	w8, #0x5f
  40e888:	cset	w8, eq  // eq = none
  40e88c:	str	w8, [sp, #12]
  40e890:	ldr	w8, [sp, #12]
  40e894:	tst	w8, #0x1
  40e898:	cset	w8, ne  // ne = any
  40e89c:	and	w8, w8, #0x1
  40e8a0:	ldur	x9, [x29, #-16]
  40e8a4:	ldr	w10, [x9, #8]
  40e8a8:	and	w8, w8, #0x1
  40e8ac:	and	w10, w10, #0xffbfffff
  40e8b0:	orr	w8, w10, w8, lsl #22
  40e8b4:	str	w8, [x9, #8]
  40e8b8:	b	40e914 <error@@Base+0xcb58>
  40e8bc:	bl	401a70 <__ctype_b_loc@plt>
  40e8c0:	ldr	x8, [x0]
  40e8c4:	ldur	x9, [x29, #-16]
  40e8c8:	ldrb	w10, [x9]
  40e8cc:	ldrh	w10, [x8, w10, sxtw #1]
  40e8d0:	and	w10, w10, #0x8
  40e8d4:	mov	w11, #0x1                   	// #1
  40e8d8:	str	w11, [sp, #8]
  40e8dc:	cbnz	w10, 40e8f4 <error@@Base+0xcb38>
  40e8e0:	ldur	x8, [x29, #-16]
  40e8e4:	ldrb	w9, [x8]
  40e8e8:	cmp	w9, #0x5f
  40e8ec:	cset	w9, eq  // eq = none
  40e8f0:	str	w9, [sp, #8]
  40e8f4:	ldr	w8, [sp, #8]
  40e8f8:	and	w8, w8, #0x1
  40e8fc:	ldur	x9, [x29, #-16]
  40e900:	ldr	w10, [x9, #8]
  40e904:	and	w8, w8, #0x1
  40e908:	and	w10, w10, #0xffbfffff
  40e90c:	orr	w8, w10, w8, lsl #22
  40e910:	str	w8, [x9, #8]
  40e914:	ldurb	w8, [x29, #-33]
  40e918:	subs	w8, w8, #0xa
  40e91c:	mov	w9, w8
  40e920:	ubfx	x9, x9, #0, #32
  40e924:	cmp	x9, #0x73
  40e928:	str	x9, [sp]
  40e92c:	b.hi	40ec30 <error@@Base+0xce74>  // b.pmore
  40e930:	adrp	x8, 422000 <error@@Base+0x20244>
  40e934:	add	x8, x8, #0x2ec
  40e938:	ldr	x11, [sp]
  40e93c:	ldrsw	x10, [x8, x11, lsl #2]
  40e940:	add	x9, x8, x10
  40e944:	br	x9
  40e948:	ldur	x8, [x29, #-32]
  40e94c:	and	x8, x8, #0x800
  40e950:	cbz	x8, 40e96c <error@@Base+0xcbb0>
  40e954:	ldur	x8, [x29, #-16]
  40e958:	ldr	w9, [x8, #8]
  40e95c:	and	w9, w9, #0xffffff00
  40e960:	mov	w10, #0xa                   	// #10
  40e964:	orr	w9, w9, w10
  40e968:	str	w9, [x8, #8]
  40e96c:	b	40ec30 <error@@Base+0xce74>
  40e970:	ldur	x8, [x29, #-32]
  40e974:	and	x8, x8, #0x400
  40e978:	cbnz	x8, 40e9a0 <error@@Base+0xcbe4>
  40e97c:	ldur	x8, [x29, #-32]
  40e980:	and	x8, x8, #0x8000
  40e984:	cbz	x8, 40e9a0 <error@@Base+0xcbe4>
  40e988:	ldur	x8, [x29, #-16]
  40e98c:	ldr	w9, [x8, #8]
  40e990:	and	w9, w9, #0xffffff00
  40e994:	mov	w10, #0xa                   	// #10
  40e998:	orr	w9, w9, w10
  40e99c:	str	w9, [x8, #8]
  40e9a0:	b	40ec30 <error@@Base+0xce74>
  40e9a4:	ldur	x8, [x29, #-16]
  40e9a8:	ldr	w9, [x8, #8]
  40e9ac:	and	w9, w9, #0xffffff00
  40e9b0:	mov	w10, #0xb                   	// #11
  40e9b4:	orr	w9, w9, w10
  40e9b8:	str	w9, [x8, #8]
  40e9bc:	b	40ec30 <error@@Base+0xce74>
  40e9c0:	ldur	x8, [x29, #-32]
  40e9c4:	and	x8, x8, #0x400
  40e9c8:	cbnz	x8, 40e9f0 <error@@Base+0xcc34>
  40e9cc:	ldur	x8, [x29, #-32]
  40e9d0:	and	x8, x8, #0x2
  40e9d4:	cbnz	x8, 40e9f0 <error@@Base+0xcc34>
  40e9d8:	ldur	x8, [x29, #-16]
  40e9dc:	ldr	w9, [x8, #8]
  40e9e0:	and	w9, w9, #0xffffff00
  40e9e4:	mov	w10, #0x12                  	// #18
  40e9e8:	orr	w9, w9, w10
  40e9ec:	str	w9, [x8, #8]
  40e9f0:	b	40ec30 <error@@Base+0xce74>
  40e9f4:	ldur	x8, [x29, #-32]
  40e9f8:	and	x8, x8, #0x400
  40e9fc:	cbnz	x8, 40ea24 <error@@Base+0xcc68>
  40ea00:	ldur	x8, [x29, #-32]
  40ea04:	and	x8, x8, #0x2
  40ea08:	cbnz	x8, 40ea24 <error@@Base+0xcc68>
  40ea0c:	ldur	x8, [x29, #-16]
  40ea10:	ldr	w9, [x8, #8]
  40ea14:	and	w9, w9, #0xffffff00
  40ea18:	mov	w10, #0x13                  	// #19
  40ea1c:	orr	w9, w9, w10
  40ea20:	str	w9, [x8, #8]
  40ea24:	b	40ec30 <error@@Base+0xce74>
  40ea28:	ldur	x8, [x29, #-32]
  40ea2c:	and	x8, x8, #0x200
  40ea30:	cbz	x8, 40ea58 <error@@Base+0xcc9c>
  40ea34:	ldur	x8, [x29, #-32]
  40ea38:	and	x8, x8, #0x1000
  40ea3c:	cbz	x8, 40ea58 <error@@Base+0xcc9c>
  40ea40:	ldur	x8, [x29, #-16]
  40ea44:	ldr	w9, [x8, #8]
  40ea48:	and	w9, w9, #0xffffff00
  40ea4c:	mov	w10, #0x17                  	// #23
  40ea50:	orr	w9, w9, w10
  40ea54:	str	w9, [x8, #8]
  40ea58:	b	40ec30 <error@@Base+0xce74>
  40ea5c:	ldur	x8, [x29, #-32]
  40ea60:	and	x8, x8, #0x200
  40ea64:	cbz	x8, 40ea88 <error@@Base+0xcccc>
  40ea68:	ldur	x8, [x29, #-32]
  40ea6c:	and	x8, x8, #0x1000
  40ea70:	cbz	x8, 40ea88 <error@@Base+0xcccc>
  40ea74:	ldur	x8, [x29, #-16]
  40ea78:	ldr	w9, [x8, #8]
  40ea7c:	and	w9, w9, #0xffffff00
  40ea80:	orr	w9, w9, #0x18
  40ea84:	str	w9, [x8, #8]
  40ea88:	b	40ec30 <error@@Base+0xce74>
  40ea8c:	ldur	x8, [x29, #-32]
  40ea90:	and	x8, x8, #0x2000
  40ea94:	cbz	x8, 40eaac <error@@Base+0xccf0>
  40ea98:	ldur	x8, [x29, #-16]
  40ea9c:	ldr	w9, [x8, #8]
  40eaa0:	and	w9, w9, #0xffffff00
  40eaa4:	orr	w9, w9, #0x8
  40eaa8:	str	w9, [x8, #8]
  40eaac:	b	40ec30 <error@@Base+0xce74>
  40eab0:	ldur	x8, [x29, #-32]
  40eab4:	and	x8, x8, #0x2000
  40eab8:	cbz	x8, 40ead4 <error@@Base+0xcd18>
  40eabc:	ldur	x8, [x29, #-16]
  40eac0:	ldr	w9, [x8, #8]
  40eac4:	and	w9, w9, #0xffffff00
  40eac8:	mov	w10, #0x9                   	// #9
  40eacc:	orr	w9, w9, w10
  40ead0:	str	w9, [x8, #8]
  40ead4:	b	40ec30 <error@@Base+0xce74>
  40ead8:	ldur	x8, [x29, #-16]
  40eadc:	ldr	w9, [x8, #8]
  40eae0:	and	w9, w9, #0xffffff00
  40eae4:	mov	w10, #0x14                  	// #20
  40eae8:	orr	w9, w9, w10
  40eaec:	str	w9, [x8, #8]
  40eaf0:	b	40ec30 <error@@Base+0xce74>
  40eaf4:	ldur	x8, [x29, #-16]
  40eaf8:	ldr	w9, [x8, #8]
  40eafc:	and	w9, w9, #0xffffff00
  40eb00:	mov	w10, #0x5                   	// #5
  40eb04:	orr	w9, w9, w10
  40eb08:	str	w9, [x8, #8]
  40eb0c:	b	40ec30 <error@@Base+0xce74>
  40eb10:	ldur	x8, [x29, #-32]
  40eb14:	mov	x9, #0x8                   	// #8
  40eb18:	movk	x9, #0x80, lsl #16
  40eb1c:	and	x8, x8, x9
  40eb20:	cbnz	x8, 40eb6c <error@@Base+0xcdb0>
  40eb24:	ldur	x8, [x29, #-24]
  40eb28:	ldr	x8, [x8, #72]
  40eb2c:	cbz	x8, 40eb6c <error@@Base+0xcdb0>
  40eb30:	ldur	x8, [x29, #-24]
  40eb34:	ldr	x8, [x8, #8]
  40eb38:	ldur	x9, [x29, #-24]
  40eb3c:	ldr	x9, [x9, #72]
  40eb40:	subs	x9, x9, #0x1
  40eb44:	add	x8, x8, x9
  40eb48:	ldrb	w10, [x8]
  40eb4c:	sturb	w10, [x29, #-45]
  40eb50:	ldur	x8, [x29, #-32]
  40eb54:	and	x8, x8, #0x800
  40eb58:	cbz	x8, 40eb68 <error@@Base+0xcdac>
  40eb5c:	ldurb	w8, [x29, #-45]
  40eb60:	cmp	w8, #0xa
  40eb64:	b.eq	40eb6c <error@@Base+0xcdb0>  // b.none
  40eb68:	b	40ec30 <error@@Base+0xce74>
  40eb6c:	ldur	x8, [x29, #-16]
  40eb70:	ldr	w9, [x8, #8]
  40eb74:	and	w9, w9, #0xffffff00
  40eb78:	orr	w9, w9, #0xc
  40eb7c:	str	w9, [x8, #8]
  40eb80:	ldur	x8, [x29, #-16]
  40eb84:	mov	w9, #0x10                  	// #16
  40eb88:	str	w9, [x8]
  40eb8c:	b	40ec30 <error@@Base+0xce74>
  40eb90:	ldur	x8, [x29, #-32]
  40eb94:	and	x8, x8, #0x8
  40eb98:	cbnz	x8, 40ec0c <error@@Base+0xce50>
  40eb9c:	ldur	x8, [x29, #-24]
  40eba0:	ldr	x8, [x8, #72]
  40eba4:	add	x8, x8, #0x1
  40eba8:	ldur	x9, [x29, #-24]
  40ebac:	ldr	x9, [x9, #88]
  40ebb0:	cmp	x8, x9
  40ebb4:	b.eq	40ec0c <error@@Base+0xce50>  // b.none
  40ebb8:	ldur	x8, [x29, #-24]
  40ebbc:	ldr	x9, [x8, #72]
  40ebc0:	add	x9, x9, #0x1
  40ebc4:	str	x9, [x8, #72]
  40ebc8:	ldur	x1, [x29, #-24]
  40ebcc:	ldur	x2, [x29, #-32]
  40ebd0:	add	x0, sp, #0x20
  40ebd4:	bl	40e250 <error@@Base+0xc494>
  40ebd8:	ldur	x8, [x29, #-24]
  40ebdc:	ldr	x9, [x8, #72]
  40ebe0:	subs	x9, x9, #0x1
  40ebe4:	str	x9, [x8, #72]
  40ebe8:	ldr	w10, [sp, #40]
  40ebec:	and	w10, w10, #0xff
  40ebf0:	cmp	w10, #0xa
  40ebf4:	b.eq	40ec0c <error@@Base+0xce50>  // b.none
  40ebf8:	ldr	w8, [sp, #40]
  40ebfc:	and	w8, w8, #0xff
  40ec00:	cmp	w8, #0x9
  40ec04:	b.eq	40ec0c <error@@Base+0xce50>  // b.none
  40ec08:	b	40ec30 <error@@Base+0xce74>
  40ec0c:	ldur	x8, [x29, #-16]
  40ec10:	ldr	w9, [x8, #8]
  40ec14:	and	w9, w9, #0xffffff00
  40ec18:	orr	w9, w9, #0xc
  40ec1c:	str	w9, [x8, #8]
  40ec20:	ldur	x8, [x29, #-16]
  40ec24:	mov	w9, #0x20                  	// #32
  40ec28:	str	w9, [x8]
  40ec2c:	b	40ec30 <error@@Base+0xce74>
  40ec30:	mov	w8, #0x1                   	// #1
  40ec34:	stur	w8, [x29, #-4]
  40ec38:	ldur	w0, [x29, #-4]
  40ec3c:	ldp	x29, x30, [sp, #96]
  40ec40:	add	sp, sp, #0x70
  40ec44:	ret
  40ec48:	sub	sp, sp, #0x30
  40ec4c:	mov	w8, #0x1                   	// #1
  40ec50:	str	x0, [sp, #32]
  40ec54:	str	x1, [sp, #24]
  40ec58:	ldr	x9, [sp, #32]
  40ec5c:	ldrb	w10, [x9, #139]
  40ec60:	cmp	w10, #0x0
  40ec64:	cset	w10, ne  // ne = any
  40ec68:	eor	w8, w10, w8
  40ec6c:	and	w8, w8, #0x1
  40ec70:	mov	w0, w8
  40ec74:	sxtw	x9, w0
  40ec78:	cbz	x9, 40eca4 <error@@Base+0xcee8>
  40ec7c:	ldr	x8, [sp, #32]
  40ec80:	ldr	x8, [x8, #8]
  40ec84:	ldr	x9, [sp, #32]
  40ec88:	ldr	x9, [x9, #72]
  40ec8c:	ldr	x10, [sp, #24]
  40ec90:	add	x9, x9, x10
  40ec94:	add	x8, x8, x9
  40ec98:	ldrb	w11, [x8]
  40ec9c:	strb	w11, [sp, #47]
  40eca0:	b	40edf0 <error@@Base+0xd034>
  40eca4:	ldr	x8, [sp, #32]
  40eca8:	ldr	w9, [x8, #144]
  40ecac:	cmp	w9, #0x1
  40ecb0:	b.le	40ed54 <error@@Base+0xcf98>
  40ecb4:	ldr	x8, [sp, #32]
  40ecb8:	ldr	x8, [x8, #16]
  40ecbc:	ldr	x9, [sp, #32]
  40ecc0:	ldr	x9, [x9, #72]
  40ecc4:	ldr	x10, [sp, #24]
  40ecc8:	add	x9, x9, x10
  40eccc:	ldr	w11, [x8, x9, lsl #2]
  40ecd0:	mov	w12, #0xffffffff            	// #-1
  40ecd4:	cmp	w11, w12
  40ecd8:	b.eq	40ed2c <error@@Base+0xcf70>  // b.none
  40ecdc:	ldr	x8, [sp, #32]
  40ece0:	ldr	x8, [x8, #48]
  40ece4:	ldr	x9, [sp, #32]
  40ece8:	ldr	x9, [x9, #72]
  40ecec:	ldr	x10, [sp, #24]
  40ecf0:	add	x9, x9, x10
  40ecf4:	add	x9, x9, #0x1
  40ecf8:	cmp	x8, x9
  40ecfc:	b.eq	40ed54 <error@@Base+0xcf98>  // b.none
  40ed00:	ldr	x8, [sp, #32]
  40ed04:	ldr	x8, [x8, #16]
  40ed08:	ldr	x9, [sp, #32]
  40ed0c:	ldr	x9, [x9, #72]
  40ed10:	ldr	x10, [sp, #24]
  40ed14:	add	x9, x9, x10
  40ed18:	add	x9, x9, #0x1
  40ed1c:	ldr	w11, [x8, x9, lsl #2]
  40ed20:	mov	w12, #0xffffffff            	// #-1
  40ed24:	cmp	w11, w12
  40ed28:	b.ne	40ed54 <error@@Base+0xcf98>  // b.any
  40ed2c:	ldr	x8, [sp, #32]
  40ed30:	ldr	x8, [x8, #8]
  40ed34:	ldr	x9, [sp, #32]
  40ed38:	ldr	x9, [x9, #72]
  40ed3c:	ldr	x10, [sp, #24]
  40ed40:	add	x9, x9, x10
  40ed44:	add	x8, x8, x9
  40ed48:	ldrb	w11, [x8]
  40ed4c:	strb	w11, [sp, #47]
  40ed50:	b	40edf0 <error@@Base+0xd034>
  40ed54:	ldr	x8, [sp, #32]
  40ed58:	ldr	x8, [x8, #72]
  40ed5c:	ldr	x9, [sp, #24]
  40ed60:	add	x8, x8, x9
  40ed64:	str	x8, [sp, #8]
  40ed68:	ldr	x8, [sp, #32]
  40ed6c:	ldrb	w10, [x8, #140]
  40ed70:	cbz	w10, 40ed88 <error@@Base+0xcfcc>
  40ed74:	ldr	x8, [sp, #32]
  40ed78:	ldr	x8, [x8, #24]
  40ed7c:	ldr	x9, [sp, #8]
  40ed80:	ldr	x8, [x8, x9, lsl #3]
  40ed84:	str	x8, [sp, #8]
  40ed88:	ldr	x8, [sp, #32]
  40ed8c:	ldr	x8, [x8]
  40ed90:	ldr	x9, [sp, #32]
  40ed94:	ldr	x9, [x9, #40]
  40ed98:	ldr	x10, [sp, #8]
  40ed9c:	add	x9, x9, x10
  40eda0:	ldrb	w11, [x8, x9]
  40eda4:	str	w11, [sp, #20]
  40eda8:	ldr	x8, [sp, #32]
  40edac:	ldrb	w11, [x8, #140]
  40edb0:	cbz	w11, 40ede8 <error@@Base+0xd02c>
  40edb4:	ldr	w8, [sp, #20]
  40edb8:	and	w8, w8, #0xffffff80
  40edbc:	cbz	w8, 40ede8 <error@@Base+0xd02c>
  40edc0:	ldr	x8, [sp, #32]
  40edc4:	ldr	x8, [x8, #8]
  40edc8:	ldr	x9, [sp, #32]
  40edcc:	ldr	x9, [x9, #72]
  40edd0:	ldr	x10, [sp, #24]
  40edd4:	add	x9, x9, x10
  40edd8:	add	x8, x8, x9
  40eddc:	ldrb	w11, [x8]
  40ede0:	strb	w11, [sp, #47]
  40ede4:	b	40edf0 <error@@Base+0xd034>
  40ede8:	ldr	w8, [sp, #20]
  40edec:	strb	w8, [sp, #47]
  40edf0:	ldrb	w0, [sp, #47]
  40edf4:	add	sp, sp, #0x30
  40edf8:	ret
  40edfc:	sub	sp, sp, #0x20
  40ee00:	str	x0, [sp, #16]
  40ee04:	str	x1, [sp, #8]
  40ee08:	ldr	x8, [sp, #16]
  40ee0c:	ldr	w9, [x8, #144]
  40ee10:	cmp	w9, #0x1
  40ee14:	b.ne	40ee30 <error@@Base+0xd074>  // b.any
  40ee18:	ldr	x8, [sp, #16]
  40ee1c:	ldr	x8, [x8, #8]
  40ee20:	ldr	x9, [sp, #8]
  40ee24:	ldrb	w10, [x8, x9]
  40ee28:	str	w10, [sp, #28]
  40ee2c:	b	40ee44 <error@@Base+0xd088>
  40ee30:	ldr	x8, [sp, #16]
  40ee34:	ldr	x8, [x8, #16]
  40ee38:	ldr	x9, [sp, #8]
  40ee3c:	ldr	w10, [x8, x9, lsl #2]
  40ee40:	str	w10, [sp, #28]
  40ee44:	ldr	w0, [sp, #28]
  40ee48:	add	sp, sp, #0x20
  40ee4c:	ret
  40ee50:	sub	sp, sp, #0x90
  40ee54:	stp	x29, x30, [sp, #128]
  40ee58:	add	x29, sp, #0x80
  40ee5c:	adrp	x8, 40f000 <error@@Base+0xd244>
  40ee60:	add	x8, x8, #0x1d0
  40ee64:	stur	x0, [x29, #-16]
  40ee68:	stur	x1, [x29, #-24]
  40ee6c:	stur	x2, [x29, #-32]
  40ee70:	stur	x3, [x29, #-40]
  40ee74:	stur	x4, [x29, #-48]
  40ee78:	stur	x5, [x29, #-56]
  40ee7c:	ldur	x9, [x29, #-24]
  40ee80:	ldr	x9, [x9]
  40ee84:	str	x9, [sp, #48]
  40ee88:	ldur	x0, [x29, #-16]
  40ee8c:	ldur	x1, [x29, #-24]
  40ee90:	ldur	x2, [x29, #-32]
  40ee94:	ldur	x3, [x29, #-40]
  40ee98:	ldur	x4, [x29, #-48]
  40ee9c:	ldur	x5, [x29, #-56]
  40eea0:	str	x8, [sp, #32]
  40eea4:	bl	40f208 <error@@Base+0xd44c>
  40eea8:	str	x0, [sp, #64]
  40eeac:	ldur	x8, [x29, #-56]
  40eeb0:	ldr	w10, [x8]
  40eeb4:	mov	w11, #0x0                   	// #0
  40eeb8:	str	w11, [sp, #28]
  40eebc:	cbz	w10, 40eed0 <error@@Base+0xd114>
  40eec0:	ldr	x8, [sp, #64]
  40eec4:	cmp	x8, #0x0
  40eec8:	cset	w9, eq  // eq = none
  40eecc:	str	w9, [sp, #28]
  40eed0:	ldr	w8, [sp, #28]
  40eed4:	and	w8, w8, #0x1
  40eed8:	mov	w0, w8
  40eedc:	sxtw	x9, w0
  40eee0:	cbz	x9, 40eef0 <error@@Base+0xd134>
  40eee4:	mov	x8, xzr
  40eee8:	stur	x8, [x29, #-8]
  40eeec:	b	40f084 <error@@Base+0xd2c8>
  40eef0:	ldur	x8, [x29, #-32]
  40eef4:	ldr	w9, [x8, #8]
  40eef8:	and	w9, w9, #0xff
  40eefc:	mov	w10, #0x0                   	// #0
  40ef00:	cmp	w9, #0xa
  40ef04:	str	w10, [sp, #24]
  40ef08:	b.eq	40ef58 <error@@Base+0xd19c>  // b.none
  40ef0c:	ldur	x8, [x29, #-32]
  40ef10:	ldr	w9, [x8, #8]
  40ef14:	and	w9, w9, #0xff
  40ef18:	mov	w10, #0x0                   	// #0
  40ef1c:	cmp	w9, #0x2
  40ef20:	str	w10, [sp, #24]
  40ef24:	b.eq	40ef58 <error@@Base+0xd19c>  // b.none
  40ef28:	ldur	x8, [x29, #-48]
  40ef2c:	mov	w9, #0x1                   	// #1
  40ef30:	str	w9, [sp, #20]
  40ef34:	cbz	x8, 40ef50 <error@@Base+0xd194>
  40ef38:	ldur	x8, [x29, #-32]
  40ef3c:	ldr	w9, [x8, #8]
  40ef40:	and	w9, w9, #0xff
  40ef44:	cmp	w9, #0x9
  40ef48:	cset	w9, ne  // ne = any
  40ef4c:	str	w9, [sp, #20]
  40ef50:	ldr	w8, [sp, #20]
  40ef54:	str	w8, [sp, #24]
  40ef58:	ldr	w8, [sp, #24]
  40ef5c:	tbnz	w8, #0, 40ef64 <error@@Base+0xd1a8>
  40ef60:	b	40f07c <error@@Base+0xd2c0>
  40ef64:	ldur	x0, [x29, #-16]
  40ef68:	ldur	x1, [x29, #-24]
  40ef6c:	ldur	x2, [x29, #-32]
  40ef70:	ldur	x3, [x29, #-40]
  40ef74:	ldur	x4, [x29, #-48]
  40ef78:	ldur	x5, [x29, #-56]
  40ef7c:	bl	40f208 <error@@Base+0xd44c>
  40ef80:	str	x0, [sp, #56]
  40ef84:	ldur	x8, [x29, #-56]
  40ef88:	ldr	w9, [x8]
  40ef8c:	mov	w10, #0x0                   	// #0
  40ef90:	str	w10, [sp, #16]
  40ef94:	cbz	w9, 40efa8 <error@@Base+0xd1ec>
  40ef98:	ldr	x8, [sp, #56]
  40ef9c:	cmp	x8, #0x0
  40efa0:	cset	w9, eq  // eq = none
  40efa4:	str	w9, [sp, #16]
  40efa8:	ldr	w8, [sp, #16]
  40efac:	and	w8, w8, #0x1
  40efb0:	mov	w0, w8
  40efb4:	sxtw	x9, w0
  40efb8:	cbz	x9, 40efe4 <error@@Base+0xd228>
  40efbc:	ldr	x8, [sp, #64]
  40efc0:	cbz	x8, 40efd8 <error@@Base+0xd21c>
  40efc4:	ldr	x0, [sp, #64]
  40efc8:	ldr	x1, [sp, #32]
  40efcc:	mov	x8, xzr
  40efd0:	mov	x2, x8
  40efd4:	bl	40f094 <error@@Base+0xd2d8>
  40efd8:	mov	x8, xzr
  40efdc:	stur	x8, [x29, #-8]
  40efe0:	b	40f084 <error@@Base+0xd2c8>
  40efe4:	ldr	x8, [sp, #64]
  40efe8:	cbz	x8, 40f068 <error@@Base+0xd2ac>
  40efec:	ldr	x8, [sp, #56]
  40eff0:	cbz	x8, 40f068 <error@@Base+0xd2ac>
  40eff4:	ldr	x0, [sp, #48]
  40eff8:	ldr	x1, [sp, #64]
  40effc:	ldr	x2, [sp, #56]
  40f000:	mov	w3, #0x10                  	// #16
  40f004:	bl	40e1f8 <error@@Base+0xc43c>
  40f008:	str	x0, [sp, #40]
  40f00c:	ldr	x8, [sp, #40]
  40f010:	cbnz	x8, 40f05c <error@@Base+0xd2a0>
  40f014:	ldr	x0, [sp, #56]
  40f018:	ldr	x1, [sp, #32]
  40f01c:	mov	x8, xzr
  40f020:	mov	x2, x8
  40f024:	str	x2, [sp, #8]
  40f028:	str	x8, [sp]
  40f02c:	bl	40f094 <error@@Base+0xd2d8>
  40f030:	ldr	x8, [sp, #64]
  40f034:	mov	x0, x8
  40f038:	ldr	x1, [sp, #32]
  40f03c:	ldr	x2, [sp, #8]
  40f040:	bl	40f094 <error@@Base+0xd2d8>
  40f044:	ldur	x8, [x29, #-56]
  40f048:	mov	w9, #0xc                   	// #12
  40f04c:	str	w9, [x8]
  40f050:	ldr	x8, [sp]
  40f054:	stur	x8, [x29, #-8]
  40f058:	b	40f084 <error@@Base+0xd2c8>
  40f05c:	ldr	x8, [sp, #40]
  40f060:	str	x8, [sp, #64]
  40f064:	b	40f078 <error@@Base+0xd2bc>
  40f068:	ldr	x8, [sp, #64]
  40f06c:	cbnz	x8, 40f078 <error@@Base+0xd2bc>
  40f070:	ldr	x8, [sp, #56]
  40f074:	str	x8, [sp, #64]
  40f078:	b	40eef0 <error@@Base+0xd134>
  40f07c:	ldr	x8, [sp, #64]
  40f080:	stur	x8, [x29, #-8]
  40f084:	ldur	x0, [x29, #-8]
  40f088:	ldp	x29, x30, [sp, #128]
  40f08c:	add	sp, sp, #0x90
  40f090:	ret
  40f094:	sub	sp, sp, #0x50
  40f098:	stp	x29, x30, [sp, #64]
  40f09c:	add	x29, sp, #0x40
  40f0a0:	stur	x0, [x29, #-16]
  40f0a4:	stur	x1, [x29, #-24]
  40f0a8:	str	x2, [sp, #32]
  40f0ac:	ldur	x8, [x29, #-16]
  40f0b0:	str	x8, [sp, #24]
  40f0b4:	ldr	x8, [sp, #24]
  40f0b8:	ldr	x8, [x8, #8]
  40f0bc:	mov	w9, #0x1                   	// #1
  40f0c0:	str	w9, [sp, #8]
  40f0c4:	cbnz	x8, 40f0dc <error@@Base+0xd320>
  40f0c8:	ldr	x8, [sp, #24]
  40f0cc:	ldr	x8, [x8, #16]
  40f0d0:	cmp	x8, #0x0
  40f0d4:	cset	w9, ne  // ne = any
  40f0d8:	str	w9, [sp, #8]
  40f0dc:	ldr	w8, [sp, #8]
  40f0e0:	tbnz	w8, #0, 40f0e8 <error@@Base+0xd32c>
  40f0e4:	b	40f114 <error@@Base+0xd358>
  40f0e8:	ldr	x8, [sp, #24]
  40f0ec:	ldr	x8, [x8, #8]
  40f0f0:	cbz	x8, 40f104 <error@@Base+0xd348>
  40f0f4:	ldr	x8, [sp, #24]
  40f0f8:	ldr	x8, [x8, #8]
  40f0fc:	str	x8, [sp, #24]
  40f100:	b	40f110 <error@@Base+0xd354>
  40f104:	ldr	x8, [sp, #24]
  40f108:	ldr	x8, [x8, #16]
  40f10c:	str	x8, [sp, #24]
  40f110:	b	40f0b4 <error@@Base+0xd2f8>
  40f114:	ldur	x8, [x29, #-24]
  40f118:	ldr	x0, [sp, #32]
  40f11c:	ldr	x1, [sp, #24]
  40f120:	blr	x8
  40f124:	str	w0, [sp, #12]
  40f128:	ldr	w9, [sp, #12]
  40f12c:	cmp	w9, #0x0
  40f130:	cset	w9, ne  // ne = any
  40f134:	and	w9, w9, #0x1
  40f138:	mov	w1, w9
  40f13c:	sxtw	x8, w1
  40f140:	cbz	x8, 40f150 <error@@Base+0xd394>
  40f144:	ldr	w8, [sp, #12]
  40f148:	stur	w8, [x29, #-4]
  40f14c:	b	40f1c0 <error@@Base+0xd404>
  40f150:	ldr	x8, [sp, #24]
  40f154:	ldr	x8, [x8]
  40f158:	cbnz	x8, 40f164 <error@@Base+0xd3a8>
  40f15c:	stur	wzr, [x29, #-4]
  40f160:	b	40f1c0 <error@@Base+0xd404>
  40f164:	ldr	x8, [sp, #24]
  40f168:	str	x8, [sp, #16]
  40f16c:	ldr	x8, [sp, #24]
  40f170:	ldr	x8, [x8]
  40f174:	str	x8, [sp, #24]
  40f178:	ldr	x8, [sp, #24]
  40f17c:	ldr	x8, [x8, #16]
  40f180:	ldr	x9, [sp, #16]
  40f184:	mov	w10, #0x1                   	// #1
  40f188:	cmp	x8, x9
  40f18c:	str	w10, [sp, #4]
  40f190:	b.eq	40f1a8 <error@@Base+0xd3ec>  // b.none
  40f194:	ldr	x8, [sp, #24]
  40f198:	ldr	x8, [x8, #16]
  40f19c:	cmp	x8, #0x0
  40f1a0:	cset	w9, eq  // eq = none
  40f1a4:	str	w9, [sp, #4]
  40f1a8:	ldr	w8, [sp, #4]
  40f1ac:	tbnz	w8, #0, 40f114 <error@@Base+0xd358>
  40f1b0:	ldr	x8, [sp, #24]
  40f1b4:	ldr	x8, [x8, #16]
  40f1b8:	str	x8, [sp, #24]
  40f1bc:	b	40f0b4 <error@@Base+0xd2f8>
  40f1c0:	ldur	w0, [x29, #-4]
  40f1c4:	ldp	x29, x30, [sp, #64]
  40f1c8:	add	sp, sp, #0x50
  40f1cc:	ret
  40f1d0:	sub	sp, sp, #0x30
  40f1d4:	stp	x29, x30, [sp, #32]
  40f1d8:	add	x29, sp, #0x20
  40f1dc:	mov	w8, wzr
  40f1e0:	stur	x0, [x29, #-8]
  40f1e4:	str	x1, [sp, #16]
  40f1e8:	ldr	x9, [sp, #16]
  40f1ec:	add	x0, x9, #0x28
  40f1f0:	str	w8, [sp, #12]
  40f1f4:	bl	40b5b8 <error@@Base+0x97fc>
  40f1f8:	ldr	w0, [sp, #12]
  40f1fc:	ldp	x29, x30, [sp, #32]
  40f200:	add	sp, sp, #0x30
  40f204:	ret
  40f208:	sub	sp, sp, #0xb0
  40f20c:	stp	x29, x30, [sp, #160]
  40f210:	add	x29, sp, #0xa0
  40f214:	stur	x0, [x29, #-16]
  40f218:	stur	x1, [x29, #-24]
  40f21c:	stur	x2, [x29, #-32]
  40f220:	stur	x3, [x29, #-40]
  40f224:	stur	x4, [x29, #-48]
  40f228:	stur	x5, [x29, #-56]
  40f22c:	ldur	x8, [x29, #-24]
  40f230:	ldr	x8, [x8]
  40f234:	stur	x8, [x29, #-64]
  40f238:	ldur	x8, [x29, #-32]
  40f23c:	ldr	w9, [x8, #8]
  40f240:	and	w9, w9, #0xff
  40f244:	subs	w9, w9, #0x1
  40f248:	mov	w8, w9
  40f24c:	ubfx	x8, x8, #0, #32
  40f250:	cmp	x8, #0x23
  40f254:	str	x8, [sp, #48]
  40f258:	b.hi	40fa40 <error@@Base+0xdc84>  // b.pmore
  40f25c:	adrp	x8, 422000 <error@@Base+0x20244>
  40f260:	add	x8, x8, #0x618
  40f264:	ldr	x11, [sp, #48]
  40f268:	ldrsw	x10, [x8, x11, lsl #2]
  40f26c:	add	x9, x8, x10
  40f270:	br	x9
  40f274:	ldur	x0, [x29, #-64]
  40f278:	ldur	x3, [x29, #-32]
  40f27c:	mov	x8, xzr
  40f280:	mov	x1, x8
  40f284:	mov	x2, x8
  40f288:	bl	40fbe8 <error@@Base+0xde2c>
  40f28c:	stur	x0, [x29, #-72]
  40f290:	ldur	x8, [x29, #-72]
  40f294:	cmp	x8, #0x0
  40f298:	cset	w9, eq  // eq = none
  40f29c:	and	w9, w9, #0x1
  40f2a0:	mov	w0, w9
  40f2a4:	sxtw	x8, w0
  40f2a8:	cbz	x8, 40f2c4 <error@@Base+0xd508>
  40f2ac:	ldur	x8, [x29, #-56]
  40f2b0:	mov	w9, #0xc                   	// #12
  40f2b4:	str	w9, [x8]
  40f2b8:	mov	x8, xzr
  40f2bc:	stur	x8, [x29, #-8]
  40f2c0:	b	40fbd8 <error@@Base+0xde1c>
  40f2c4:	ldur	x8, [x29, #-64]
  40f2c8:	ldr	w9, [x8, #180]
  40f2cc:	cmp	w9, #0x1
  40f2d0:	b.le	40f3e4 <error@@Base+0xd628>
  40f2d4:	ldur	x8, [x29, #-16]
  40f2d8:	ldr	x8, [x8, #104]
  40f2dc:	ldur	x9, [x29, #-16]
  40f2e0:	ldr	x9, [x9, #72]
  40f2e4:	mov	w10, #0x0                   	// #0
  40f2e8:	cmp	x8, x9
  40f2ec:	str	w10, [sp, #44]
  40f2f0:	b.le	40f344 <error@@Base+0xd588>
  40f2f4:	ldur	x8, [x29, #-16]
  40f2f8:	ldr	x8, [x8, #72]
  40f2fc:	ldur	x9, [x29, #-16]
  40f300:	ldr	x9, [x9, #48]
  40f304:	mov	w10, #0x1                   	// #1
  40f308:	cmp	x8, x9
  40f30c:	str	w10, [sp, #40]
  40f310:	b.eq	40f338 <error@@Base+0xd57c>  // b.none
  40f314:	ldur	x8, [x29, #-16]
  40f318:	ldr	x8, [x8, #16]
  40f31c:	ldur	x9, [x29, #-16]
  40f320:	ldr	x9, [x9, #72]
  40f324:	ldr	w10, [x8, x9, lsl #2]
  40f328:	mov	w11, #0xffffffff            	// #-1
  40f32c:	cmp	w10, w11
  40f330:	cset	w10, ne  // ne = any
  40f334:	str	w10, [sp, #40]
  40f338:	ldr	w8, [sp, #40]
  40f33c:	eor	w8, w8, #0x1
  40f340:	str	w8, [sp, #44]
  40f344:	ldr	w8, [sp, #44]
  40f348:	tbnz	w8, #0, 40f350 <error@@Base+0xd594>
  40f34c:	b	40f3e4 <error@@Base+0xd628>
  40f350:	ldur	x0, [x29, #-32]
  40f354:	ldur	x1, [x29, #-16]
  40f358:	ldur	x2, [x29, #-40]
  40f35c:	bl	40df7c <error@@Base+0xc1c0>
  40f360:	ldur	x0, [x29, #-64]
  40f364:	ldur	x3, [x29, #-32]
  40f368:	mov	x8, xzr
  40f36c:	mov	x1, x8
  40f370:	mov	x2, x8
  40f374:	bl	40fbe8 <error@@Base+0xde2c>
  40f378:	str	x0, [sp, #80]
  40f37c:	ldur	x0, [x29, #-64]
  40f380:	ldur	x1, [x29, #-72]
  40f384:	ldr	x2, [sp, #80]
  40f388:	mov	w3, #0x10                  	// #16
  40f38c:	bl	40e1f8 <error@@Base+0xc43c>
  40f390:	stur	x0, [x29, #-72]
  40f394:	ldr	x8, [sp, #80]
  40f398:	mov	w9, #0x1                   	// #1
  40f39c:	str	w9, [sp, #36]
  40f3a0:	cbz	x8, 40f3b4 <error@@Base+0xd5f8>
  40f3a4:	ldur	x8, [x29, #-72]
  40f3a8:	cmp	x8, #0x0
  40f3ac:	cset	w9, eq  // eq = none
  40f3b0:	str	w9, [sp, #36]
  40f3b4:	ldr	w8, [sp, #36]
  40f3b8:	and	w8, w8, #0x1
  40f3bc:	mov	w0, w8
  40f3c0:	sxtw	x9, w0
  40f3c4:	cbz	x9, 40f3e0 <error@@Base+0xd624>
  40f3c8:	ldur	x8, [x29, #-56]
  40f3cc:	mov	w9, #0xc                   	// #12
  40f3d0:	str	w9, [x8]
  40f3d4:	mov	x8, xzr
  40f3d8:	stur	x8, [x29, #-8]
  40f3dc:	b	40fbd8 <error@@Base+0xde1c>
  40f3e0:	b	40f2d4 <error@@Base+0xd518>
  40f3e4:	b	40fa4c <error@@Base+0xdc90>
  40f3e8:	ldur	x0, [x29, #-16]
  40f3ec:	ldur	x1, [x29, #-24]
  40f3f0:	ldur	x2, [x29, #-32]
  40f3f4:	ldur	x3, [x29, #-40]
  40f3f8:	ldur	x8, [x29, #-48]
  40f3fc:	add	x4, x8, #0x1
  40f400:	ldur	x5, [x29, #-56]
  40f404:	bl	40fd48 <error@@Base+0xdf8c>
  40f408:	stur	x0, [x29, #-72]
  40f40c:	ldur	x8, [x29, #-56]
  40f410:	ldr	w9, [x8]
  40f414:	mov	w10, #0x0                   	// #0
  40f418:	str	w10, [sp, #32]
  40f41c:	cbz	w9, 40f430 <error@@Base+0xd674>
  40f420:	ldur	x8, [x29, #-72]
  40f424:	cmp	x8, #0x0
  40f428:	cset	w9, eq  // eq = none
  40f42c:	str	w9, [sp, #32]
  40f430:	ldr	w8, [sp, #32]
  40f434:	and	w8, w8, #0x1
  40f438:	mov	w0, w8
  40f43c:	sxtw	x9, w0
  40f440:	cbz	x9, 40f450 <error@@Base+0xd694>
  40f444:	mov	x8, xzr
  40f448:	stur	x8, [x29, #-8]
  40f44c:	b	40fbd8 <error@@Base+0xde1c>
  40f450:	b	40fa4c <error@@Base+0xdc90>
  40f454:	ldur	x0, [x29, #-16]
  40f458:	ldur	x1, [x29, #-64]
  40f45c:	ldur	x2, [x29, #-32]
  40f460:	ldur	x3, [x29, #-40]
  40f464:	ldur	x4, [x29, #-56]
  40f468:	bl	40ff1c <error@@Base+0xe160>
  40f46c:	stur	x0, [x29, #-72]
  40f470:	ldur	x8, [x29, #-56]
  40f474:	ldr	w9, [x8]
  40f478:	mov	w10, #0x0                   	// #0
  40f47c:	str	w10, [sp, #28]
  40f480:	cbz	w9, 40f494 <error@@Base+0xd6d8>
  40f484:	ldur	x8, [x29, #-72]
  40f488:	cmp	x8, #0x0
  40f48c:	cset	w9, eq  // eq = none
  40f490:	str	w9, [sp, #28]
  40f494:	ldr	w8, [sp, #28]
  40f498:	and	w8, w8, #0x1
  40f49c:	mov	w0, w8
  40f4a0:	sxtw	x9, w0
  40f4a4:	cbz	x9, 40f4b4 <error@@Base+0xd6f8>
  40f4a8:	mov	x8, xzr
  40f4ac:	stur	x8, [x29, #-8]
  40f4b0:	b	40fbd8 <error@@Base+0xde1c>
  40f4b4:	b	40fa4c <error@@Base+0xdc90>
  40f4b8:	ldur	x8, [x29, #-64]
  40f4bc:	ldr	x8, [x8, #168]
  40f4c0:	ldur	x9, [x29, #-32]
  40f4c4:	ldr	x9, [x9]
  40f4c8:	mov	w10, #0x1                   	// #1
  40f4cc:	lsl	w9, w10, w9
  40f4d0:	mov	w0, w9
  40f4d4:	sxtw	x11, w0
  40f4d8:	and	x8, x8, x11
  40f4dc:	cbnz	x8, 40f4f8 <error@@Base+0xd73c>
  40f4e0:	ldur	x8, [x29, #-56]
  40f4e4:	mov	w9, #0x6                   	// #6
  40f4e8:	str	w9, [x8]
  40f4ec:	mov	x8, xzr
  40f4f0:	stur	x8, [x29, #-8]
  40f4f4:	b	40fbd8 <error@@Base+0xde1c>
  40f4f8:	ldur	x8, [x29, #-32]
  40f4fc:	ldr	x8, [x8]
  40f500:	mov	w9, #0x1                   	// #1
  40f504:	lsl	w8, w9, w8
  40f508:	mov	w0, w8
  40f50c:	sxtw	x10, w0
  40f510:	ldur	x11, [x29, #-64]
  40f514:	ldr	x12, [x11, #160]
  40f518:	orr	x10, x12, x10
  40f51c:	str	x10, [x11, #160]
  40f520:	ldur	x0, [x29, #-64]
  40f524:	ldur	x3, [x29, #-32]
  40f528:	mov	x10, xzr
  40f52c:	mov	x1, x10
  40f530:	mov	x2, x10
  40f534:	bl	40fbe8 <error@@Base+0xde2c>
  40f538:	stur	x0, [x29, #-72]
  40f53c:	ldur	x10, [x29, #-72]
  40f540:	cmp	x10, #0x0
  40f544:	cset	w8, eq  // eq = none
  40f548:	and	w8, w8, #0x1
  40f54c:	mov	w0, w8
  40f550:	sxtw	x10, w0
  40f554:	cbz	x10, 40f570 <error@@Base+0xd7b4>
  40f558:	ldur	x8, [x29, #-56]
  40f55c:	mov	w9, #0xc                   	// #12
  40f560:	str	w9, [x8]
  40f564:	mov	x8, xzr
  40f568:	stur	x8, [x29, #-8]
  40f56c:	b	40fbd8 <error@@Base+0xde1c>
  40f570:	ldur	x8, [x29, #-64]
  40f574:	ldr	x9, [x8, #152]
  40f578:	add	x9, x9, #0x1
  40f57c:	str	x9, [x8, #152]
  40f580:	ldur	x8, [x29, #-64]
  40f584:	ldrb	w10, [x8, #176]
  40f588:	and	w10, w10, #0xfffffffd
  40f58c:	orr	w10, w10, #0x2
  40f590:	strb	w10, [x8, #176]
  40f594:	b	40fa4c <error@@Base+0xdc90>
  40f598:	ldur	x8, [x29, #-40]
  40f59c:	and	x8, x8, #0x1000000
  40f5a0:	cbz	x8, 40f5bc <error@@Base+0xd800>
  40f5a4:	ldur	x8, [x29, #-56]
  40f5a8:	mov	w9, #0xd                   	// #13
  40f5ac:	str	w9, [x8]
  40f5b0:	mov	x8, xzr
  40f5b4:	stur	x8, [x29, #-8]
  40f5b8:	b	40fbd8 <error@@Base+0xde1c>
  40f5bc:	ldur	x8, [x29, #-40]
  40f5c0:	and	x8, x8, #0x20
  40f5c4:	cbz	x8, 40f5e0 <error@@Base+0xd824>
  40f5c8:	ldur	x8, [x29, #-56]
  40f5cc:	mov	w9, #0xd                   	// #13
  40f5d0:	str	w9, [x8]
  40f5d4:	mov	x8, xzr
  40f5d8:	stur	x8, [x29, #-8]
  40f5dc:	b	40fbd8 <error@@Base+0xde1c>
  40f5e0:	ldur	x8, [x29, #-40]
  40f5e4:	and	x8, x8, #0x10
  40f5e8:	cbz	x8, 40f620 <error@@Base+0xd864>
  40f5ec:	ldur	x0, [x29, #-32]
  40f5f0:	ldur	x1, [x29, #-16]
  40f5f4:	ldur	x2, [x29, #-40]
  40f5f8:	bl	40df7c <error@@Base+0xc1c0>
  40f5fc:	ldur	x0, [x29, #-16]
  40f600:	ldur	x1, [x29, #-24]
  40f604:	ldur	x2, [x29, #-32]
  40f608:	ldur	x3, [x29, #-40]
  40f60c:	ldur	x4, [x29, #-48]
  40f610:	ldur	x5, [x29, #-56]
  40f614:	bl	40f208 <error@@Base+0xd44c>
  40f618:	stur	x0, [x29, #-8]
  40f61c:	b	40fbd8 <error@@Base+0xde1c>
  40f620:	ldur	x8, [x29, #-32]
  40f624:	ldr	w9, [x8, #8]
  40f628:	and	w9, w9, #0xff
  40f62c:	cmp	w9, #0x9
  40f630:	b.ne	40f658 <error@@Base+0xd89c>  // b.any
  40f634:	ldur	x8, [x29, #-40]
  40f638:	and	x8, x8, #0x20000
  40f63c:	cbnz	x8, 40f658 <error@@Base+0xd89c>
  40f640:	ldur	x8, [x29, #-56]
  40f644:	mov	w9, #0x10                  	// #16
  40f648:	str	w9, [x8]
  40f64c:	mov	x8, xzr
  40f650:	stur	x8, [x29, #-8]
  40f654:	b	40fbd8 <error@@Base+0xde1c>
  40f658:	ldur	x8, [x29, #-32]
  40f65c:	ldr	w9, [x8, #8]
  40f660:	and	w9, w9, #0xffffff00
  40f664:	orr	w9, w9, #0x1
  40f668:	str	w9, [x8, #8]
  40f66c:	ldur	x0, [x29, #-64]
  40f670:	ldur	x3, [x29, #-32]
  40f674:	mov	x8, xzr
  40f678:	mov	x1, x8
  40f67c:	mov	x2, x8
  40f680:	bl	40fbe8 <error@@Base+0xde2c>
  40f684:	stur	x0, [x29, #-72]
  40f688:	ldur	x8, [x29, #-72]
  40f68c:	cmp	x8, #0x0
  40f690:	cset	w9, eq  // eq = none
  40f694:	and	w9, w9, #0x1
  40f698:	mov	w0, w9
  40f69c:	sxtw	x8, w0
  40f6a0:	cbz	x8, 40f6bc <error@@Base+0xd900>
  40f6a4:	ldur	x8, [x29, #-56]
  40f6a8:	mov	w9, #0xc                   	// #12
  40f6ac:	str	w9, [x8]
  40f6b0:	mov	x8, xzr
  40f6b4:	stur	x8, [x29, #-8]
  40f6b8:	b	40fbd8 <error@@Base+0xde1c>
  40f6bc:	b	40fa4c <error@@Base+0xdc90>
  40f6c0:	ldur	x8, [x29, #-32]
  40f6c4:	ldr	w9, [x8]
  40f6c8:	mov	w10, #0x30f                 	// #783
  40f6cc:	and	w9, w9, w10
  40f6d0:	cbz	w9, 40f6f8 <error@@Base+0xd93c>
  40f6d4:	ldur	x8, [x29, #-64]
  40f6d8:	ldrb	w9, [x8, #176]
  40f6dc:	mov	w10, #0x4                   	// #4
  40f6e0:	lsr	w9, w9, w10
  40f6e4:	and	w9, w9, #0x1
  40f6e8:	and	w9, w9, #0xff
  40f6ec:	cbnz	w9, 40f6f8 <error@@Base+0xd93c>
  40f6f0:	ldur	x0, [x29, #-64]
  40f6f4:	bl	4109b4 <error@@Base+0xebf8>
  40f6f8:	ldur	x8, [x29, #-32]
  40f6fc:	ldr	w9, [x8]
  40f700:	cmp	w9, #0x100
  40f704:	b.eq	40f718 <error@@Base+0xd95c>  // b.none
  40f708:	ldur	x8, [x29, #-32]
  40f70c:	ldr	w9, [x8]
  40f710:	cmp	w9, #0x200
  40f714:	b.ne	40f828 <error@@Base+0xda6c>  // b.any
  40f718:	ldur	x8, [x29, #-32]
  40f71c:	ldr	w9, [x8]
  40f720:	cmp	w9, #0x100
  40f724:	b.ne	40f760 <error@@Base+0xd9a4>  // b.any
  40f728:	ldur	x8, [x29, #-32]
  40f72c:	mov	w9, #0x6                   	// #6
  40f730:	str	w9, [x8]
  40f734:	ldur	x0, [x29, #-64]
  40f738:	ldur	x3, [x29, #-32]
  40f73c:	mov	x8, xzr
  40f740:	mov	x1, x8
  40f744:	mov	x2, x8
  40f748:	bl	40fbe8 <error@@Base+0xde2c>
  40f74c:	str	x0, [sp, #72]
  40f750:	ldur	x8, [x29, #-32]
  40f754:	mov	w9, #0x9                   	// #9
  40f758:	str	w9, [x8]
  40f75c:	b	40f794 <error@@Base+0xd9d8>
  40f760:	ldur	x8, [x29, #-32]
  40f764:	mov	w9, #0x5                   	// #5
  40f768:	str	w9, [x8]
  40f76c:	ldur	x0, [x29, #-64]
  40f770:	ldur	x3, [x29, #-32]
  40f774:	mov	x8, xzr
  40f778:	mov	x1, x8
  40f77c:	mov	x2, x8
  40f780:	bl	40fbe8 <error@@Base+0xde2c>
  40f784:	str	x0, [sp, #72]
  40f788:	ldur	x8, [x29, #-32]
  40f78c:	mov	w9, #0xa                   	// #10
  40f790:	str	w9, [x8]
  40f794:	ldur	x0, [x29, #-64]
  40f798:	ldur	x3, [x29, #-32]
  40f79c:	mov	x8, xzr
  40f7a0:	mov	x1, x8
  40f7a4:	mov	x2, x8
  40f7a8:	bl	40fbe8 <error@@Base+0xde2c>
  40f7ac:	str	x0, [sp, #64]
  40f7b0:	ldur	x0, [x29, #-64]
  40f7b4:	ldr	x1, [sp, #72]
  40f7b8:	ldr	x2, [sp, #64]
  40f7bc:	mov	w3, #0xa                   	// #10
  40f7c0:	bl	40e1f8 <error@@Base+0xc43c>
  40f7c4:	stur	x0, [x29, #-72]
  40f7c8:	ldr	x8, [sp, #72]
  40f7cc:	mov	w9, #0x1                   	// #1
  40f7d0:	str	w9, [sp, #24]
  40f7d4:	cbz	x8, 40f7f8 <error@@Base+0xda3c>
  40f7d8:	ldr	x8, [sp, #64]
  40f7dc:	mov	w9, #0x1                   	// #1
  40f7e0:	str	w9, [sp, #24]
  40f7e4:	cbz	x8, 40f7f8 <error@@Base+0xda3c>
  40f7e8:	ldur	x8, [x29, #-72]
  40f7ec:	cmp	x8, #0x0
  40f7f0:	cset	w9, eq  // eq = none
  40f7f4:	str	w9, [sp, #24]
  40f7f8:	ldr	w8, [sp, #24]
  40f7fc:	and	w8, w8, #0x1
  40f800:	mov	w0, w8
  40f804:	sxtw	x9, w0
  40f808:	cbz	x9, 40f824 <error@@Base+0xda68>
  40f80c:	ldur	x8, [x29, #-56]
  40f810:	mov	w9, #0xc                   	// #12
  40f814:	str	w9, [x8]
  40f818:	mov	x8, xzr
  40f81c:	stur	x8, [x29, #-8]
  40f820:	b	40fbd8 <error@@Base+0xde1c>
  40f824:	b	40f878 <error@@Base+0xdabc>
  40f828:	ldur	x0, [x29, #-64]
  40f82c:	ldur	x3, [x29, #-32]
  40f830:	mov	x8, xzr
  40f834:	mov	x1, x8
  40f838:	mov	x2, x8
  40f83c:	bl	40fbe8 <error@@Base+0xde2c>
  40f840:	stur	x0, [x29, #-72]
  40f844:	ldur	x8, [x29, #-72]
  40f848:	cmp	x8, #0x0
  40f84c:	cset	w9, eq  // eq = none
  40f850:	and	w9, w9, #0x1
  40f854:	mov	w0, w9
  40f858:	sxtw	x8, w0
  40f85c:	cbz	x8, 40f878 <error@@Base+0xdabc>
  40f860:	ldur	x8, [x29, #-56]
  40f864:	mov	w9, #0xc                   	// #12
  40f868:	str	w9, [x8]
  40f86c:	mov	x8, xzr
  40f870:	stur	x8, [x29, #-8]
  40f874:	b	40fbd8 <error@@Base+0xde1c>
  40f878:	ldur	x0, [x29, #-32]
  40f87c:	ldur	x1, [x29, #-16]
  40f880:	ldur	x2, [x29, #-40]
  40f884:	bl	40df7c <error@@Base+0xc1c0>
  40f888:	ldur	x8, [x29, #-72]
  40f88c:	stur	x8, [x29, #-8]
  40f890:	b	40fbd8 <error@@Base+0xde1c>
  40f894:	ldur	x0, [x29, #-64]
  40f898:	ldur	x3, [x29, #-32]
  40f89c:	mov	x8, xzr
  40f8a0:	mov	x1, x8
  40f8a4:	mov	x2, x8
  40f8a8:	bl	40fbe8 <error@@Base+0xde2c>
  40f8ac:	stur	x0, [x29, #-72]
  40f8b0:	ldur	x8, [x29, #-72]
  40f8b4:	cmp	x8, #0x0
  40f8b8:	cset	w9, eq  // eq = none
  40f8bc:	and	w9, w9, #0x1
  40f8c0:	mov	w0, w9
  40f8c4:	sxtw	x8, w0
  40f8c8:	cbz	x8, 40f8e4 <error@@Base+0xdb28>
  40f8cc:	ldur	x8, [x29, #-56]
  40f8d0:	mov	w9, #0xc                   	// #12
  40f8d4:	str	w9, [x8]
  40f8d8:	mov	x8, xzr
  40f8dc:	stur	x8, [x29, #-8]
  40f8e0:	b	40fbd8 <error@@Base+0xde1c>
  40f8e4:	ldur	x8, [x29, #-64]
  40f8e8:	ldr	w9, [x8, #180]
  40f8ec:	cmp	w9, #0x1
  40f8f0:	b.le	40f908 <error@@Base+0xdb4c>
  40f8f4:	ldur	x8, [x29, #-64]
  40f8f8:	ldrb	w9, [x8, #176]
  40f8fc:	and	w9, w9, #0xfffffffd
  40f900:	orr	w9, w9, #0x2
  40f904:	strb	w9, [x8, #176]
  40f908:	b	40fa4c <error@@Base+0xdc90>
  40f90c:	ldur	x0, [x29, #-64]
  40f910:	ldur	x8, [x29, #-16]
  40f914:	ldr	x1, [x8, #120]
  40f918:	ldur	x8, [x29, #-32]
  40f91c:	ldr	w9, [x8, #8]
  40f920:	and	w9, w9, #0xff
  40f924:	cmp	w9, #0x21
  40f928:	cset	w9, eq  // eq = none
  40f92c:	ldur	x5, [x29, #-56]
  40f930:	adrp	x2, 422000 <error@@Base+0x20244>
  40f934:	add	x2, x2, #0x95a
  40f938:	adrp	x3, 422000 <error@@Base+0x20244>
  40f93c:	add	x3, x3, #0x960
  40f940:	and	w4, w9, #0x1
  40f944:	bl	410b84 <error@@Base+0xedc8>
  40f948:	stur	x0, [x29, #-72]
  40f94c:	ldur	x8, [x29, #-56]
  40f950:	ldr	w9, [x8]
  40f954:	mov	w10, #0x0                   	// #0
  40f958:	str	w10, [sp, #20]
  40f95c:	cbz	w9, 40f970 <error@@Base+0xdbb4>
  40f960:	ldur	x8, [x29, #-72]
  40f964:	cmp	x8, #0x0
  40f968:	cset	w9, eq  // eq = none
  40f96c:	str	w9, [sp, #20]
  40f970:	ldr	w8, [sp, #20]
  40f974:	and	w8, w8, #0x1
  40f978:	mov	w0, w8
  40f97c:	sxtw	x9, w0
  40f980:	cbz	x9, 40f990 <error@@Base+0xdbd4>
  40f984:	mov	x8, xzr
  40f988:	stur	x8, [x29, #-8]
  40f98c:	b	40fbd8 <error@@Base+0xde1c>
  40f990:	b	40fa4c <error@@Base+0xdc90>
  40f994:	ldur	x0, [x29, #-64]
  40f998:	ldur	x8, [x29, #-16]
  40f99c:	ldr	x1, [x8, #120]
  40f9a0:	ldur	x8, [x29, #-32]
  40f9a4:	ldr	w9, [x8, #8]
  40f9a8:	and	w9, w9, #0xff
  40f9ac:	cmp	w9, #0x23
  40f9b0:	cset	w9, eq  // eq = none
  40f9b4:	ldur	x5, [x29, #-56]
  40f9b8:	adrp	x2, 422000 <error@@Base+0x20244>
  40f9bc:	add	x2, x2, #0x962
  40f9c0:	adrp	x3, 421000 <error@@Base+0x1f244>
  40f9c4:	add	x3, x3, #0xc5c
  40f9c8:	and	w4, w9, #0x1
  40f9cc:	bl	410b84 <error@@Base+0xedc8>
  40f9d0:	stur	x0, [x29, #-72]
  40f9d4:	ldur	x8, [x29, #-56]
  40f9d8:	ldr	w9, [x8]
  40f9dc:	mov	w10, #0x0                   	// #0
  40f9e0:	str	w10, [sp, #16]
  40f9e4:	cbz	w9, 40f9f8 <error@@Base+0xdc3c>
  40f9e8:	ldur	x8, [x29, #-72]
  40f9ec:	cmp	x8, #0x0
  40f9f0:	cset	w9, eq  // eq = none
  40f9f4:	str	w9, [sp, #16]
  40f9f8:	ldr	w8, [sp, #16]
  40f9fc:	and	w8, w8, #0x1
  40fa00:	mov	w0, w8
  40fa04:	sxtw	x9, w0
  40fa08:	cbz	x9, 40fa18 <error@@Base+0xdc5c>
  40fa0c:	mov	x8, xzr
  40fa10:	stur	x8, [x29, #-8]
  40fa14:	b	40fbd8 <error@@Base+0xde1c>
  40fa18:	b	40fa4c <error@@Base+0xdc90>
  40fa1c:	mov	x8, xzr
  40fa20:	stur	x8, [x29, #-8]
  40fa24:	b	40fbd8 <error@@Base+0xde1c>
  40fa28:	ldur	x8, [x29, #-56]
  40fa2c:	mov	w9, #0x5                   	// #5
  40fa30:	str	w9, [x8]
  40fa34:	mov	x8, xzr
  40fa38:	stur	x8, [x29, #-8]
  40fa3c:	b	40fbd8 <error@@Base+0xde1c>
  40fa40:	mov	x8, xzr
  40fa44:	stur	x8, [x29, #-8]
  40fa48:	b	40fbd8 <error@@Base+0xde1c>
  40fa4c:	ldur	x0, [x29, #-32]
  40fa50:	ldur	x1, [x29, #-16]
  40fa54:	ldur	x2, [x29, #-40]
  40fa58:	bl	40df7c <error@@Base+0xc1c0>
  40fa5c:	ldur	x8, [x29, #-32]
  40fa60:	ldr	w9, [x8, #8]
  40fa64:	and	w9, w9, #0xff
  40fa68:	mov	w10, #0x1                   	// #1
  40fa6c:	cmp	w9, #0xb
  40fa70:	str	w10, [sp, #12]
  40fa74:	b.eq	40fac8 <error@@Base+0xdd0c>  // b.none
  40fa78:	ldur	x8, [x29, #-32]
  40fa7c:	ldr	w9, [x8, #8]
  40fa80:	and	w9, w9, #0xff
  40fa84:	mov	w10, #0x1                   	// #1
  40fa88:	cmp	w9, #0x12
  40fa8c:	str	w10, [sp, #12]
  40fa90:	b.eq	40fac8 <error@@Base+0xdd0c>  // b.none
  40fa94:	ldur	x8, [x29, #-32]
  40fa98:	ldr	w9, [x8, #8]
  40fa9c:	and	w9, w9, #0xff
  40faa0:	mov	w10, #0x1                   	// #1
  40faa4:	cmp	w9, #0x13
  40faa8:	str	w10, [sp, #12]
  40faac:	b.eq	40fac8 <error@@Base+0xdd0c>  // b.none
  40fab0:	ldur	x8, [x29, #-32]
  40fab4:	ldr	w9, [x8, #8]
  40fab8:	and	w9, w9, #0xff
  40fabc:	cmp	w9, #0x17
  40fac0:	cset	w9, eq  // eq = none
  40fac4:	str	w9, [sp, #12]
  40fac8:	ldr	w8, [sp, #12]
  40facc:	tbnz	w8, #0, 40fad4 <error@@Base+0xdd18>
  40fad0:	b	40fbd0 <error@@Base+0xde14>
  40fad4:	ldur	x0, [x29, #-72]
  40fad8:	ldur	x1, [x29, #-16]
  40fadc:	ldur	x2, [x29, #-64]
  40fae0:	ldur	x3, [x29, #-32]
  40fae4:	ldur	x4, [x29, #-40]
  40fae8:	ldur	x5, [x29, #-56]
  40faec:	bl	410e90 <error@@Base+0xf0d4>
  40faf0:	str	x0, [sp, #56]
  40faf4:	ldur	x8, [x29, #-56]
  40faf8:	ldr	w9, [x8]
  40fafc:	mov	w10, #0x0                   	// #0
  40fb00:	str	w10, [sp, #8]
  40fb04:	cbz	w9, 40fb18 <error@@Base+0xdd5c>
  40fb08:	ldr	x8, [sp, #56]
  40fb0c:	cmp	x8, #0x0
  40fb10:	cset	w9, eq  // eq = none
  40fb14:	str	w9, [sp, #8]
  40fb18:	ldr	w8, [sp, #8]
  40fb1c:	and	w8, w8, #0x1
  40fb20:	mov	w0, w8
  40fb24:	sxtw	x9, w0
  40fb28:	cbz	x9, 40fb58 <error@@Base+0xdd9c>
  40fb2c:	ldur	x8, [x29, #-72]
  40fb30:	cbz	x8, 40fb4c <error@@Base+0xdd90>
  40fb34:	ldur	x0, [x29, #-72]
  40fb38:	adrp	x1, 40f000 <error@@Base+0xd244>
  40fb3c:	add	x1, x1, #0x1d0
  40fb40:	mov	x8, xzr
  40fb44:	mov	x2, x8
  40fb48:	bl	40f094 <error@@Base+0xd2d8>
  40fb4c:	mov	x8, xzr
  40fb50:	stur	x8, [x29, #-8]
  40fb54:	b	40fbd8 <error@@Base+0xde1c>
  40fb58:	ldr	x8, [sp, #56]
  40fb5c:	stur	x8, [x29, #-72]
  40fb60:	ldur	x8, [x29, #-40]
  40fb64:	and	x8, x8, #0x1000000
  40fb68:	cbz	x8, 40fbcc <error@@Base+0xde10>
  40fb6c:	ldur	x8, [x29, #-32]
  40fb70:	ldr	w9, [x8, #8]
  40fb74:	and	w9, w9, #0xff
  40fb78:	cmp	w9, #0xb
  40fb7c:	b.eq	40fb94 <error@@Base+0xddd8>  // b.none
  40fb80:	ldur	x8, [x29, #-32]
  40fb84:	ldr	w9, [x8, #8]
  40fb88:	and	w9, w9, #0xff
  40fb8c:	cmp	w9, #0x17
  40fb90:	b.ne	40fbcc <error@@Base+0xde10>  // b.any
  40fb94:	ldur	x8, [x29, #-72]
  40fb98:	cbz	x8, 40fbb4 <error@@Base+0xddf8>
  40fb9c:	ldur	x0, [x29, #-72]
  40fba0:	adrp	x1, 40f000 <error@@Base+0xd244>
  40fba4:	add	x1, x1, #0x1d0
  40fba8:	mov	x8, xzr
  40fbac:	mov	x2, x8
  40fbb0:	bl	40f094 <error@@Base+0xd2d8>
  40fbb4:	ldur	x8, [x29, #-56]
  40fbb8:	mov	w9, #0xd                   	// #13
  40fbbc:	str	w9, [x8]
  40fbc0:	mov	x8, xzr
  40fbc4:	stur	x8, [x29, #-8]
  40fbc8:	b	40fbd8 <error@@Base+0xde1c>
  40fbcc:	b	40fa5c <error@@Base+0xdca0>
  40fbd0:	ldur	x8, [x29, #-72]
  40fbd4:	stur	x8, [x29, #-8]
  40fbd8:	ldur	x0, [x29, #-8]
  40fbdc:	ldp	x29, x30, [sp, #160]
  40fbe0:	add	sp, sp, #0xb0
  40fbe4:	ret
  40fbe8:	sub	sp, sp, #0x50
  40fbec:	stp	x29, x30, [sp, #64]
  40fbf0:	add	x29, sp, #0x40
  40fbf4:	stur	x0, [x29, #-16]
  40fbf8:	stur	x1, [x29, #-24]
  40fbfc:	str	x2, [sp, #32]
  40fc00:	str	x3, [sp, #24]
  40fc04:	ldur	x8, [x29, #-16]
  40fc08:	ldrsw	x8, [x8, #128]
  40fc0c:	cmp	x8, #0xf
  40fc10:	cset	w9, eq  // eq = none
  40fc14:	and	w9, w9, #0x1
  40fc18:	mov	w0, w9
  40fc1c:	sxtw	x8, w0
  40fc20:	cbz	x8, 40fc68 <error@@Base+0xdeac>
  40fc24:	mov	x0, #0x3c8                 	// #968
  40fc28:	bl	401890 <malloc@plt>
  40fc2c:	str	x0, [sp, #8]
  40fc30:	ldr	x8, [sp, #8]
  40fc34:	cbnz	x8, 40fc44 <error@@Base+0xde88>
  40fc38:	mov	x8, xzr
  40fc3c:	stur	x8, [x29, #-8]
  40fc40:	b	40fd38 <error@@Base+0xdf7c>
  40fc44:	ldur	x8, [x29, #-16]
  40fc48:	ldr	x8, [x8, #112]
  40fc4c:	ldr	x9, [sp, #8]
  40fc50:	str	x8, [x9]
  40fc54:	ldr	x8, [sp, #8]
  40fc58:	ldur	x9, [x29, #-16]
  40fc5c:	str	x8, [x9, #112]
  40fc60:	ldur	x8, [x29, #-16]
  40fc64:	str	wzr, [x8, #128]
  40fc68:	ldur	x8, [x29, #-16]
  40fc6c:	ldr	x8, [x8, #112]
  40fc70:	add	x8, x8, #0x8
  40fc74:	ldur	x9, [x29, #-16]
  40fc78:	ldrsw	x10, [x9, #128]
  40fc7c:	mov	w11, w10
  40fc80:	add	w11, w11, #0x1
  40fc84:	str	w11, [x9, #128]
  40fc88:	mov	x9, #0x40                  	// #64
  40fc8c:	mul	x9, x9, x10
  40fc90:	add	x8, x8, x9
  40fc94:	str	x8, [sp, #16]
  40fc98:	ldr	x8, [sp, #16]
  40fc9c:	mov	x9, xzr
  40fca0:	str	x9, [x8]
  40fca4:	ldur	x8, [x29, #-24]
  40fca8:	ldr	x10, [sp, #16]
  40fcac:	str	x8, [x10, #8]
  40fcb0:	ldr	x8, [sp, #32]
  40fcb4:	ldr	x10, [sp, #16]
  40fcb8:	str	x8, [x10, #16]
  40fcbc:	ldr	x8, [sp, #16]
  40fcc0:	ldr	x10, [sp, #24]
  40fcc4:	ldr	q0, [x10]
  40fcc8:	stur	q0, [x8, #40]
  40fccc:	ldr	x8, [sp, #16]
  40fcd0:	ldr	w11, [x8, #48]
  40fcd4:	and	w11, w11, #0xfffbffff
  40fcd8:	str	w11, [x8, #48]
  40fcdc:	ldr	x8, [sp, #16]
  40fce0:	ldr	w11, [x8, #48]
  40fce4:	and	w11, w11, #0xfff7ffff
  40fce8:	str	w11, [x8, #48]
  40fcec:	ldr	x8, [sp, #16]
  40fcf0:	str	x9, [x8, #24]
  40fcf4:	ldr	x8, [sp, #16]
  40fcf8:	str	x9, [x8, #32]
  40fcfc:	ldr	x8, [sp, #16]
  40fd00:	mov	x9, #0xffffffffffffffff    	// #-1
  40fd04:	str	x9, [x8, #56]
  40fd08:	ldur	x8, [x29, #-24]
  40fd0c:	cbz	x8, 40fd1c <error@@Base+0xdf60>
  40fd10:	ldr	x8, [sp, #16]
  40fd14:	ldur	x9, [x29, #-24]
  40fd18:	str	x8, [x9]
  40fd1c:	ldr	x8, [sp, #32]
  40fd20:	cbz	x8, 40fd30 <error@@Base+0xdf74>
  40fd24:	ldr	x8, [sp, #16]
  40fd28:	ldr	x9, [sp, #32]
  40fd2c:	str	x8, [x9]
  40fd30:	ldr	x8, [sp, #16]
  40fd34:	stur	x8, [x29, #-8]
  40fd38:	ldur	x0, [x29, #-8]
  40fd3c:	ldp	x29, x30, [sp, #64]
  40fd40:	add	sp, sp, #0x50
  40fd44:	ret
  40fd48:	sub	sp, sp, #0x70
  40fd4c:	stp	x29, x30, [sp, #96]
  40fd50:	add	x29, sp, #0x60
  40fd54:	stur	x0, [x29, #-16]
  40fd58:	stur	x1, [x29, #-24]
  40fd5c:	stur	x2, [x29, #-32]
  40fd60:	stur	x3, [x29, #-40]
  40fd64:	str	x4, [sp, #48]
  40fd68:	str	x5, [sp, #40]
  40fd6c:	ldur	x8, [x29, #-24]
  40fd70:	ldr	x8, [x8]
  40fd74:	str	x8, [sp, #32]
  40fd78:	ldur	x8, [x29, #-24]
  40fd7c:	ldr	x9, [x8, #48]
  40fd80:	add	x10, x9, #0x1
  40fd84:	str	x10, [x8, #48]
  40fd88:	str	x9, [sp, #16]
  40fd8c:	ldur	x0, [x29, #-32]
  40fd90:	ldur	x1, [x29, #-16]
  40fd94:	ldur	x8, [x29, #-40]
  40fd98:	orr	x2, x8, #0x800000
  40fd9c:	bl	40df7c <error@@Base+0xc1c0>
  40fda0:	ldur	x8, [x29, #-32]
  40fda4:	ldr	w11, [x8, #8]
  40fda8:	and	w11, w11, #0xff
  40fdac:	cmp	w11, #0x9
  40fdb0:	b.ne	40fdc0 <error@@Base+0xe004>  // b.any
  40fdb4:	mov	x8, xzr
  40fdb8:	str	x8, [sp, #24]
  40fdbc:	b	40fe78 <error@@Base+0xe0bc>
  40fdc0:	ldur	x0, [x29, #-16]
  40fdc4:	ldur	x1, [x29, #-24]
  40fdc8:	ldur	x2, [x29, #-32]
  40fdcc:	ldur	x3, [x29, #-40]
  40fdd0:	ldr	x4, [sp, #48]
  40fdd4:	ldr	x5, [sp, #40]
  40fdd8:	bl	40dfc0 <error@@Base+0xc204>
  40fddc:	str	x0, [sp, #24]
  40fde0:	ldr	x8, [sp, #40]
  40fde4:	ldr	w9, [x8]
  40fde8:	mov	w10, #0x0                   	// #0
  40fdec:	str	w10, [sp, #12]
  40fdf0:	cbnz	w9, 40fe0c <error@@Base+0xe050>
  40fdf4:	ldur	x8, [x29, #-32]
  40fdf8:	ldr	w9, [x8, #8]
  40fdfc:	and	w9, w9, #0xff
  40fe00:	cmp	w9, #0x9
  40fe04:	cset	w9, ne  // ne = any
  40fe08:	str	w9, [sp, #12]
  40fe0c:	ldr	w8, [sp, #12]
  40fe10:	and	w8, w8, #0x1
  40fe14:	mov	w0, w8
  40fe18:	sxtw	x9, w0
  40fe1c:	cbz	x9, 40fe4c <error@@Base+0xe090>
  40fe20:	ldr	x8, [sp, #24]
  40fe24:	cbz	x8, 40fe40 <error@@Base+0xe084>
  40fe28:	ldr	x0, [sp, #24]
  40fe2c:	adrp	x1, 40f000 <error@@Base+0xd244>
  40fe30:	add	x1, x1, #0x1d0
  40fe34:	mov	x8, xzr
  40fe38:	mov	x2, x8
  40fe3c:	bl	40f094 <error@@Base+0xd2d8>
  40fe40:	ldr	x8, [sp, #40]
  40fe44:	mov	w9, #0x8                   	// #8
  40fe48:	str	w9, [x8]
  40fe4c:	ldr	x8, [sp, #40]
  40fe50:	ldr	w9, [x8]
  40fe54:	cmp	w9, #0x0
  40fe58:	cset	w9, ne  // ne = any
  40fe5c:	and	w9, w9, #0x1
  40fe60:	mov	w0, w9
  40fe64:	sxtw	x8, w0
  40fe68:	cbz	x8, 40fe78 <error@@Base+0xe0bc>
  40fe6c:	mov	x8, xzr
  40fe70:	stur	x8, [x29, #-8]
  40fe74:	b	40ff0c <error@@Base+0xe150>
  40fe78:	ldr	x8, [sp, #16]
  40fe7c:	cmp	x8, #0x8
  40fe80:	b.hi	40fea8 <error@@Base+0xe0ec>  // b.pmore
  40fe84:	ldr	x8, [sp, #16]
  40fe88:	mov	w9, #0x1                   	// #1
  40fe8c:	lsl	w8, w9, w8
  40fe90:	mov	w0, w8
  40fe94:	sxtw	x10, w0
  40fe98:	ldr	x11, [sp, #32]
  40fe9c:	ldr	x12, [x11, #168]
  40fea0:	orr	x10, x12, x10
  40fea4:	str	x10, [x11, #168]
  40fea8:	ldr	x0, [sp, #32]
  40feac:	ldr	x1, [sp, #24]
  40feb0:	mov	x8, xzr
  40feb4:	mov	x2, x8
  40feb8:	mov	w3, #0x11                  	// #17
  40febc:	bl	40e1f8 <error@@Base+0xc43c>
  40fec0:	str	x0, [sp, #24]
  40fec4:	ldr	x8, [sp, #24]
  40fec8:	cmp	x8, #0x0
  40fecc:	cset	w9, eq  // eq = none
  40fed0:	and	w9, w9, #0x1
  40fed4:	mov	w0, w9
  40fed8:	sxtw	x8, w0
  40fedc:	cbz	x8, 40fef8 <error@@Base+0xe13c>
  40fee0:	ldr	x8, [sp, #40]
  40fee4:	mov	w9, #0xc                   	// #12
  40fee8:	str	w9, [x8]
  40feec:	mov	x8, xzr
  40fef0:	stur	x8, [x29, #-8]
  40fef4:	b	40ff0c <error@@Base+0xe150>
  40fef8:	ldr	x8, [sp, #16]
  40fefc:	ldr	x9, [sp, #24]
  40ff00:	str	x8, [x9, #40]
  40ff04:	ldr	x8, [sp, #24]
  40ff08:	stur	x8, [x29, #-8]
  40ff0c:	ldur	x0, [x29, #-8]
  40ff10:	ldp	x29, x30, [sp, #96]
  40ff14:	add	sp, sp, #0x70
  40ff18:	ret
  40ff1c:	sub	sp, sp, #0x190
  40ff20:	stp	x29, x30, [sp, #368]
  40ff24:	str	x28, [sp, #384]
  40ff28:	add	x29, sp, #0x170
  40ff2c:	sub	x8, x29, #0x88
  40ff30:	mov	w9, #0x0                   	// #0
  40ff34:	mov	w10, #0x1                   	// #1
  40ff38:	mov	x11, #0x20                  	// #32
  40ff3c:	mov	x12, #0x1                   	// #1
  40ff40:	mov	x13, #0x50                  	// #80
  40ff44:	str	x0, [x8, #120]
  40ff48:	str	x1, [x8, #112]
  40ff4c:	str	x2, [x8, #104]
  40ff50:	str	x3, [x8, #96]
  40ff54:	str	x4, [x8, #88]
  40ff58:	str	xzr, [x8, #48]
  40ff5c:	str	xzr, [x8, #40]
  40ff60:	str	xzr, [x8, #32]
  40ff64:	str	xzr, [x8, #24]
  40ff68:	str	xzr, [x8, #16]
  40ff6c:	sturb	w9, [x29, #-121]
  40ff70:	sturb	w10, [x29, #-141]
  40ff74:	mov	x0, x11
  40ff78:	mov	x1, x12
  40ff7c:	str	x8, [sp, #64]
  40ff80:	str	x12, [sp, #56]
  40ff84:	str	x13, [sp, #48]
  40ff88:	bl	401930 <calloc@plt>
  40ff8c:	ldr	x8, [sp, #64]
  40ff90:	str	x0, [x8, #64]
  40ff94:	ldr	x0, [sp, #48]
  40ff98:	ldr	x1, [sp, #56]
  40ff9c:	bl	401930 <calloc@plt>
  40ffa0:	ldr	x8, [sp, #64]
  40ffa4:	str	x0, [x8, #56]
  40ffa8:	ldr	x11, [x8, #64]
  40ffac:	mov	w9, #0x1                   	// #1
  40ffb0:	str	w9, [sp, #44]
  40ffb4:	cbz	x11, 40ffcc <error@@Base+0xe210>
  40ffb8:	ldr	x8, [sp, #64]
  40ffbc:	ldr	x9, [x8, #56]
  40ffc0:	cmp	x9, #0x0
  40ffc4:	cset	w10, eq  // eq = none
  40ffc8:	str	w10, [sp, #44]
  40ffcc:	ldr	w8, [sp, #44]
  40ffd0:	and	w8, w8, #0x1
  40ffd4:	mov	w0, w8
  40ffd8:	sxtw	x9, w0
  40ffdc:	cbz	x9, 410014 <error@@Base+0xe258>
  40ffe0:	ldr	x8, [sp, #64]
  40ffe4:	ldr	x0, [x8, #64]
  40ffe8:	bl	401a90 <free@plt>
  40ffec:	ldr	x8, [sp, #64]
  40fff0:	ldr	x0, [x8, #56]
  40fff4:	bl	401a90 <free@plt>
  40fff8:	ldr	x8, [sp, #64]
  40fffc:	ldr	x9, [x8, #88]
  410000:	mov	w10, #0xc                   	// #12
  410004:	str	w10, [x9]
  410008:	mov	x9, xzr
  41000c:	str	x9, [x8, #128]
  410010:	b	41099c <error@@Base+0xebe0>
  410014:	ldr	x8, [sp, #64]
  410018:	ldr	x0, [x8, #104]
  41001c:	ldr	x1, [x8, #120]
  410020:	ldr	x2, [x8, #96]
  410024:	bl	411518 <error@@Base+0xf75c>
  410028:	stur	w0, [x29, #-140]
  41002c:	ldr	x8, [sp, #64]
  410030:	ldr	x9, [x8, #104]
  410034:	ldr	w10, [x9, #8]
  410038:	and	w10, w10, #0xff
  41003c:	cmp	w10, #0x2
  410040:	cset	w10, eq  // eq = none
  410044:	and	w10, w10, #0x1
  410048:	mov	w1, w10
  41004c:	sxtw	x9, w1
  410050:	cbz	x9, 410068 <error@@Base+0xe2ac>
  410054:	ldr	x8, [sp, #64]
  410058:	ldr	x9, [x8, #88]
  41005c:	mov	w10, #0x2                   	// #2
  410060:	str	w10, [x9]
  410064:	b	410978 <error@@Base+0xebbc>
  410068:	ldr	x8, [sp, #64]
  41006c:	ldr	x9, [x8, #104]
  410070:	ldr	w10, [x9, #8]
  410074:	and	w10, w10, #0xff
  410078:	cmp	w10, #0x19
  41007c:	b.ne	410124 <error@@Base+0xe368>  // b.any
  410080:	ldr	x8, [sp, #64]
  410084:	ldr	x9, [x8, #56]
  410088:	ldrb	w10, [x9, #32]
  41008c:	and	w10, w10, #0xfffffffe
  410090:	orr	w10, w10, #0x1
  410094:	strb	w10, [x9, #32]
  410098:	mov	w10, #0x1                   	// #1
  41009c:	sturb	w10, [x29, #-121]
  4100a0:	ldr	x9, [x8, #96]
  4100a4:	and	x9, x9, #0x100
  4100a8:	cbz	x9, 4100bc <error@@Base+0xe300>
  4100ac:	ldr	x8, [sp, #64]
  4100b0:	ldr	x0, [x8, #64]
  4100b4:	mov	x1, #0xa                   	// #10
  4100b8:	bl	411858 <error@@Base+0xfa9c>
  4100bc:	ldursw	x8, [x29, #-140]
  4100c0:	ldr	x9, [sp, #64]
  4100c4:	ldr	x10, [x9, #120]
  4100c8:	ldr	x11, [x10, #72]
  4100cc:	add	x8, x11, x8
  4100d0:	str	x8, [x10, #72]
  4100d4:	ldr	x0, [x9, #104]
  4100d8:	ldr	x1, [x9, #120]
  4100dc:	ldr	x2, [x9, #96]
  4100e0:	bl	411518 <error@@Base+0xf75c>
  4100e4:	stur	w0, [x29, #-140]
  4100e8:	ldr	x8, [sp, #64]
  4100ec:	ldr	x9, [x8, #104]
  4100f0:	ldr	w12, [x9, #8]
  4100f4:	and	w12, w12, #0xff
  4100f8:	cmp	w12, #0x2
  4100fc:	cset	w12, eq  // eq = none
  410100:	and	w12, w12, #0x1
  410104:	mov	w1, w12
  410108:	sxtw	x9, w1
  41010c:	cbz	x9, 410124 <error@@Base+0xe368>
  410110:	ldr	x8, [sp, #64]
  410114:	ldr	x9, [x8, #88]
  410118:	mov	w10, #0x2                   	// #2
  41011c:	str	w10, [x9]
  410120:	b	410978 <error@@Base+0xebbc>
  410124:	ldr	x8, [sp, #64]
  410128:	ldr	x9, [x8, #104]
  41012c:	ldr	w10, [x9, #8]
  410130:	and	w10, w10, #0xff
  410134:	cmp	w10, #0x15
  410138:	b.ne	410154 <error@@Base+0xe398>  // b.any
  41013c:	ldr	x8, [sp, #64]
  410140:	ldr	x9, [x8, #104]
  410144:	ldr	w10, [x9, #8]
  410148:	and	w10, w10, #0xffffff00
  41014c:	orr	w10, w10, #0x1
  410150:	str	w10, [x9, #8]
  410154:	str	wzr, [sp, #120]
  410158:	mov	w8, #0x0                   	// #0
  41015c:	strb	w8, [sp, #119]
  410160:	sub	x9, x29, #0xa0
  410164:	add	x10, sp, #0xa0
  410168:	str	x10, [x9, #8]
  41016c:	mov	w8, #0x3                   	// #3
  410170:	stur	w8, [x29, #-160]
  410174:	ldr	x10, [sp, #64]
  410178:	ldr	x1, [x10, #120]
  41017c:	ldr	x2, [x10, #104]
  410180:	ldur	w3, [x29, #-140]
  410184:	ldr	x4, [x10, #112]
  410188:	ldr	x5, [x10, #96]
  41018c:	ldurb	w8, [x29, #-141]
  410190:	mov	x0, x9
  410194:	and	w6, w8, #0x1
  410198:	bl	4118ac <error@@Base+0xfaf0>
  41019c:	str	w0, [sp, #124]
  4101a0:	ldr	w8, [sp, #124]
  4101a4:	cmp	w8, #0x0
  4101a8:	cset	w8, ne  // ne = any
  4101ac:	and	w8, w8, #0x1
  4101b0:	mov	w1, w8
  4101b4:	sxtw	x9, w1
  4101b8:	cbz	x9, 4101d0 <error@@Base+0xe414>
  4101bc:	ldr	w8, [sp, #124]
  4101c0:	ldr	x9, [sp, #64]
  4101c4:	ldr	x10, [x9, #88]
  4101c8:	str	w8, [x10]
  4101cc:	b	410978 <error@@Base+0xebbc>
  4101d0:	mov	w8, #0x0                   	// #0
  4101d4:	sturb	w8, [x29, #-141]
  4101d8:	ldr	x9, [sp, #64]
  4101dc:	ldr	x0, [x9, #104]
  4101e0:	ldr	x1, [x9, #120]
  4101e4:	ldr	x2, [x9, #96]
  4101e8:	bl	411518 <error@@Base+0xf75c>
  4101ec:	stur	w0, [x29, #-140]
  4101f0:	ldur	w8, [x29, #-160]
  4101f4:	cmp	w8, #0x4
  4101f8:	b.eq	41030c <error@@Base+0xe550>  // b.none
  4101fc:	ldur	w8, [x29, #-160]
  410200:	cmp	w8, #0x2
  410204:	b.eq	41030c <error@@Base+0xe550>  // b.none
  410208:	ldr	x8, [sp, #64]
  41020c:	ldr	x9, [x8, #104]
  410210:	ldr	w10, [x9, #8]
  410214:	and	w10, w10, #0xff
  410218:	cmp	w10, #0x2
  41021c:	cset	w10, eq  // eq = none
  410220:	and	w10, w10, #0x1
  410224:	mov	w0, w10
  410228:	sxtw	x9, w0
  41022c:	cbz	x9, 410244 <error@@Base+0xe488>
  410230:	ldr	x8, [sp, #64]
  410234:	ldr	x9, [x8, #88]
  410238:	mov	w10, #0x7                   	// #7
  41023c:	str	w10, [x9]
  410240:	b	410978 <error@@Base+0xebbc>
  410244:	ldr	x8, [sp, #64]
  410248:	ldr	x9, [x8, #104]
  41024c:	ldr	w10, [x9, #8]
  410250:	and	w10, w10, #0xff
  410254:	cmp	w10, #0x16
  410258:	b.ne	41030c <error@@Base+0xe550>  // b.any
  41025c:	ldursw	x8, [x29, #-140]
  410260:	ldr	x9, [sp, #64]
  410264:	ldr	x10, [x9, #120]
  410268:	ldr	x11, [x10, #72]
  41026c:	add	x8, x11, x8
  410270:	str	x8, [x10, #72]
  410274:	ldr	x1, [x9, #120]
  410278:	ldr	x2, [x9, #96]
  41027c:	add	x0, sp, #0x60
  410280:	bl	411518 <error@@Base+0xf75c>
  410284:	str	w0, [sp, #120]
  410288:	ldr	w12, [sp, #104]
  41028c:	and	w12, w12, #0xff
  410290:	cmp	w12, #0x2
  410294:	cset	w12, eq  // eq = none
  410298:	and	w12, w12, #0x1
  41029c:	mov	w1, w12
  4102a0:	sxtw	x8, w1
  4102a4:	cbz	x8, 4102bc <error@@Base+0xe500>
  4102a8:	ldr	x8, [sp, #64]
  4102ac:	ldr	x9, [x8, #88]
  4102b0:	mov	w10, #0x7                   	// #7
  4102b4:	str	w10, [x9]
  4102b8:	b	410978 <error@@Base+0xebbc>
  4102bc:	ldr	w8, [sp, #104]
  4102c0:	and	w8, w8, #0xff
  4102c4:	cmp	w8, #0x15
  4102c8:	b.ne	410304 <error@@Base+0xe548>  // b.any
  4102cc:	ldur	w8, [x29, #-140]
  4102d0:	mov	w9, wzr
  4102d4:	subs	w8, w9, w8
  4102d8:	ldr	x10, [sp, #64]
  4102dc:	ldr	x11, [x10, #120]
  4102e0:	ldr	x12, [x11, #72]
  4102e4:	add	x12, x12, w8, sxtw
  4102e8:	str	x12, [x11, #72]
  4102ec:	ldr	x11, [x10, #104]
  4102f0:	ldr	w8, [x11, #8]
  4102f4:	and	w8, w8, #0xffffff00
  4102f8:	orr	w8, w8, #0x1
  4102fc:	str	w8, [x11, #8]
  410300:	b	41030c <error@@Base+0xe550>
  410304:	mov	w8, #0x1                   	// #1
  410308:	strb	w8, [sp, #119]
  41030c:	ldrb	w8, [sp, #119]
  410310:	and	w8, w8, #0x1
  410314:	cmp	w8, #0x1
  410318:	b.ne	410434 <error@@Base+0xe678>  // b.any
  41031c:	sub	x8, x29, #0xb0
  410320:	add	x9, sp, #0x80
  410324:	str	x9, [x8, #8]
  410328:	mov	w10, #0x3                   	// #3
  41032c:	stur	w10, [x29, #-176]
  410330:	ldr	x9, [sp, #64]
  410334:	ldr	x1, [x9, #120]
  410338:	ldr	w3, [sp, #120]
  41033c:	ldr	x4, [x9, #112]
  410340:	ldr	x5, [x9, #96]
  410344:	mov	x0, x8
  410348:	add	x2, sp, #0x60
  41034c:	mov	w10, #0x1                   	// #1
  410350:	and	w6, w10, #0x1
  410354:	bl	4118ac <error@@Base+0xfaf0>
  410358:	str	w0, [sp, #124]
  41035c:	ldr	w10, [sp, #124]
  410360:	cmp	w10, #0x0
  410364:	cset	w10, ne  // ne = any
  410368:	and	w10, w10, #0x1
  41036c:	mov	w1, w10
  410370:	sxtw	x8, w1
  410374:	cbz	x8, 41038c <error@@Base+0xe5d0>
  410378:	ldr	w8, [sp, #124]
  41037c:	ldr	x9, [sp, #64]
  410380:	ldr	x10, [x9, #88]
  410384:	str	w8, [x10]
  410388:	b	410978 <error@@Base+0xebbc>
  41038c:	ldr	x8, [sp, #64]
  410390:	ldr	x0, [x8, #104]
  410394:	ldr	x1, [x8, #120]
  410398:	ldr	x2, [x8, #96]
  41039c:	bl	411518 <error@@Base+0xf75c>
  4103a0:	stur	w0, [x29, #-140]
  4103a4:	ldr	x8, [sp, #64]
  4103a8:	ldr	x0, [x8, #96]
  4103ac:	ldr	x1, [x8, #64]
  4103b0:	ldr	x9, [x8, #112]
  4103b4:	ldr	w10, [x9, #180]
  4103b8:	cmp	w10, #0x1
  4103bc:	str	x0, [sp, #32]
  4103c0:	str	x1, [sp, #24]
  4103c4:	b.le	4103d8 <error@@Base+0xe61c>
  4103c8:	ldr	x8, [sp, #64]
  4103cc:	ldr	x9, [x8, #56]
  4103d0:	str	x9, [sp, #16]
  4103d4:	b	4103e0 <error@@Base+0xe624>
  4103d8:	mov	x8, xzr
  4103dc:	str	x8, [sp, #16]
  4103e0:	ldr	x8, [sp, #16]
  4103e4:	ldr	x0, [sp, #32]
  4103e8:	ldr	x1, [sp, #24]
  4103ec:	mov	x2, x8
  4103f0:	sub	x3, x29, #0x60
  4103f4:	sub	x4, x29, #0xa0
  4103f8:	sub	x5, x29, #0xb0
  4103fc:	bl	411a28 <error@@Base+0xfc6c>
  410400:	ldr	x8, [sp, #64]
  410404:	ldr	x9, [x8, #88]
  410408:	str	w0, [x9]
  41040c:	ldr	x9, [x8, #88]
  410410:	ldr	w10, [x9]
  410414:	cmp	w10, #0x0
  410418:	cset	w10, ne  // ne = any
  41041c:	and	w10, w10, #0x1
  410420:	mov	w1, w10
  410424:	sxtw	x9, w1
  410428:	cbz	x9, 410430 <error@@Base+0xe674>
  41042c:	b	410978 <error@@Base+0xebbc>
  410430:	b	410654 <error@@Base+0xe898>
  410434:	ldur	w8, [x29, #-160]
  410438:	subs	w8, w8, #0x0
  41043c:	mov	w9, w8
  410440:	ubfx	x9, x9, #0, #32
  410444:	cmp	x9, #0x4
  410448:	str	x9, [sp, #8]
  41044c:	b.hi	410634 <error@@Base+0xe878>  // b.pmore
  410450:	adrp	x8, 422000 <error@@Base+0x20244>
  410454:	add	x8, x8, #0x6a8
  410458:	ldr	x11, [sp, #8]
  41045c:	ldrsw	x10, [x8, x11, lsl #2]
  410460:	add	x9, x8, x10
  410464:	br	x9
  410468:	ldr	x8, [sp, #64]
  41046c:	ldr	x0, [x8, #64]
  410470:	ldurb	w9, [x29, #-152]
  410474:	mov	w1, w9
  410478:	bl	411858 <error@@Base+0xfa9c>
  41047c:	b	410654 <error@@Base+0xe898>
  410480:	ldr	x8, [sp, #64]
  410484:	ldr	x9, [x8, #32]
  410488:	ldr	x10, [x8, #56]
  41048c:	ldr	x10, [x10, #40]
  410490:	cmp	x9, x10
  410494:	cset	w11, eq  // eq = none
  410498:	and	w11, w11, #0x1
  41049c:	mov	w0, w11
  4104a0:	sxtw	x9, w0
  4104a4:	cbz	x9, 410510 <error@@Base+0xe754>
  4104a8:	ldr	x8, [sp, #64]
  4104ac:	ldr	x9, [x8, #56]
  4104b0:	ldr	x9, [x9, #40]
  4104b4:	mov	x10, #0x2                   	// #2
  4104b8:	mul	x9, x10, x9
  4104bc:	add	x9, x9, #0x1
  4104c0:	str	x9, [x8, #32]
  4104c4:	ldr	x9, [x8, #56]
  4104c8:	ldr	x0, [x9]
  4104cc:	ldr	x9, [x8, #32]
  4104d0:	mov	x10, #0x4                   	// #4
  4104d4:	mul	x1, x9, x10
  4104d8:	bl	401940 <realloc@plt>
  4104dc:	str	x0, [sp, #88]
  4104e0:	ldr	x8, [sp, #88]
  4104e4:	cmp	x8, #0x0
  4104e8:	cset	w11, eq  // eq = none
  4104ec:	and	w11, w11, #0x1
  4104f0:	mov	w0, w11
  4104f4:	sxtw	x8, w0
  4104f8:	cbz	x8, 410500 <error@@Base+0xe744>
  4104fc:	b	410968 <error@@Base+0xebac>
  410500:	ldr	x8, [sp, #88]
  410504:	ldr	x9, [sp, #64]
  410508:	ldr	x10, [x9, #56]
  41050c:	str	x8, [x10]
  410510:	ldur	w8, [x29, #-152]
  410514:	ldr	x9, [sp, #64]
  410518:	ldr	x10, [x9, #56]
  41051c:	ldr	x10, [x10]
  410520:	ldr	x11, [x9, #56]
  410524:	ldr	x12, [x11, #40]
  410528:	add	x13, x12, #0x1
  41052c:	str	x13, [x11, #40]
  410530:	str	w8, [x10, x12, lsl #2]
  410534:	b	410654 <error@@Base+0xe898>
  410538:	ldr	x8, [sp, #64]
  41053c:	ldr	x0, [x8, #64]
  410540:	ldr	x1, [x8, #56]
  410544:	sub	x9, x29, #0xa0
  410548:	ldr	x3, [x9, #8]
  41054c:	sub	x2, x29, #0x70
  410550:	bl	411e94 <error@@Base+0x100d8>
  410554:	ldr	x8, [sp, #64]
  410558:	ldr	x9, [x8, #88]
  41055c:	str	w0, [x9]
  410560:	ldr	x9, [x8, #88]
  410564:	ldr	w10, [x9]
  410568:	cmp	w10, #0x0
  41056c:	cset	w10, ne  // ne = any
  410570:	and	w10, w10, #0x1
  410574:	mov	w1, w10
  410578:	sxtw	x9, w1
  41057c:	cbz	x9, 410584 <error@@Base+0xe7c8>
  410580:	b	410978 <error@@Base+0xebbc>
  410584:	b	410654 <error@@Base+0xe898>
  410588:	ldr	x8, [sp, #64]
  41058c:	ldr	x0, [x8, #64]
  410590:	ldr	x1, [x8, #56]
  410594:	sub	x9, x29, #0xa0
  410598:	ldr	x3, [x9, #8]
  41059c:	sub	x2, x29, #0x58
  4105a0:	bl	411f04 <error@@Base+0x10148>
  4105a4:	ldr	x8, [sp, #64]
  4105a8:	ldr	x9, [x8, #88]
  4105ac:	str	w0, [x9]
  4105b0:	ldr	x9, [x8, #88]
  4105b4:	ldr	w10, [x9]
  4105b8:	cmp	w10, #0x0
  4105bc:	cset	w10, ne  // ne = any
  4105c0:	and	w10, w10, #0x1
  4105c4:	mov	w1, w10
  4105c8:	sxtw	x9, w1
  4105cc:	cbz	x9, 4105d4 <error@@Base+0xe818>
  4105d0:	b	410978 <error@@Base+0xebbc>
  4105d4:	b	410654 <error@@Base+0xe898>
  4105d8:	ldr	x8, [sp, #64]
  4105dc:	ldr	x9, [x8, #120]
  4105e0:	ldr	x0, [x9, #120]
  4105e4:	ldr	x1, [x8, #64]
  4105e8:	ldr	x2, [x8, #56]
  4105ec:	sub	x9, x29, #0xa0
  4105f0:	ldr	x4, [x9, #8]
  4105f4:	ldr	x5, [x8, #96]
  4105f8:	sub	x3, x29, #0x78
  4105fc:	bl	411f7c <error@@Base+0x101c0>
  410600:	ldr	x8, [sp, #64]
  410604:	ldr	x9, [x8, #88]
  410608:	str	w0, [x9]
  41060c:	ldr	x9, [x8, #88]
  410610:	ldr	w10, [x9]
  410614:	cmp	w10, #0x0
  410618:	cset	w10, ne  // ne = any
  41061c:	and	w10, w10, #0x1
  410620:	mov	w1, w10
  410624:	sxtw	x9, w1
  410628:	cbz	x9, 410630 <error@@Base+0xe874>
  41062c:	b	410978 <error@@Base+0xebbc>
  410630:	b	410654 <error@@Base+0xe898>
  410634:	adrp	x0, 422000 <error@@Base+0x20244>
  410638:	add	x0, x0, #0x28e
  41063c:	adrp	x1, 422000 <error@@Base+0x20244>
  410640:	add	x1, x1, #0x968
  410644:	mov	w2, #0xced                 	// #3309
  410648:	adrp	x3, 422000 <error@@Base+0x20244>
  41064c:	add	x3, x3, #0x974
  410650:	bl	401b70 <__assert_fail@plt>
  410654:	ldr	x8, [sp, #64]
  410658:	ldr	x9, [x8, #104]
  41065c:	ldr	w10, [x9, #8]
  410660:	and	w10, w10, #0xff
  410664:	cmp	w10, #0x2
  410668:	cset	w10, eq  // eq = none
  41066c:	and	w10, w10, #0x1
  410670:	mov	w0, w10
  410674:	sxtw	x9, w0
  410678:	cbz	x9, 410690 <error@@Base+0xe8d4>
  41067c:	ldr	x8, [sp, #64]
  410680:	ldr	x9, [x8, #88]
  410684:	mov	w10, #0x7                   	// #7
  410688:	str	w10, [x9]
  41068c:	b	410978 <error@@Base+0xebbc>
  410690:	ldr	x8, [sp, #64]
  410694:	ldr	x9, [x8, #104]
  410698:	ldr	w10, [x9, #8]
  41069c:	and	w10, w10, #0xff
  4106a0:	cmp	w10, #0x15
  4106a4:	b.ne	4106ac <error@@Base+0xe8f0>  // b.any
  4106a8:	b	4106b0 <error@@Base+0xe8f4>
  4106ac:	b	410154 <error@@Base+0xe398>
  4106b0:	ldursw	x8, [x29, #-140]
  4106b4:	ldr	x9, [sp, #64]
  4106b8:	ldr	x10, [x9, #120]
  4106bc:	ldr	x11, [x10, #72]
  4106c0:	add	x8, x11, x8
  4106c4:	str	x8, [x10, #72]
  4106c8:	ldurb	w12, [x29, #-121]
  4106cc:	tbnz	w12, #0, 4106d4 <error@@Base+0xe918>
  4106d0:	b	4106e0 <error@@Base+0xe924>
  4106d4:	ldr	x8, [sp, #64]
  4106d8:	ldr	x0, [x8, #64]
  4106dc:	bl	412a58 <error@@Base+0x10c9c>
  4106e0:	ldr	x8, [sp, #64]
  4106e4:	ldr	x9, [x8, #112]
  4106e8:	ldr	w10, [x9, #180]
  4106ec:	cmp	w10, #0x1
  4106f0:	b.le	410708 <error@@Base+0xe94c>
  4106f4:	ldr	x8, [sp, #64]
  4106f8:	ldr	x0, [x8, #64]
  4106fc:	ldr	x9, [x8, #112]
  410700:	ldr	x1, [x9, #120]
  410704:	bl	412aa4 <error@@Base+0x10ce8>
  410708:	ldr	x8, [sp, #64]
  41070c:	ldr	x9, [x8, #56]
  410710:	ldr	x9, [x9, #40]
  410714:	cbnz	x9, 410784 <error@@Base+0xe9c8>
  410718:	ldr	x8, [sp, #64]
  41071c:	ldr	x9, [x8, #56]
  410720:	ldr	x9, [x9, #48]
  410724:	cbnz	x9, 410784 <error@@Base+0xe9c8>
  410728:	ldr	x8, [sp, #64]
  41072c:	ldr	x9, [x8, #56]
  410730:	ldr	x9, [x9, #56]
  410734:	cbnz	x9, 410784 <error@@Base+0xe9c8>
  410738:	ldr	x8, [sp, #64]
  41073c:	ldr	x9, [x8, #56]
  410740:	ldr	x9, [x9, #64]
  410744:	cbnz	x9, 410784 <error@@Base+0xe9c8>
  410748:	ldr	x8, [sp, #64]
  41074c:	ldr	x9, [x8, #112]
  410750:	ldr	w10, [x9, #180]
  410754:	cmp	w10, #0x1
  410758:	b.le	4108f0 <error@@Base+0xeb34>
  41075c:	ldr	x8, [sp, #64]
  410760:	ldr	x9, [x8, #56]
  410764:	ldr	x9, [x9, #72]
  410768:	cbnz	x9, 410784 <error@@Base+0xe9c8>
  41076c:	ldr	x8, [sp, #64]
  410770:	ldr	x9, [x8, #56]
  410774:	ldrb	w10, [x9, #32]
  410778:	and	w10, w10, #0x1
  41077c:	and	w10, w10, #0xff
  410780:	cbz	w10, 4108f0 <error@@Base+0xeb34>
  410784:	ldr	x8, [sp, #64]
  410788:	ldr	x9, [x8, #112]
  41078c:	ldrb	w10, [x9, #176]
  410790:	and	w10, w10, #0xfffffffd
  410794:	orr	w10, w10, #0x2
  410798:	strb	w10, [x9, #176]
  41079c:	sub	x3, x29, #0x40
  4107a0:	ldur	w10, [x29, #-56]
  4107a4:	and	w10, w10, #0xffffff00
  4107a8:	orr	w10, w10, #0x6
  4107ac:	stur	w10, [x29, #-56]
  4107b0:	ldr	x9, [x8, #56]
  4107b4:	str	x9, [x8, #72]
  4107b8:	ldr	x0, [x8, #112]
  4107bc:	mov	x9, xzr
  4107c0:	mov	x1, x9
  4107c4:	mov	x2, x9
  4107c8:	bl	40fbe8 <error@@Base+0xde2c>
  4107cc:	str	x0, [sp, #80]
  4107d0:	ldr	x8, [sp, #80]
  4107d4:	cmp	x8, #0x0
  4107d8:	cset	w10, eq  // eq = none
  4107dc:	and	w10, w10, #0x1
  4107e0:	mov	w0, w10
  4107e4:	sxtw	x8, w0
  4107e8:	cbz	x8, 4107f0 <error@@Base+0xea34>
  4107ec:	b	410968 <error@@Base+0xebac>
  4107f0:	str	wzr, [sp, #76]
  4107f4:	ldr	w8, [sp, #76]
  4107f8:	cmp	w8, #0x4
  4107fc:	b.ge	410828 <error@@Base+0xea6c>  // b.tcont
  410800:	ldr	x8, [sp, #64]
  410804:	ldr	x9, [x8, #64]
  410808:	ldrsw	x10, [sp, #76]
  41080c:	ldr	x9, [x9, x10, lsl #3]
  410810:	cbz	x9, 410818 <error@@Base+0xea5c>
  410814:	b	410828 <error@@Base+0xea6c>
  410818:	ldr	w8, [sp, #76]
  41081c:	add	w8, w8, #0x1
  410820:	str	w8, [sp, #76]
  410824:	b	4107f4 <error@@Base+0xea38>
  410828:	ldr	w8, [sp, #76]
  41082c:	cmp	w8, #0x4
  410830:	b.ge	4108d4 <error@@Base+0xeb18>  // b.tcont
  410834:	sub	x3, x29, #0x40
  410838:	ldur	w8, [x29, #-56]
  41083c:	and	w8, w8, #0xffffff00
  410840:	orr	w8, w8, #0x3
  410844:	stur	w8, [x29, #-56]
  410848:	ldr	x9, [sp, #64]
  41084c:	ldr	x10, [x9, #64]
  410850:	str	x10, [x9, #72]
  410854:	ldr	x0, [x9, #112]
  410858:	mov	x10, xzr
  41085c:	mov	x1, x10
  410860:	mov	x2, x10
  410864:	bl	40fbe8 <error@@Base+0xde2c>
  410868:	ldr	x9, [sp, #64]
  41086c:	str	x0, [x9]
  410870:	ldr	x10, [x9]
  410874:	cmp	x10, #0x0
  410878:	cset	w8, eq  // eq = none
  41087c:	and	w8, w8, #0x1
  410880:	mov	w0, w8
  410884:	sxtw	x10, w0
  410888:	cbz	x10, 410890 <error@@Base+0xead4>
  41088c:	b	410968 <error@@Base+0xebac>
  410890:	ldr	x8, [sp, #64]
  410894:	ldr	x0, [x8, #112]
  410898:	ldr	x1, [x8]
  41089c:	ldr	x2, [sp, #80]
  4108a0:	mov	w3, #0xa                   	// #10
  4108a4:	bl	40e1f8 <error@@Base+0xc43c>
  4108a8:	ldr	x8, [sp, #64]
  4108ac:	str	x0, [x8]
  4108b0:	ldr	x9, [x8]
  4108b4:	cmp	x9, #0x0
  4108b8:	cset	w10, eq  // eq = none
  4108bc:	and	w10, w10, #0x1
  4108c0:	mov	w0, w10
  4108c4:	sxtw	x9, w0
  4108c8:	cbz	x9, 4108d0 <error@@Base+0xeb14>
  4108cc:	b	410968 <error@@Base+0xebac>
  4108d0:	b	4108ec <error@@Base+0xeb30>
  4108d4:	ldr	x8, [sp, #64]
  4108d8:	ldr	x0, [x8, #64]
  4108dc:	bl	401a90 <free@plt>
  4108e0:	ldr	x8, [sp, #80]
  4108e4:	ldr	x9, [sp, #64]
  4108e8:	str	x8, [x9]
  4108ec:	b	410958 <error@@Base+0xeb9c>
  4108f0:	ldr	x8, [sp, #64]
  4108f4:	ldr	x0, [x8, #56]
  4108f8:	bl	40b6d4 <error@@Base+0x9918>
  4108fc:	sub	x3, x29, #0x40
  410900:	ldur	w9, [x29, #-56]
  410904:	and	w9, w9, #0xffffff00
  410908:	orr	w9, w9, #0x3
  41090c:	stur	w9, [x29, #-56]
  410910:	ldr	x8, [sp, #64]
  410914:	ldr	x10, [x8, #64]
  410918:	str	x10, [x8, #72]
  41091c:	ldr	x0, [x8, #112]
  410920:	mov	x10, xzr
  410924:	mov	x1, x10
  410928:	mov	x2, x10
  41092c:	bl	40fbe8 <error@@Base+0xde2c>
  410930:	ldr	x8, [sp, #64]
  410934:	str	x0, [x8]
  410938:	ldr	x10, [x8]
  41093c:	cmp	x10, #0x0
  410940:	cset	w9, eq  // eq = none
  410944:	and	w9, w9, #0x1
  410948:	mov	w0, w9
  41094c:	sxtw	x10, w0
  410950:	cbz	x10, 410958 <error@@Base+0xeb9c>
  410954:	b	410968 <error@@Base+0xebac>
  410958:	ldr	x8, [sp, #64]
  41095c:	ldr	x9, [x8]
  410960:	str	x9, [x8, #128]
  410964:	b	41099c <error@@Base+0xebe0>
  410968:	ldr	x8, [sp, #64]
  41096c:	ldr	x9, [x8, #88]
  410970:	mov	w10, #0xc                   	// #12
  410974:	str	w10, [x9]
  410978:	ldr	x8, [sp, #64]
  41097c:	ldr	x0, [x8, #64]
  410980:	bl	401a90 <free@plt>
  410984:	ldr	x8, [sp, #64]
  410988:	ldr	x0, [x8, #56]
  41098c:	bl	40b6d4 <error@@Base+0x9918>
  410990:	mov	x8, xzr
  410994:	ldr	x9, [sp, #64]
  410998:	str	x8, [x9, #128]
  41099c:	ldr	x8, [sp, #64]
  4109a0:	ldr	x0, [x8, #128]
  4109a4:	ldr	x28, [sp, #384]
  4109a8:	ldp	x29, x30, [sp, #368]
  4109ac:	add	sp, sp, #0x190
  4109b0:	ret
  4109b4:	sub	sp, sp, #0x50
  4109b8:	stp	x29, x30, [sp, #64]
  4109bc:	add	x29, sp, #0x40
  4109c0:	mov	w8, #0x1                   	// #1
  4109c4:	stur	x0, [x29, #-8]
  4109c8:	stur	wzr, [x29, #-12]
  4109cc:	stur	wzr, [x29, #-20]
  4109d0:	ldur	x9, [x29, #-8]
  4109d4:	ldrb	w10, [x9, #176]
  4109d8:	and	w10, w10, #0xffffffef
  4109dc:	orr	w10, w10, #0x10
  4109e0:	strb	w10, [x9, #176]
  4109e4:	ldur	x9, [x29, #-8]
  4109e8:	ldrb	w10, [x9, #176]
  4109ec:	mov	w11, #0x3                   	// #3
  4109f0:	lsr	w10, w10, w11
  4109f4:	and	w8, w10, w8
  4109f8:	tst	w8, #0xff
  4109fc:	cset	w8, eq  // eq = none
  410a00:	and	w8, w8, #0x1
  410a04:	mov	w0, w8
  410a08:	sxtw	x9, w0
  410a0c:	cbz	x9, 410ad8 <error@@Base+0xed1c>
  410a10:	str	xzr, [sp, #32]
  410a14:	mov	x8, #0x3ff0000             	// #67043328
  410a18:	str	x8, [sp, #24]
  410a1c:	mov	x8, #0xfffe                	// #65534
  410a20:	movk	x8, #0x87ff, lsl #16
  410a24:	str	x8, [sp, #16]
  410a28:	mov	x8, #0x7fffffe             	// #134217726
  410a2c:	str	x8, [sp, #8]
  410a30:	ldr	x8, [sp, #24]
  410a34:	lsl	x8, x8, #31
  410a38:	ldr	x9, [sp, #32]
  410a3c:	orr	x8, x9, x8, lsl #1
  410a40:	ldur	x9, [x29, #-8]
  410a44:	str	x8, [x9, #184]
  410a48:	ldr	x8, [sp, #8]
  410a4c:	lsl	x8, x8, #31
  410a50:	ldr	x9, [sp, #16]
  410a54:	orr	x8, x9, x8, lsl #1
  410a58:	ldur	x9, [x29, #-8]
  410a5c:	str	x8, [x9, #192]
  410a60:	mov	w10, #0x2                   	// #2
  410a64:	stur	w10, [x29, #-12]
  410a68:	mov	w10, #0x80                  	// #128
  410a6c:	stur	w10, [x29, #-20]
  410a70:	ldur	x8, [x29, #-8]
  410a74:	ldrb	w10, [x8, #176]
  410a78:	mov	w11, #0x2                   	// #2
  410a7c:	lsr	w10, w10, w11
  410a80:	and	w10, w10, #0x1
  410a84:	and	w10, w10, #0xff
  410a88:	mov	w8, w10
  410a8c:	ubfx	x8, x8, #0, #32
  410a90:	cbz	x8, 410ad8 <error@@Base+0xed1c>
  410a94:	ldur	x8, [x29, #-8]
  410a98:	add	x8, x8, #0xb8
  410a9c:	ldursw	x9, [x29, #-12]
  410aa0:	mov	x10, #0x8                   	// #8
  410aa4:	mul	x9, x10, x9
  410aa8:	add	x0, x8, x9
  410aac:	ldur	w11, [x29, #-20]
  410ab0:	mov	w12, #0x100                 	// #256
  410ab4:	subs	w11, w12, w11
  410ab8:	mov	w12, #0x8                   	// #8
  410abc:	sdiv	w11, w11, w12
  410ac0:	mov	w1, w11
  410ac4:	sxtw	x2, w1
  410ac8:	mov	w11, wzr
  410acc:	mov	w1, w11
  410ad0:	bl	401920 <memset@plt>
  410ad4:	b	410b78 <error@@Base+0xedbc>
  410ad8:	ldur	w8, [x29, #-12]
  410adc:	cmp	w8, #0x4
  410ae0:	b.ge	410b78 <error@@Base+0xedbc>  // b.tcont
  410ae4:	stur	wzr, [x29, #-16]
  410ae8:	ldur	w8, [x29, #-16]
  410aec:	cmp	w8, #0x40
  410af0:	b.ge	410b68 <error@@Base+0xedac>  // b.tcont
  410af4:	bl	401a70 <__ctype_b_loc@plt>
  410af8:	ldr	x8, [x0]
  410afc:	ldursw	x9, [x29, #-20]
  410b00:	ldrh	w10, [x8, x9, lsl #1]
  410b04:	and	w10, w10, #0x8
  410b08:	cbnz	w10, 410b18 <error@@Base+0xed5c>
  410b0c:	ldur	w8, [x29, #-20]
  410b10:	cmp	w8, #0x5f
  410b14:	b.ne	410b4c <error@@Base+0xed90>  // b.any
  410b18:	ldur	w8, [x29, #-16]
  410b1c:	mov	w9, w8
  410b20:	mov	x10, #0x1                   	// #1
  410b24:	lsl	x9, x10, x9
  410b28:	ldur	x10, [x29, #-8]
  410b2c:	add	x10, x10, #0xb8
  410b30:	ldursw	x11, [x29, #-12]
  410b34:	mov	x12, #0x8                   	// #8
  410b38:	mul	x11, x12, x11
  410b3c:	add	x10, x10, x11
  410b40:	ldr	x11, [x10]
  410b44:	orr	x9, x11, x9
  410b48:	str	x9, [x10]
  410b4c:	ldur	w8, [x29, #-16]
  410b50:	add	w8, w8, #0x1
  410b54:	stur	w8, [x29, #-16]
  410b58:	ldur	w8, [x29, #-20]
  410b5c:	add	w8, w8, #0x1
  410b60:	stur	w8, [x29, #-20]
  410b64:	b	410ae8 <error@@Base+0xed2c>
  410b68:	ldur	w8, [x29, #-12]
  410b6c:	add	w8, w8, #0x1
  410b70:	stur	w8, [x29, #-12]
  410b74:	b	410ad8 <error@@Base+0xed1c>
  410b78:	ldp	x29, x30, [sp, #64]
  410b7c:	add	sp, sp, #0x50
  410b80:	ret
  410b84:	sub	sp, sp, #0x90
  410b88:	stp	x29, x30, [sp, #128]
  410b8c:	add	x29, sp, #0x80
  410b90:	mov	x8, #0x20                  	// #32
  410b94:	mov	x9, #0x1                   	// #1
  410b98:	mov	w10, #0x1                   	// #1
  410b9c:	stur	x0, [x29, #-16]
  410ba0:	stur	x1, [x29, #-24]
  410ba4:	stur	x2, [x29, #-32]
  410ba8:	stur	x3, [x29, #-40]
  410bac:	and	w10, w4, w10
  410bb0:	sturb	w10, [x29, #-41]
  410bb4:	stur	x5, [x29, #-56]
  410bb8:	str	xzr, [sp, #48]
  410bbc:	mov	x0, x8
  410bc0:	mov	x1, x9
  410bc4:	bl	401930 <calloc@plt>
  410bc8:	str	x0, [sp, #64]
  410bcc:	ldr	x8, [sp, #64]
  410bd0:	cmp	x8, #0x0
  410bd4:	cset	w10, eq  // eq = none
  410bd8:	and	w10, w10, #0x1
  410bdc:	mov	w0, w10
  410be0:	sxtw	x8, w0
  410be4:	cbz	x8, 410c00 <error@@Base+0xee44>
  410be8:	ldur	x8, [x29, #-56]
  410bec:	mov	w9, #0xc                   	// #12
  410bf0:	str	w9, [x8]
  410bf4:	mov	x8, xzr
  410bf8:	stur	x8, [x29, #-8]
  410bfc:	b	410e80 <error@@Base+0xf0c4>
  410c00:	mov	x0, #0x50                  	// #80
  410c04:	mov	x1, #0x1                   	// #1
  410c08:	bl	401930 <calloc@plt>
  410c0c:	str	x0, [sp, #56]
  410c10:	ldr	x8, [sp, #56]
  410c14:	cmp	x8, #0x0
  410c18:	cset	w9, eq  // eq = none
  410c1c:	and	w9, w9, #0x1
  410c20:	mov	w0, w9
  410c24:	sxtw	x8, w0
  410c28:	cbz	x8, 410c4c <error@@Base+0xee90>
  410c2c:	ldr	x0, [sp, #64]
  410c30:	bl	401a90 <free@plt>
  410c34:	ldur	x8, [x29, #-56]
  410c38:	mov	w9, #0xc                   	// #12
  410c3c:	str	w9, [x8]
  410c40:	mov	x8, xzr
  410c44:	stur	x8, [x29, #-8]
  410c48:	b	410e80 <error@@Base+0xf0c4>
  410c4c:	ldurb	w8, [x29, #-41]
  410c50:	and	w8, w8, #0x1
  410c54:	ldr	x9, [sp, #56]
  410c58:	ldrb	w10, [x9, #32]
  410c5c:	and	w8, w8, #0x1
  410c60:	and	w10, w10, #0xfffffffe
  410c64:	orr	w8, w10, w8
  410c68:	strb	w8, [x9, #32]
  410c6c:	ldur	x0, [x29, #-24]
  410c70:	ldr	x1, [sp, #64]
  410c74:	ldr	x2, [sp, #56]
  410c78:	ldur	x4, [x29, #-32]
  410c7c:	add	x3, sp, #0x30
  410c80:	mov	x9, xzr
  410c84:	mov	x5, x9
  410c88:	bl	411f7c <error@@Base+0x101c0>
  410c8c:	str	w0, [sp, #44]
  410c90:	ldr	w8, [sp, #44]
  410c94:	cmp	w8, #0x0
  410c98:	cset	w8, ne  // ne = any
  410c9c:	and	w8, w8, #0x1
  410ca0:	mov	w1, w8
  410ca4:	sxtw	x9, w1
  410ca8:	cbz	x9, 410cd4 <error@@Base+0xef18>
  410cac:	ldr	x0, [sp, #64]
  410cb0:	bl	401a90 <free@plt>
  410cb4:	ldr	x0, [sp, #56]
  410cb8:	bl	40b6d4 <error@@Base+0x9918>
  410cbc:	ldr	w8, [sp, #44]
  410cc0:	ldur	x9, [x29, #-56]
  410cc4:	str	w8, [x9]
  410cc8:	mov	x9, xzr
  410ccc:	stur	x9, [x29, #-8]
  410cd0:	b	410e80 <error@@Base+0xf0c4>
  410cd4:	ldur	x8, [x29, #-40]
  410cd8:	ldrb	w9, [x8]
  410cdc:	cbz	w9, 410d04 <error@@Base+0xef48>
  410ce0:	ldr	x0, [sp, #64]
  410ce4:	ldur	x8, [x29, #-40]
  410ce8:	ldrb	w9, [x8]
  410cec:	mov	w1, w9
  410cf0:	bl	411858 <error@@Base+0xfa9c>
  410cf4:	ldur	x8, [x29, #-40]
  410cf8:	add	x8, x8, #0x1
  410cfc:	stur	x8, [x29, #-40]
  410d00:	b	410cd4 <error@@Base+0xef18>
  410d04:	ldurb	w8, [x29, #-41]
  410d08:	tbnz	w8, #0, 410d10 <error@@Base+0xef54>
  410d0c:	b	410d18 <error@@Base+0xef5c>
  410d10:	ldr	x0, [sp, #64]
  410d14:	bl	412a58 <error@@Base+0x10c9c>
  410d18:	ldur	x8, [x29, #-16]
  410d1c:	ldr	w9, [x8, #180]
  410d20:	cmp	w9, #0x1
  410d24:	b.le	410d38 <error@@Base+0xef7c>
  410d28:	ldr	x0, [sp, #64]
  410d2c:	ldur	x8, [x29, #-16]
  410d30:	ldr	x1, [x8, #120]
  410d34:	bl	412aa4 <error@@Base+0x10ce8>
  410d38:	add	x3, sp, #0x18
  410d3c:	ldr	w8, [sp, #32]
  410d40:	and	w8, w8, #0xffffff00
  410d44:	orr	w8, w8, #0x3
  410d48:	str	w8, [sp, #32]
  410d4c:	ldr	x9, [sp, #64]
  410d50:	str	x9, [sp, #24]
  410d54:	ldur	x0, [x29, #-16]
  410d58:	mov	x9, xzr
  410d5c:	mov	x1, x9
  410d60:	mov	x2, x9
  410d64:	bl	40fbe8 <error@@Base+0xde2c>
  410d68:	str	x0, [sp, #16]
  410d6c:	ldr	x9, [sp, #16]
  410d70:	cmp	x9, #0x0
  410d74:	cset	w8, eq  // eq = none
  410d78:	and	w8, w8, #0x1
  410d7c:	mov	w0, w8
  410d80:	sxtw	x9, w0
  410d84:	cbz	x9, 410d8c <error@@Base+0xefd0>
  410d88:	b	410e5c <error@@Base+0xf0a0>
  410d8c:	ldur	x8, [x29, #-16]
  410d90:	ldr	w9, [x8, #180]
  410d94:	cmp	w9, #0x1
  410d98:	b.le	410e48 <error@@Base+0xf08c>
  410d9c:	add	x3, sp, #0x18
  410da0:	ldr	w8, [sp, #32]
  410da4:	and	w8, w8, #0xffffff00
  410da8:	orr	w8, w8, #0x6
  410dac:	str	w8, [sp, #32]
  410db0:	ldr	x9, [sp, #56]
  410db4:	str	x9, [sp, #24]
  410db8:	ldur	x9, [x29, #-16]
  410dbc:	ldrb	w8, [x9, #176]
  410dc0:	and	w8, w8, #0xfffffffd
  410dc4:	orr	w8, w8, #0x2
  410dc8:	strb	w8, [x9, #176]
  410dcc:	ldur	x0, [x29, #-16]
  410dd0:	mov	x9, xzr
  410dd4:	mov	x1, x9
  410dd8:	mov	x2, x9
  410ddc:	bl	40fbe8 <error@@Base+0xde2c>
  410de0:	str	x0, [sp, #8]
  410de4:	ldr	x9, [sp, #8]
  410de8:	cmp	x9, #0x0
  410dec:	cset	w8, eq  // eq = none
  410df0:	and	w8, w8, #0x1
  410df4:	mov	w0, w8
  410df8:	sxtw	x9, w0
  410dfc:	cbz	x9, 410e04 <error@@Base+0xf048>
  410e00:	b	410e5c <error@@Base+0xf0a0>
  410e04:	ldur	x0, [x29, #-16]
  410e08:	ldr	x1, [sp, #16]
  410e0c:	ldr	x2, [sp, #8]
  410e10:	mov	w3, #0xa                   	// #10
  410e14:	bl	40e1f8 <error@@Base+0xc43c>
  410e18:	str	x0, [sp, #16]
  410e1c:	ldr	x8, [sp, #8]
  410e20:	cmp	x8, #0x0
  410e24:	cset	w9, ne  // ne = any
  410e28:	and	w9, w9, #0x1
  410e2c:	mov	w0, w9
  410e30:	sxtw	x8, w0
  410e34:	cbz	x8, 410e44 <error@@Base+0xf088>
  410e38:	ldr	x8, [sp, #16]
  410e3c:	stur	x8, [x29, #-8]
  410e40:	b	410e80 <error@@Base+0xf0c4>
  410e44:	b	410e5c <error@@Base+0xf0a0>
  410e48:	ldr	x0, [sp, #56]
  410e4c:	bl	40b6d4 <error@@Base+0x9918>
  410e50:	ldr	x8, [sp, #16]
  410e54:	stur	x8, [x29, #-8]
  410e58:	b	410e80 <error@@Base+0xf0c4>
  410e5c:	ldr	x0, [sp, #64]
  410e60:	bl	401a90 <free@plt>
  410e64:	ldr	x0, [sp, #56]
  410e68:	bl	40b6d4 <error@@Base+0x9918>
  410e6c:	ldur	x8, [x29, #-56]
  410e70:	mov	w9, #0xc                   	// #12
  410e74:	str	w9, [x8]
  410e78:	mov	x8, xzr
  410e7c:	stur	x8, [x29, #-8]
  410e80:	ldur	x0, [x29, #-8]
  410e84:	ldp	x29, x30, [sp, #128]
  410e88:	add	sp, sp, #0x90
  410e8c:	ret
  410e90:	sub	sp, sp, #0xd0
  410e94:	stp	x29, x30, [sp, #192]
  410e98:	add	x29, sp, #0xc0
  410e9c:	mov	x8, xzr
  410ea0:	stur	x0, [x29, #-16]
  410ea4:	stur	x1, [x29, #-24]
  410ea8:	stur	x2, [x29, #-32]
  410eac:	stur	x3, [x29, #-40]
  410eb0:	stur	x4, [x29, #-48]
  410eb4:	stur	x5, [x29, #-56]
  410eb8:	stur	x8, [x29, #-64]
  410ebc:	stur	x8, [x29, #-72]
  410ec0:	ldur	x8, [x29, #-24]
  410ec4:	ldr	x8, [x8, #72]
  410ec8:	str	x8, [sp, #88]
  410ecc:	ldur	x8, [x29, #-40]
  410ed0:	ldr	q0, [x8]
  410ed4:	str	q0, [sp, #64]
  410ed8:	ldur	x8, [x29, #-40]
  410edc:	ldr	w9, [x8, #8]
  410ee0:	and	w9, w9, #0xff
  410ee4:	cmp	w9, #0x17
  410ee8:	b.ne	41118c <error@@Base+0xf3d0>  // b.any
  410eec:	str	xzr, [sp, #96]
  410ef0:	ldur	x0, [x29, #-24]
  410ef4:	ldur	x1, [x29, #-40]
  410ef8:	ldur	x2, [x29, #-48]
  410efc:	bl	412f58 <error@@Base+0x1119c>
  410f00:	stur	x0, [x29, #-88]
  410f04:	ldur	x8, [x29, #-88]
  410f08:	mov	x9, #0xffffffffffffffff    	// #-1
  410f0c:	cmp	x8, x9
  410f10:	b.ne	410f58 <error@@Base+0xf19c>  // b.any
  410f14:	ldur	x8, [x29, #-40]
  410f18:	ldr	w9, [x8, #8]
  410f1c:	and	w9, w9, #0xff
  410f20:	cmp	w9, #0x1
  410f24:	b.ne	410f40 <error@@Base+0xf184>  // b.any
  410f28:	ldur	x8, [x29, #-40]
  410f2c:	ldrb	w9, [x8]
  410f30:	cmp	w9, #0x2c
  410f34:	b.ne	410f40 <error@@Base+0xf184>  // b.any
  410f38:	stur	xzr, [x29, #-88]
  410f3c:	b	410f58 <error@@Base+0xf19c>
  410f40:	ldur	x8, [x29, #-56]
  410f44:	mov	w9, #0xa                   	// #10
  410f48:	str	w9, [x8]
  410f4c:	mov	x8, xzr
  410f50:	stur	x8, [x29, #-8]
  410f54:	b	411508 <error@@Base+0xf74c>
  410f58:	ldur	x8, [x29, #-88]
  410f5c:	mov	x9, #0xfffffffffffffffe    	// #-2
  410f60:	cmp	x8, x9
  410f64:	cset	w10, ne  // ne = any
  410f68:	and	w10, w10, #0x1
  410f6c:	mov	w0, w10
  410f70:	sxtw	x8, w0
  410f74:	cbz	x8, 410fec <error@@Base+0xf230>
  410f78:	ldur	x8, [x29, #-40]
  410f7c:	ldr	w9, [x8, #8]
  410f80:	and	w9, w9, #0xff
  410f84:	cmp	w9, #0x18
  410f88:	b.ne	410f98 <error@@Base+0xf1dc>  // b.any
  410f8c:	ldur	x8, [x29, #-88]
  410f90:	str	x8, [sp, #48]
  410f94:	b	410fe4 <error@@Base+0xf228>
  410f98:	ldur	x8, [x29, #-40]
  410f9c:	ldr	w9, [x8, #8]
  410fa0:	and	w9, w9, #0xff
  410fa4:	cmp	w9, #0x1
  410fa8:	b.ne	410fd4 <error@@Base+0xf218>  // b.any
  410fac:	ldur	x8, [x29, #-40]
  410fb0:	ldrb	w9, [x8]
  410fb4:	cmp	w9, #0x2c
  410fb8:	b.ne	410fd4 <error@@Base+0xf218>  // b.any
  410fbc:	ldur	x0, [x29, #-24]
  410fc0:	ldur	x1, [x29, #-40]
  410fc4:	ldur	x2, [x29, #-48]
  410fc8:	bl	412f58 <error@@Base+0x1119c>
  410fcc:	str	x0, [sp, #40]
  410fd0:	b	410fdc <error@@Base+0xf220>
  410fd4:	mov	x8, #0xfffffffffffffffe    	// #-2
  410fd8:	str	x8, [sp, #40]
  410fdc:	ldr	x8, [sp, #40]
  410fe0:	str	x8, [sp, #48]
  410fe4:	ldr	x8, [sp, #48]
  410fe8:	str	x8, [sp, #96]
  410fec:	ldur	x8, [x29, #-88]
  410ff0:	mov	x9, #0xfffffffffffffffe    	// #-2
  410ff4:	mov	w10, #0x1                   	// #1
  410ff8:	cmp	x8, x9
  410ffc:	str	w10, [sp, #36]
  411000:	b.eq	411018 <error@@Base+0xf25c>  // b.none
  411004:	ldr	x8, [sp, #96]
  411008:	mov	x9, #0xfffffffffffffffe    	// #-2
  41100c:	cmp	x8, x9
  411010:	cset	w10, eq  // eq = none
  411014:	str	w10, [sp, #36]
  411018:	ldr	w8, [sp, #36]
  41101c:	and	w8, w8, #0x1
  411020:	mov	w0, w8
  411024:	sxtw	x9, w0
  411028:	cbz	x9, 4110c0 <error@@Base+0xf304>
  41102c:	ldur	x8, [x29, #-48]
  411030:	tst	x8, #0x200000
  411034:	cset	w9, ne  // ne = any
  411038:	eor	w9, w9, #0x1
  41103c:	and	w9, w9, #0x1
  411040:	mov	w0, w9
  411044:	sxtw	x8, w0
  411048:	cbz	x8, 411088 <error@@Base+0xf2cc>
  41104c:	ldur	x8, [x29, #-40]
  411050:	ldr	w9, [x8, #8]
  411054:	and	w9, w9, #0xff
  411058:	cmp	w9, #0x2
  41105c:	b.ne	411070 <error@@Base+0xf2b4>  // b.any
  411060:	ldur	x8, [x29, #-56]
  411064:	mov	w9, #0x9                   	// #9
  411068:	str	w9, [x8]
  41106c:	b	41107c <error@@Base+0xf2c0>
  411070:	ldur	x8, [x29, #-56]
  411074:	mov	w9, #0xa                   	// #10
  411078:	str	w9, [x8]
  41107c:	mov	x8, xzr
  411080:	stur	x8, [x29, #-8]
  411084:	b	411508 <error@@Base+0xf74c>
  411088:	ldr	x8, [sp, #88]
  41108c:	ldur	x9, [x29, #-24]
  411090:	str	x8, [x9, #72]
  411094:	ldur	x8, [x29, #-40]
  411098:	ldr	q0, [sp, #64]
  41109c:	str	q0, [x8]
  4110a0:	ldur	x8, [x29, #-40]
  4110a4:	ldr	w10, [x8, #8]
  4110a8:	and	w10, w10, #0xffffff00
  4110ac:	orr	w10, w10, #0x1
  4110b0:	str	w10, [x8, #8]
  4110b4:	ldur	x8, [x29, #-16]
  4110b8:	stur	x8, [x29, #-8]
  4110bc:	b	411508 <error@@Base+0xf74c>
  4110c0:	ldr	x8, [sp, #96]
  4110c4:	mov	x9, #0xffffffffffffffff    	// #-1
  4110c8:	cmp	x8, x9
  4110cc:	b.eq	4110e8 <error@@Base+0xf32c>  // b.none
  4110d0:	ldur	x8, [x29, #-88]
  4110d4:	ldr	x9, [sp, #96]
  4110d8:	mov	w10, #0x1                   	// #1
  4110dc:	cmp	x8, x9
  4110e0:	str	w10, [sp, #32]
  4110e4:	b.gt	411100 <error@@Base+0xf344>
  4110e8:	ldur	x8, [x29, #-40]
  4110ec:	ldr	w9, [x8, #8]
  4110f0:	and	w9, w9, #0xff
  4110f4:	cmp	w9, #0x18
  4110f8:	cset	w9, ne  // ne = any
  4110fc:	str	w9, [sp, #32]
  411100:	ldr	w8, [sp, #32]
  411104:	and	w8, w8, #0x1
  411108:	mov	w0, w8
  41110c:	sxtw	x9, w0
  411110:	cbz	x9, 41112c <error@@Base+0xf370>
  411114:	ldur	x8, [x29, #-56]
  411118:	mov	w9, #0xa                   	// #10
  41111c:	str	w9, [x8]
  411120:	mov	x8, xzr
  411124:	stur	x8, [x29, #-8]
  411128:	b	411508 <error@@Base+0xf74c>
  41112c:	ldr	x8, [sp, #96]
  411130:	mov	x9, #0xffffffffffffffff    	// #-1
  411134:	cmp	x8, x9
  411138:	b.ne	411148 <error@@Base+0xf38c>  // b.any
  41113c:	ldur	x8, [x29, #-88]
  411140:	str	x8, [sp, #24]
  411144:	b	411150 <error@@Base+0xf394>
  411148:	ldr	x8, [sp, #96]
  41114c:	str	x8, [sp, #24]
  411150:	ldr	x8, [sp, #24]
  411154:	mov	x9, #0x7fff                	// #32767
  411158:	cmp	x9, x8
  41115c:	cset	w10, lt  // lt = tstop
  411160:	and	w10, w10, #0x1
  411164:	mov	w0, w10
  411168:	sxtw	x8, w0
  41116c:	cbz	x8, 411188 <error@@Base+0xf3cc>
  411170:	ldur	x8, [x29, #-56]
  411174:	mov	w9, #0xf                   	// #15
  411178:	str	w9, [x8]
  41117c:	mov	x8, xzr
  411180:	stur	x8, [x29, #-8]
  411184:	b	411508 <error@@Base+0xf74c>
  411188:	b	4111d8 <error@@Base+0xf41c>
  41118c:	ldur	x8, [x29, #-40]
  411190:	ldr	w9, [x8, #8]
  411194:	and	w9, w9, #0xff
  411198:	mov	w10, wzr
  41119c:	mov	w11, #0x1                   	// #1
  4111a0:	cmp	w9, #0x12
  4111a4:	csel	w9, w11, w10, eq  // eq = none
  4111a8:	mov	w0, w9
  4111ac:	sxtw	x8, w0
  4111b0:	stur	x8, [x29, #-88]
  4111b4:	ldur	x8, [x29, #-40]
  4111b8:	ldr	w9, [x8, #8]
  4111bc:	and	w9, w9, #0xff
  4111c0:	mov	w10, #0xffffffff            	// #-1
  4111c4:	cmp	w9, #0x13
  4111c8:	csel	w9, w11, w10, eq  // eq = none
  4111cc:	mov	w0, w9
  4111d0:	sxtw	x8, w0
  4111d4:	str	x8, [sp, #96]
  4111d8:	ldur	x0, [x29, #-40]
  4111dc:	ldur	x1, [x29, #-24]
  4111e0:	ldur	x2, [x29, #-48]
  4111e4:	bl	40df7c <error@@Base+0xc1c0>
  4111e8:	ldur	x8, [x29, #-16]
  4111ec:	cmp	x8, #0x0
  4111f0:	cset	w9, eq  // eq = none
  4111f4:	and	w9, w9, #0x1
  4111f8:	mov	w0, w9
  4111fc:	sxtw	x8, w0
  411200:	cbz	x8, 411210 <error@@Base+0xf454>
  411204:	mov	x8, xzr
  411208:	stur	x8, [x29, #-8]
  41120c:	b	411508 <error@@Base+0xf74c>
  411210:	ldur	x8, [x29, #-88]
  411214:	mov	w9, #0x0                   	// #0
  411218:	str	w9, [sp, #20]
  41121c:	cbnz	x8, 411230 <error@@Base+0xf474>
  411220:	ldr	x8, [sp, #96]
  411224:	cmp	x8, #0x0
  411228:	cset	w9, eq  // eq = none
  41122c:	str	w9, [sp, #20]
  411230:	ldr	w8, [sp, #20]
  411234:	and	w8, w8, #0x1
  411238:	mov	w0, w8
  41123c:	sxtw	x9, w0
  411240:	cbz	x9, 41126c <error@@Base+0xf4b0>
  411244:	ldur	x0, [x29, #-16]
  411248:	adrp	x1, 40f000 <error@@Base+0xd244>
  41124c:	add	x1, x1, #0x1d0
  411250:	mov	x8, xzr
  411254:	mov	x2, x8
  411258:	str	x8, [sp, #8]
  41125c:	bl	40f094 <error@@Base+0xd2d8>
  411260:	ldr	x8, [sp, #8]
  411264:	stur	x8, [x29, #-8]
  411268:	b	411508 <error@@Base+0xf74c>
  41126c:	ldur	x8, [x29, #-88]
  411270:	cmp	x8, #0x0
  411274:	cset	w9, gt
  411278:	and	w9, w9, #0x1
  41127c:	mov	w0, w9
  411280:	sxtw	x8, w0
  411284:	cbz	x8, 411370 <error@@Base+0xf5b4>
  411288:	ldur	x8, [x29, #-16]
  41128c:	stur	x8, [x29, #-64]
  411290:	mov	x8, #0x2                   	// #2
  411294:	stur	x8, [x29, #-80]
  411298:	ldur	x8, [x29, #-80]
  41129c:	ldur	x9, [x29, #-88]
  4112a0:	cmp	x8, x9
  4112a4:	b.gt	411318 <error@@Base+0xf55c>
  4112a8:	ldur	x0, [x29, #-16]
  4112ac:	ldur	x1, [x29, #-32]
  4112b0:	bl	4130e4 <error@@Base+0x11328>
  4112b4:	stur	x0, [x29, #-16]
  4112b8:	ldur	x0, [x29, #-32]
  4112bc:	ldur	x1, [x29, #-64]
  4112c0:	ldur	x2, [x29, #-16]
  4112c4:	mov	w3, #0x10                  	// #16
  4112c8:	bl	40e1f8 <error@@Base+0xc43c>
  4112cc:	stur	x0, [x29, #-64]
  4112d0:	ldur	x8, [x29, #-16]
  4112d4:	mov	w9, #0x1                   	// #1
  4112d8:	str	w9, [sp, #4]
  4112dc:	cbz	x8, 4112f0 <error@@Base+0xf534>
  4112e0:	ldur	x8, [x29, #-64]
  4112e4:	cmp	x8, #0x0
  4112e8:	cset	w9, eq  // eq = none
  4112ec:	str	w9, [sp, #4]
  4112f0:	ldr	w8, [sp, #4]
  4112f4:	and	w8, w8, #0x1
  4112f8:	mov	w0, w8
  4112fc:	sxtw	x9, w0
  411300:	cbz	x9, 411308 <error@@Base+0xf54c>
  411304:	b	4114f4 <error@@Base+0xf738>
  411308:	ldur	x8, [x29, #-80]
  41130c:	add	x8, x8, #0x1
  411310:	stur	x8, [x29, #-80]
  411314:	b	411298 <error@@Base+0xf4dc>
  411318:	ldur	x8, [x29, #-88]
  41131c:	ldr	x9, [sp, #96]
  411320:	cmp	x8, x9
  411324:	b.ne	411334 <error@@Base+0xf578>  // b.any
  411328:	ldur	x8, [x29, #-64]
  41132c:	stur	x8, [x29, #-8]
  411330:	b	411508 <error@@Base+0xf74c>
  411334:	ldur	x0, [x29, #-16]
  411338:	ldur	x1, [x29, #-32]
  41133c:	bl	4130e4 <error@@Base+0x11328>
  411340:	stur	x0, [x29, #-16]
  411344:	ldur	x8, [x29, #-16]
  411348:	cmp	x8, #0x0
  41134c:	cset	w9, eq  // eq = none
  411350:	and	w9, w9, #0x1
  411354:	mov	w0, w9
  411358:	sxtw	x8, w0
  41135c:	cbz	x8, 411364 <error@@Base+0xf5a8>
  411360:	b	4114f4 <error@@Base+0xf738>
  411364:	ldur	x8, [x29, #-64]
  411368:	stur	x8, [x29, #-72]
  41136c:	b	411378 <error@@Base+0xf5bc>
  411370:	mov	x8, xzr
  411374:	stur	x8, [x29, #-72]
  411378:	ldur	x8, [x29, #-16]
  41137c:	ldr	w9, [x8, #48]
  411380:	and	w9, w9, #0xff
  411384:	cmp	w9, #0x11
  411388:	b.ne	4113b0 <error@@Base+0xf5f4>  // b.any
  41138c:	ldur	x8, [x29, #-16]
  411390:	ldr	x8, [x8, #40]
  411394:	str	x8, [sp, #56]
  411398:	ldur	x0, [x29, #-16]
  41139c:	ldr	x8, [sp, #56]
  4113a0:	adrp	x1, 413000 <error@@Base+0x11244>
  4113a4:	add	x1, x1, #0x254
  4113a8:	mov	x2, x8
  4113ac:	bl	40f094 <error@@Base+0xd2d8>
  4113b0:	ldur	x0, [x29, #-32]
  4113b4:	ldur	x1, [x29, #-16]
  4113b8:	ldr	x8, [sp, #96]
  4113bc:	mov	x9, #0xffffffffffffffff    	// #-1
  4113c0:	mov	w10, #0xb                   	// #11
  4113c4:	mov	w11, #0xa                   	// #10
  4113c8:	cmp	x8, x9
  4113cc:	csel	w3, w10, w11, eq  // eq = none
  4113d0:	mov	x8, xzr
  4113d4:	mov	x2, x8
  4113d8:	bl	40e1f8 <error@@Base+0xc43c>
  4113dc:	stur	x0, [x29, #-64]
  4113e0:	ldur	x8, [x29, #-64]
  4113e4:	cmp	x8, #0x0
  4113e8:	cset	w10, eq  // eq = none
  4113ec:	and	w10, w10, #0x1
  4113f0:	mov	w0, w10
  4113f4:	sxtw	x8, w0
  4113f8:	cbz	x8, 411400 <error@@Base+0xf644>
  4113fc:	b	4114f4 <error@@Base+0xf738>
  411400:	ldur	x8, [x29, #-88]
  411404:	add	x8, x8, #0x2
  411408:	stur	x8, [x29, #-80]
  41140c:	ldur	x8, [x29, #-80]
  411410:	ldr	x9, [sp, #96]
  411414:	cmp	x8, x9
  411418:	b.gt	4114c8 <error@@Base+0xf70c>
  41141c:	ldur	x0, [x29, #-16]
  411420:	ldur	x1, [x29, #-32]
  411424:	bl	4130e4 <error@@Base+0x11328>
  411428:	stur	x0, [x29, #-16]
  41142c:	ldur	x0, [x29, #-32]
  411430:	ldur	x1, [x29, #-64]
  411434:	ldur	x2, [x29, #-16]
  411438:	mov	w3, #0x10                  	// #16
  41143c:	bl	40e1f8 <error@@Base+0xc43c>
  411440:	stur	x0, [x29, #-64]
  411444:	ldur	x8, [x29, #-16]
  411448:	mov	w9, #0x1                   	// #1
  41144c:	str	w9, [sp]
  411450:	cbz	x8, 411464 <error@@Base+0xf6a8>
  411454:	ldur	x8, [x29, #-64]
  411458:	cmp	x8, #0x0
  41145c:	cset	w9, eq  // eq = none
  411460:	str	w9, [sp]
  411464:	ldr	w8, [sp]
  411468:	and	w8, w8, #0x1
  41146c:	mov	w0, w8
  411470:	sxtw	x9, w0
  411474:	cbz	x9, 41147c <error@@Base+0xf6c0>
  411478:	b	4114f4 <error@@Base+0xf738>
  41147c:	ldur	x0, [x29, #-32]
  411480:	ldur	x1, [x29, #-64]
  411484:	mov	x8, xzr
  411488:	mov	x2, x8
  41148c:	mov	w3, #0xa                   	// #10
  411490:	bl	40e1f8 <error@@Base+0xc43c>
  411494:	stur	x0, [x29, #-64]
  411498:	ldur	x8, [x29, #-64]
  41149c:	cmp	x8, #0x0
  4114a0:	cset	w9, eq  // eq = none
  4114a4:	and	w9, w9, #0x1
  4114a8:	mov	w0, w9
  4114ac:	sxtw	x8, w0
  4114b0:	cbz	x8, 4114b8 <error@@Base+0xf6fc>
  4114b4:	b	4114f4 <error@@Base+0xf738>
  4114b8:	ldur	x8, [x29, #-80]
  4114bc:	add	x8, x8, #0x1
  4114c0:	stur	x8, [x29, #-80]
  4114c4:	b	41140c <error@@Base+0xf650>
  4114c8:	ldur	x8, [x29, #-72]
  4114cc:	cbz	x8, 4114e8 <error@@Base+0xf72c>
  4114d0:	ldur	x0, [x29, #-32]
  4114d4:	ldur	x1, [x29, #-72]
  4114d8:	ldur	x2, [x29, #-64]
  4114dc:	mov	w3, #0x10                  	// #16
  4114e0:	bl	40e1f8 <error@@Base+0xc43c>
  4114e4:	stur	x0, [x29, #-64]
  4114e8:	ldur	x8, [x29, #-64]
  4114ec:	stur	x8, [x29, #-8]
  4114f0:	b	411508 <error@@Base+0xf74c>
  4114f4:	ldur	x8, [x29, #-56]
  4114f8:	mov	w9, #0xc                   	// #12
  4114fc:	str	w9, [x8]
  411500:	mov	x8, xzr
  411504:	stur	x8, [x29, #-8]
  411508:	ldur	x0, [x29, #-8]
  41150c:	ldp	x29, x30, [sp, #192]
  411510:	add	sp, sp, #0xd0
  411514:	ret
  411518:	sub	sp, sp, #0x30
  41151c:	str	x0, [sp, #32]
  411520:	str	x1, [sp, #24]
  411524:	str	x2, [sp, #16]
  411528:	ldr	x8, [sp, #24]
  41152c:	ldr	x8, [x8, #104]
  411530:	ldr	x9, [sp, #24]
  411534:	ldr	x9, [x9, #72]
  411538:	cmp	x8, x9
  41153c:	b.gt	41155c <error@@Base+0xf7a0>
  411540:	ldr	x8, [sp, #32]
  411544:	ldr	w9, [x8, #8]
  411548:	and	w9, w9, #0xffffff00
  41154c:	orr	w9, w9, #0x2
  411550:	str	w9, [x8, #8]
  411554:	str	wzr, [sp, #44]
  411558:	b	41184c <error@@Base+0xfa90>
  41155c:	ldr	x8, [sp, #24]
  411560:	ldr	x8, [x8, #8]
  411564:	ldr	x9, [sp, #24]
  411568:	ldr	x9, [x9, #72]
  41156c:	add	x9, x9, #0x0
  411570:	add	x8, x8, x9
  411574:	ldrb	w10, [x8]
  411578:	strb	w10, [sp, #15]
  41157c:	ldrb	w10, [sp, #15]
  411580:	ldr	x8, [sp, #32]
  411584:	strb	w10, [x8]
  411588:	ldr	x8, [sp, #24]
  41158c:	ldr	w10, [x8, #144]
  411590:	cmp	w10, #0x1
  411594:	b.le	4115f0 <error@@Base+0xf834>
  411598:	ldr	x8, [sp, #24]
  41159c:	ldr	x8, [x8, #72]
  4115a0:	ldr	x9, [sp, #24]
  4115a4:	ldr	x9, [x9, #48]
  4115a8:	cmp	x8, x9
  4115ac:	b.eq	4115f0 <error@@Base+0xf834>  // b.none
  4115b0:	ldr	x8, [sp, #24]
  4115b4:	ldr	x8, [x8, #16]
  4115b8:	ldr	x9, [sp, #24]
  4115bc:	ldr	x9, [x9, #72]
  4115c0:	ldr	w10, [x8, x9, lsl #2]
  4115c4:	mov	w11, #0xffffffff            	// #-1
  4115c8:	cmp	w10, w11
  4115cc:	b.ne	4115f0 <error@@Base+0xf834>  // b.any
  4115d0:	ldr	x8, [sp, #32]
  4115d4:	ldr	w9, [x8, #8]
  4115d8:	and	w9, w9, #0xffffff00
  4115dc:	mov	w10, #0x1                   	// #1
  4115e0:	orr	w9, w9, #0x1
  4115e4:	str	w9, [x8, #8]
  4115e8:	str	w10, [sp, #44]
  4115ec:	b	41184c <error@@Base+0xfa90>
  4115f0:	ldrb	w8, [sp, #15]
  4115f4:	cmp	w8, #0x5c
  4115f8:	b.ne	411680 <error@@Base+0xf8c4>  // b.any
  4115fc:	ldr	x8, [sp, #16]
  411600:	and	x8, x8, #0x1
  411604:	cbz	x8, 411680 <error@@Base+0xf8c4>
  411608:	ldr	x8, [sp, #24]
  41160c:	ldr	x8, [x8, #72]
  411610:	add	x8, x8, #0x1
  411614:	ldr	x9, [sp, #24]
  411618:	ldr	x9, [x9, #88]
  41161c:	cmp	x8, x9
  411620:	b.ge	411680 <error@@Base+0xf8c4>  // b.tcont
  411624:	ldr	x8, [sp, #24]
  411628:	ldr	x9, [x8, #72]
  41162c:	add	x9, x9, #0x1
  411630:	str	x9, [x8, #72]
  411634:	ldr	x8, [sp, #24]
  411638:	ldr	x8, [x8, #8]
  41163c:	ldr	x9, [sp, #24]
  411640:	ldr	x9, [x9, #72]
  411644:	add	x9, x9, #0x0
  411648:	add	x8, x8, x9
  41164c:	ldrb	w10, [x8]
  411650:	strb	w10, [sp, #14]
  411654:	ldrb	w10, [sp, #14]
  411658:	ldr	x8, [sp, #32]
  41165c:	strb	w10, [x8]
  411660:	ldr	x8, [sp, #32]
  411664:	ldr	w10, [x8, #8]
  411668:	and	w10, w10, #0xffffff00
  41166c:	mov	w11, #0x1                   	// #1
  411670:	orr	w10, w10, #0x1
  411674:	str	w10, [x8, #8]
  411678:	str	w11, [sp, #44]
  41167c:	b	41184c <error@@Base+0xfa90>
  411680:	ldrb	w8, [sp, #15]
  411684:	cmp	w8, #0x5b
  411688:	b.ne	4117a8 <error@@Base+0xf9ec>  // b.any
  41168c:	ldr	x8, [sp, #24]
  411690:	ldr	x8, [x8, #72]
  411694:	add	x8, x8, #0x1
  411698:	ldr	x9, [sp, #24]
  41169c:	ldr	x9, [x9, #88]
  4116a0:	cmp	x8, x9
  4116a4:	b.ge	4116cc <error@@Base+0xf910>  // b.tcont
  4116a8:	ldr	x8, [sp, #24]
  4116ac:	ldr	x8, [x8, #8]
  4116b0:	ldr	x9, [sp, #24]
  4116b4:	ldr	x9, [x9, #72]
  4116b8:	add	x9, x9, #0x1
  4116bc:	add	x8, x8, x9
  4116c0:	ldrb	w10, [x8]
  4116c4:	strb	w10, [sp, #13]
  4116c8:	b	4116d4 <error@@Base+0xf918>
  4116cc:	mov	w8, #0x0                   	// #0
  4116d0:	strb	w8, [sp, #13]
  4116d4:	ldrb	w8, [sp, #13]
  4116d8:	ldr	x9, [sp, #32]
  4116dc:	strb	w8, [x9]
  4116e0:	mov	w8, #0x2                   	// #2
  4116e4:	str	w8, [sp, #8]
  4116e8:	ldrb	w8, [sp, #13]
  4116ec:	cmp	w8, #0x2e
  4116f0:	str	w8, [sp, #4]
  4116f4:	b.eq	41171c <error@@Base+0xf960>  // b.none
  4116f8:	b	4116fc <error@@Base+0xf940>
  4116fc:	ldr	w8, [sp, #4]
  411700:	cmp	w8, #0x3a
  411704:	b.eq	411750 <error@@Base+0xf994>  // b.none
  411708:	b	41170c <error@@Base+0xf950>
  41170c:	ldr	w8, [sp, #4]
  411710:	cmp	w8, #0x3d
  411714:	b.eq	411738 <error@@Base+0xf97c>  // b.none
  411718:	b	411774 <error@@Base+0xf9b8>
  41171c:	ldr	x8, [sp, #32]
  411720:	ldr	w9, [x8, #8]
  411724:	and	w9, w9, #0xffffff00
  411728:	mov	w10, #0x1a                  	// #26
  41172c:	orr	w9, w9, w10
  411730:	str	w9, [x8, #8]
  411734:	b	41179c <error@@Base+0xf9e0>
  411738:	ldr	x8, [sp, #32]
  41173c:	ldr	w9, [x8, #8]
  411740:	and	w9, w9, #0xffffff00
  411744:	orr	w9, w9, #0x1c
  411748:	str	w9, [x8, #8]
  41174c:	b	41179c <error@@Base+0xf9e0>
  411750:	ldr	x8, [sp, #16]
  411754:	and	x8, x8, #0x4
  411758:	cbz	x8, 411774 <error@@Base+0xf9b8>
  41175c:	ldr	x8, [sp, #32]
  411760:	ldr	w9, [x8, #8]
  411764:	and	w9, w9, #0xffffff00
  411768:	orr	w9, w9, #0x1e
  41176c:	str	w9, [x8, #8]
  411770:	b	41179c <error@@Base+0xf9e0>
  411774:	ldr	x8, [sp, #32]
  411778:	ldr	w9, [x8, #8]
  41177c:	and	w9, w9, #0xffffff00
  411780:	mov	w10, #0x1                   	// #1
  411784:	orr	w9, w9, #0x1
  411788:	str	w9, [x8, #8]
  41178c:	ldrb	w9, [sp, #15]
  411790:	ldr	x8, [sp, #32]
  411794:	strb	w9, [x8]
  411798:	str	w10, [sp, #8]
  41179c:	ldr	w8, [sp, #8]
  4117a0:	str	w8, [sp, #44]
  4117a4:	b	41184c <error@@Base+0xfa90>
  4117a8:	ldrb	w8, [sp, #15]
  4117ac:	cmp	w8, #0x2d
  4117b0:	str	w8, [sp]
  4117b4:	b.eq	4117dc <error@@Base+0xfa20>  // b.none
  4117b8:	b	4117bc <error@@Base+0xfa00>
  4117bc:	ldr	w8, [sp]
  4117c0:	cmp	w8, #0x5d
  4117c4:	b.eq	4117f8 <error@@Base+0xfa3c>  // b.none
  4117c8:	b	4117cc <error@@Base+0xfa10>
  4117cc:	ldr	w8, [sp]
  4117d0:	cmp	w8, #0x5e
  4117d4:	b.eq	411814 <error@@Base+0xfa58>  // b.none
  4117d8:	b	411830 <error@@Base+0xfa74>
  4117dc:	ldr	x8, [sp, #32]
  4117e0:	ldr	w9, [x8, #8]
  4117e4:	and	w9, w9, #0xffffff00
  4117e8:	mov	w10, #0x16                  	// #22
  4117ec:	orr	w9, w9, w10
  4117f0:	str	w9, [x8, #8]
  4117f4:	b	411844 <error@@Base+0xfa88>
  4117f8:	ldr	x8, [sp, #32]
  4117fc:	ldr	w9, [x8, #8]
  411800:	and	w9, w9, #0xffffff00
  411804:	mov	w10, #0x15                  	// #21
  411808:	orr	w9, w9, w10
  41180c:	str	w9, [x8, #8]
  411810:	b	411844 <error@@Base+0xfa88>
  411814:	ldr	x8, [sp, #32]
  411818:	ldr	w9, [x8, #8]
  41181c:	and	w9, w9, #0xffffff00
  411820:	mov	w10, #0x19                  	// #25
  411824:	orr	w9, w9, w10
  411828:	str	w9, [x8, #8]
  41182c:	b	411844 <error@@Base+0xfa88>
  411830:	ldr	x8, [sp, #32]
  411834:	ldr	w9, [x8, #8]
  411838:	and	w9, w9, #0xffffff00
  41183c:	orr	w9, w9, #0x1
  411840:	str	w9, [x8, #8]
  411844:	mov	w8, #0x1                   	// #1
  411848:	str	w8, [sp, #44]
  41184c:	ldr	w0, [sp, #44]
  411850:	add	sp, sp, #0x30
  411854:	ret
  411858:	sub	sp, sp, #0x10
  41185c:	mov	x8, #0x40                  	// #64
  411860:	mov	x9, #0x1                   	// #1
  411864:	str	x0, [sp, #8]
  411868:	str	x1, [sp]
  41186c:	ldr	x10, [sp]
  411870:	sdiv	x11, x10, x8
  411874:	mul	x11, x11, x8
  411878:	subs	x10, x10, x11
  41187c:	lsl	x9, x9, x10
  411880:	ldr	x10, [sp, #8]
  411884:	ldr	x11, [sp]
  411888:	sdiv	x8, x11, x8
  41188c:	mov	x11, #0x8                   	// #8
  411890:	mul	x8, x11, x8
  411894:	add	x8, x10, x8
  411898:	ldr	x10, [x8]
  41189c:	orr	x9, x10, x9
  4118a0:	str	x9, [x8]
  4118a4:	add	sp, sp, #0x10
  4118a8:	ret
  4118ac:	sub	sp, sp, #0x60
  4118b0:	stp	x29, x30, [sp, #80]
  4118b4:	add	x29, sp, #0x50
  4118b8:	mov	w8, #0x1                   	// #1
  4118bc:	stur	x0, [x29, #-16]
  4118c0:	stur	x1, [x29, #-24]
  4118c4:	stur	x2, [x29, #-32]
  4118c8:	stur	w3, [x29, #-36]
  4118cc:	str	x4, [sp, #32]
  4118d0:	str	x5, [sp, #24]
  4118d4:	and	w8, w6, w8
  4118d8:	strb	w8, [sp, #23]
  4118dc:	ldur	x0, [x29, #-24]
  4118e0:	ldur	x9, [x29, #-24]
  4118e4:	ldr	x1, [x9, #72]
  4118e8:	bl	412b04 <error@@Base+0x10d48>
  4118ec:	str	w0, [sp, #16]
  4118f0:	ldr	w8, [sp, #16]
  4118f4:	cmp	w8, #0x1
  4118f8:	b.le	41193c <error@@Base+0xfb80>
  4118fc:	ldur	x8, [x29, #-16]
  411900:	mov	w9, #0x1                   	// #1
  411904:	str	w9, [x8]
  411908:	ldur	x0, [x29, #-24]
  41190c:	ldur	x8, [x29, #-24]
  411910:	ldr	x1, [x8, #72]
  411914:	bl	40edfc <error@@Base+0xd040>
  411918:	ldur	x8, [x29, #-16]
  41191c:	str	w0, [x8, #8]
  411920:	ldrsw	x8, [sp, #16]
  411924:	ldur	x10, [x29, #-24]
  411928:	ldr	x11, [x10, #72]
  41192c:	add	x8, x11, x8
  411930:	str	x8, [x10, #72]
  411934:	stur	wzr, [x29, #-4]
  411938:	b	411a18 <error@@Base+0xfc5c>
  41193c:	ldursw	x8, [x29, #-36]
  411940:	ldur	x9, [x29, #-24]
  411944:	ldr	x10, [x9, #72]
  411948:	add	x8, x10, x8
  41194c:	str	x8, [x9, #72]
  411950:	ldur	x8, [x29, #-32]
  411954:	ldr	w11, [x8, #8]
  411958:	and	w11, w11, #0xff
  41195c:	cmp	w11, #0x1a
  411960:	b.eq	41198c <error@@Base+0xfbd0>  // b.none
  411964:	ldur	x8, [x29, #-32]
  411968:	ldr	w9, [x8, #8]
  41196c:	and	w9, w9, #0xff
  411970:	cmp	w9, #0x1e
  411974:	b.eq	41198c <error@@Base+0xfbd0>  // b.none
  411978:	ldur	x8, [x29, #-32]
  41197c:	ldr	w9, [x8, #8]
  411980:	and	w9, w9, #0xff
  411984:	cmp	w9, #0x1c
  411988:	b.ne	4119a4 <error@@Base+0xfbe8>  // b.any
  41198c:	ldur	x0, [x29, #-16]
  411990:	ldur	x1, [x29, #-24]
  411994:	ldur	x2, [x29, #-32]
  411998:	bl	412b9c <error@@Base+0x10de0>
  41199c:	stur	w0, [x29, #-4]
  4119a0:	b	411a18 <error@@Base+0xfc5c>
  4119a4:	ldur	x8, [x29, #-32]
  4119a8:	ldr	w9, [x8, #8]
  4119ac:	and	w9, w9, #0xff
  4119b0:	cmp	w9, #0x16
  4119b4:	cset	w9, eq  // eq = none
  4119b8:	and	w9, w9, #0x1
  4119bc:	mov	w0, w9
  4119c0:	sxtw	x8, w0
  4119c4:	cbz	x8, 4119fc <error@@Base+0xfc40>
  4119c8:	ldrb	w8, [sp, #23]
  4119cc:	tbnz	w8, #0, 4119fc <error@@Base+0xfc40>
  4119d0:	ldur	x1, [x29, #-24]
  4119d4:	ldr	x2, [sp, #24]
  4119d8:	mov	x0, sp
  4119dc:	bl	411518 <error@@Base+0xf75c>
  4119e0:	ldr	w8, [sp, #8]
  4119e4:	and	w8, w8, #0xff
  4119e8:	cmp	w8, #0x15
  4119ec:	b.eq	4119fc <error@@Base+0xfc40>  // b.none
  4119f0:	mov	w8, #0xb                   	// #11
  4119f4:	stur	w8, [x29, #-4]
  4119f8:	b	411a18 <error@@Base+0xfc5c>
  4119fc:	ldur	x8, [x29, #-16]
  411a00:	str	wzr, [x8]
  411a04:	ldur	x8, [x29, #-32]
  411a08:	ldrb	w9, [x8]
  411a0c:	ldur	x8, [x29, #-16]
  411a10:	strb	w9, [x8, #8]
  411a14:	stur	wzr, [x29, #-4]
  411a18:	ldur	w0, [x29, #-4]
  411a1c:	ldp	x29, x30, [sp, #80]
  411a20:	add	sp, sp, #0x60
  411a24:	ret
  411a28:	sub	sp, sp, #0xb0
  411a2c:	stp	x29, x30, [sp, #160]
  411a30:	add	x29, sp, #0xa0
  411a34:	stur	x0, [x29, #-16]
  411a38:	stur	x1, [x29, #-24]
  411a3c:	stur	x2, [x29, #-32]
  411a40:	stur	x3, [x29, #-40]
  411a44:	stur	x4, [x29, #-48]
  411a48:	stur	x5, [x29, #-56]
  411a4c:	ldur	x8, [x29, #-48]
  411a50:	ldr	w9, [x8]
  411a54:	mov	w10, #0x1                   	// #1
  411a58:	cmp	w9, #0x2
  411a5c:	str	w10, [sp, #52]
  411a60:	b.eq	411aa8 <error@@Base+0xfcec>  // b.none
  411a64:	ldur	x8, [x29, #-48]
  411a68:	ldr	w9, [x8]
  411a6c:	mov	w10, #0x1                   	// #1
  411a70:	cmp	w9, #0x4
  411a74:	str	w10, [sp, #52]
  411a78:	b.eq	411aa8 <error@@Base+0xfcec>  // b.none
  411a7c:	ldur	x8, [x29, #-56]
  411a80:	ldr	w9, [x8]
  411a84:	mov	w10, #0x1                   	// #1
  411a88:	cmp	w9, #0x2
  411a8c:	str	w10, [sp, #52]
  411a90:	b.eq	411aa8 <error@@Base+0xfcec>  // b.none
  411a94:	ldur	x8, [x29, #-56]
  411a98:	ldr	w9, [x8]
  411a9c:	cmp	w9, #0x4
  411aa0:	cset	w9, eq  // eq = none
  411aa4:	str	w9, [sp, #52]
  411aa8:	ldr	w8, [sp, #52]
  411aac:	and	w8, w8, #0x1
  411ab0:	mov	w0, w8
  411ab4:	sxtw	x9, w0
  411ab8:	cbz	x9, 411ac8 <error@@Base+0xfd0c>
  411abc:	mov	w8, #0xb                   	// #11
  411ac0:	stur	w8, [x29, #-4]
  411ac4:	b	411e84 <error@@Base+0x100c8>
  411ac8:	ldur	x8, [x29, #-48]
  411acc:	ldr	w9, [x8]
  411ad0:	cmp	w9, #0x3
  411ad4:	b.ne	411af4 <error@@Base+0xfd38>  // b.any
  411ad8:	ldur	x8, [x29, #-48]
  411adc:	ldr	x0, [x8, #8]
  411ae0:	bl	4017a0 <strlen@plt>
  411ae4:	mov	w9, #0x1                   	// #1
  411ae8:	cmp	x0, #0x1
  411aec:	str	w9, [sp, #48]
  411af0:	b.hi	411b2c <error@@Base+0xfd70>  // b.pmore
  411af4:	ldur	x8, [x29, #-56]
  411af8:	ldr	w9, [x8]
  411afc:	mov	w10, #0x0                   	// #0
  411b00:	cmp	w9, #0x3
  411b04:	str	w10, [sp, #44]
  411b08:	b.ne	411b24 <error@@Base+0xfd68>  // b.any
  411b0c:	ldur	x8, [x29, #-56]
  411b10:	ldr	x0, [x8, #8]
  411b14:	bl	4017a0 <strlen@plt>
  411b18:	cmp	x0, #0x1
  411b1c:	cset	w9, hi  // hi = pmore
  411b20:	str	w9, [sp, #44]
  411b24:	ldr	w8, [sp, #44]
  411b28:	str	w8, [sp, #48]
  411b2c:	ldr	w8, [sp, #48]
  411b30:	and	w8, w8, #0x1
  411b34:	mov	w0, w8
  411b38:	sxtw	x9, w0
  411b3c:	cbz	x9, 411b4c <error@@Base+0xfd90>
  411b40:	mov	w8, #0x3                   	// #3
  411b44:	stur	w8, [x29, #-4]
  411b48:	b	411e84 <error@@Base+0x100c8>
  411b4c:	ldur	x8, [x29, #-48]
  411b50:	ldr	w9, [x8]
  411b54:	cbnz	w9, 411b68 <error@@Base+0xfdac>
  411b58:	ldur	x8, [x29, #-48]
  411b5c:	ldrb	w9, [x8, #8]
  411b60:	str	w9, [sp, #40]
  411b64:	b	411b9c <error@@Base+0xfde0>
  411b68:	ldur	x8, [x29, #-48]
  411b6c:	ldr	w9, [x8]
  411b70:	cmp	w9, #0x3
  411b74:	b.ne	411b8c <error@@Base+0xfdd0>  // b.any
  411b78:	ldur	x8, [x29, #-48]
  411b7c:	ldr	x8, [x8, #8]
  411b80:	ldrb	w9, [x8]
  411b84:	str	w9, [sp, #36]
  411b88:	b	411b94 <error@@Base+0xfdd8>
  411b8c:	mov	w8, wzr
  411b90:	str	w8, [sp, #36]
  411b94:	ldr	w8, [sp, #36]
  411b98:	str	w8, [sp, #40]
  411b9c:	ldr	w8, [sp, #40]
  411ba0:	stur	w8, [x29, #-60]
  411ba4:	ldur	x9, [x29, #-56]
  411ba8:	ldr	w8, [x9]
  411bac:	cbnz	w8, 411bc0 <error@@Base+0xfe04>
  411bb0:	ldur	x8, [x29, #-56]
  411bb4:	ldrb	w9, [x8, #8]
  411bb8:	str	w9, [sp, #32]
  411bbc:	b	411bf4 <error@@Base+0xfe38>
  411bc0:	ldur	x8, [x29, #-56]
  411bc4:	ldr	w9, [x8]
  411bc8:	cmp	w9, #0x3
  411bcc:	b.ne	411be4 <error@@Base+0xfe28>  // b.any
  411bd0:	ldur	x8, [x29, #-56]
  411bd4:	ldr	x8, [x8, #8]
  411bd8:	ldrb	w9, [x8]
  411bdc:	str	w9, [sp, #28]
  411be0:	b	411bec <error@@Base+0xfe30>
  411be4:	mov	w8, wzr
  411be8:	str	w8, [sp, #28]
  411bec:	ldr	w8, [sp, #28]
  411bf0:	str	w8, [sp, #32]
  411bf4:	ldr	w8, [sp, #32]
  411bf8:	stur	w8, [x29, #-64]
  411bfc:	ldur	x9, [x29, #-48]
  411c00:	ldr	w8, [x9]
  411c04:	cbz	w8, 411c18 <error@@Base+0xfe5c>
  411c08:	ldur	x8, [x29, #-48]
  411c0c:	ldr	w9, [x8]
  411c10:	cmp	w9, #0x3
  411c14:	b.ne	411c30 <error@@Base+0xfe74>  // b.any
  411c18:	ldur	w8, [x29, #-60]
  411c1c:	ldur	x1, [x29, #-32]
  411c20:	mov	w0, w8
  411c24:	bl	412f10 <error@@Base+0x11154>
  411c28:	str	w0, [sp, #24]
  411c2c:	b	411c3c <error@@Base+0xfe80>
  411c30:	ldur	x8, [x29, #-48]
  411c34:	ldr	w9, [x8, #8]
  411c38:	str	w9, [sp, #24]
  411c3c:	ldr	w8, [sp, #24]
  411c40:	stur	w8, [x29, #-72]
  411c44:	ldur	x9, [x29, #-56]
  411c48:	ldr	w8, [x9]
  411c4c:	cbz	w8, 411c60 <error@@Base+0xfea4>
  411c50:	ldur	x8, [x29, #-56]
  411c54:	ldr	w9, [x8]
  411c58:	cmp	w9, #0x3
  411c5c:	b.ne	411c78 <error@@Base+0xfebc>  // b.any
  411c60:	ldur	w8, [x29, #-64]
  411c64:	ldur	x1, [x29, #-32]
  411c68:	mov	w0, w8
  411c6c:	bl	412f10 <error@@Base+0x11154>
  411c70:	str	w0, [sp, #20]
  411c74:	b	411c84 <error@@Base+0xfec8>
  411c78:	ldur	x8, [x29, #-56]
  411c7c:	ldr	w9, [x8, #8]
  411c80:	str	w9, [sp, #20]
  411c84:	ldr	w8, [sp, #20]
  411c88:	stur	w8, [x29, #-76]
  411c8c:	ldur	w8, [x29, #-72]
  411c90:	mov	w9, #0xffffffff            	// #-1
  411c94:	cmp	w8, w9
  411c98:	b.eq	411cac <error@@Base+0xfef0>  // b.none
  411c9c:	ldur	w8, [x29, #-76]
  411ca0:	mov	w9, #0xffffffff            	// #-1
  411ca4:	cmp	w8, w9
  411ca8:	b.ne	411cb8 <error@@Base+0xfefc>  // b.any
  411cac:	mov	w8, #0x3                   	// #3
  411cb0:	stur	w8, [x29, #-4]
  411cb4:	b	411e84 <error@@Base+0x100c8>
  411cb8:	ldur	x8, [x29, #-16]
  411cbc:	and	x8, x8, #0x10000
  411cc0:	mov	w9, #0x0                   	// #0
  411cc4:	str	w9, [sp, #16]
  411cc8:	cbz	x8, 411ce0 <error@@Base+0xff24>
  411ccc:	ldur	w8, [x29, #-72]
  411cd0:	ldur	w9, [x29, #-76]
  411cd4:	cmp	w8, w9
  411cd8:	cset	w8, hi  // hi = pmore
  411cdc:	str	w8, [sp, #16]
  411ce0:	ldr	w8, [sp, #16]
  411ce4:	and	w8, w8, #0x1
  411ce8:	mov	w0, w8
  411cec:	sxtw	x9, w0
  411cf0:	cbz	x9, 411d00 <error@@Base+0xff44>
  411cf4:	mov	w8, #0xb                   	// #11
  411cf8:	stur	w8, [x29, #-4]
  411cfc:	b	411e84 <error@@Base+0x100c8>
  411d00:	ldur	x8, [x29, #-32]
  411d04:	cbz	x8, 411e30 <error@@Base+0x10074>
  411d08:	ldur	x8, [x29, #-40]
  411d0c:	ldr	x8, [x8]
  411d10:	ldur	x9, [x29, #-32]
  411d14:	ldr	x9, [x9, #64]
  411d18:	cmp	x8, x9
  411d1c:	cset	w10, eq  // eq = none
  411d20:	and	w10, w10, #0x1
  411d24:	mov	w0, w10
  411d28:	sxtw	x8, w0
  411d2c:	cbz	x8, 411df8 <error@@Base+0x1003c>
  411d30:	ldur	x8, [x29, #-32]
  411d34:	ldr	x8, [x8, #64]
  411d38:	mov	x9, #0x2                   	// #2
  411d3c:	mul	x8, x9, x8
  411d40:	add	x8, x8, #0x1
  411d44:	str	x8, [sp, #56]
  411d48:	ldur	x8, [x29, #-32]
  411d4c:	ldr	x0, [x8, #8]
  411d50:	ldr	x8, [sp, #56]
  411d54:	mov	x9, #0x4                   	// #4
  411d58:	mul	x1, x8, x9
  411d5c:	str	x9, [sp, #8]
  411d60:	bl	401940 <realloc@plt>
  411d64:	str	x0, [sp, #72]
  411d68:	ldur	x8, [x29, #-32]
  411d6c:	ldr	x0, [x8, #16]
  411d70:	ldr	x8, [sp, #56]
  411d74:	ldr	x9, [sp, #8]
  411d78:	mul	x1, x8, x9
  411d7c:	bl	401940 <realloc@plt>
  411d80:	str	x0, [sp, #64]
  411d84:	ldr	x8, [sp, #72]
  411d88:	mov	w10, #0x1                   	// #1
  411d8c:	str	w10, [sp, #4]
  411d90:	cbz	x8, 411da4 <error@@Base+0xffe8>
  411d94:	ldr	x8, [sp, #64]
  411d98:	cmp	x8, #0x0
  411d9c:	cset	w9, eq  // eq = none
  411da0:	str	w9, [sp, #4]
  411da4:	ldr	w8, [sp, #4]
  411da8:	and	w8, w8, #0x1
  411dac:	mov	w0, w8
  411db0:	sxtw	x9, w0
  411db4:	cbz	x9, 411dd4 <error@@Base+0x10018>
  411db8:	ldr	x0, [sp, #72]
  411dbc:	bl	401a90 <free@plt>
  411dc0:	ldr	x0, [sp, #64]
  411dc4:	bl	401a90 <free@plt>
  411dc8:	mov	w8, #0xc                   	// #12
  411dcc:	stur	w8, [x29, #-4]
  411dd0:	b	411e84 <error@@Base+0x100c8>
  411dd4:	ldr	x8, [sp, #72]
  411dd8:	ldur	x9, [x29, #-32]
  411ddc:	str	x8, [x9, #8]
  411de0:	ldr	x8, [sp, #64]
  411de4:	ldur	x9, [x29, #-32]
  411de8:	str	x8, [x9, #16]
  411dec:	ldr	x8, [sp, #56]
  411df0:	ldur	x9, [x29, #-40]
  411df4:	str	x8, [x9]
  411df8:	ldur	w8, [x29, #-72]
  411dfc:	ldur	x9, [x29, #-32]
  411e00:	ldr	x9, [x9, #8]
  411e04:	ldur	x10, [x29, #-32]
  411e08:	ldr	x10, [x10, #64]
  411e0c:	str	w8, [x9, x10, lsl #2]
  411e10:	ldur	w8, [x29, #-76]
  411e14:	ldur	x9, [x29, #-32]
  411e18:	ldr	x9, [x9, #16]
  411e1c:	ldur	x10, [x29, #-32]
  411e20:	ldr	x11, [x10, #64]
  411e24:	add	x12, x11, #0x1
  411e28:	str	x12, [x10, #64]
  411e2c:	str	w8, [x9, x11, lsl #2]
  411e30:	stur	wzr, [x29, #-68]
  411e34:	ldur	w8, [x29, #-68]
  411e38:	cmp	w8, #0x100
  411e3c:	b.cs	411e80 <error@@Base+0x100c4>  // b.hs, b.nlast
  411e40:	ldur	w8, [x29, #-72]
  411e44:	ldur	w9, [x29, #-68]
  411e48:	cmp	w8, w9
  411e4c:	b.hi	411e70 <error@@Base+0x100b4>  // b.pmore
  411e50:	ldur	w8, [x29, #-68]
  411e54:	ldur	w9, [x29, #-76]
  411e58:	cmp	w8, w9
  411e5c:	b.hi	411e70 <error@@Base+0x100b4>  // b.pmore
  411e60:	ldur	x0, [x29, #-24]
  411e64:	ldur	w8, [x29, #-68]
  411e68:	mov	w1, w8
  411e6c:	bl	411858 <error@@Base+0xfa9c>
  411e70:	ldur	w8, [x29, #-68]
  411e74:	add	w8, w8, #0x1
  411e78:	stur	w8, [x29, #-68]
  411e7c:	b	411e34 <error@@Base+0x10078>
  411e80:	stur	wzr, [x29, #-4]
  411e84:	ldur	w0, [x29, #-4]
  411e88:	ldp	x29, x30, [sp, #160]
  411e8c:	add	sp, sp, #0xb0
  411e90:	ret
  411e94:	sub	sp, sp, #0x40
  411e98:	stp	x29, x30, [sp, #48]
  411e9c:	add	x29, sp, #0x30
  411ea0:	stur	x0, [x29, #-16]
  411ea4:	str	x1, [sp, #24]
  411ea8:	str	x2, [sp, #16]
  411eac:	str	x3, [sp, #8]
  411eb0:	ldr	x0, [sp, #8]
  411eb4:	bl	4017a0 <strlen@plt>
  411eb8:	cmp	x0, #0x1
  411ebc:	cset	w8, ne  // ne = any
  411ec0:	and	w8, w8, #0x1
  411ec4:	mov	w0, w8
  411ec8:	sxtw	x9, w0
  411ecc:	cbz	x9, 411edc <error@@Base+0x10120>
  411ed0:	mov	w8, #0x3                   	// #3
  411ed4:	stur	w8, [x29, #-4]
  411ed8:	b	411ef4 <error@@Base+0x10138>
  411edc:	ldur	x0, [x29, #-16]
  411ee0:	ldr	x8, [sp, #8]
  411ee4:	ldrb	w9, [x8]
  411ee8:	mov	w1, w9
  411eec:	bl	411858 <error@@Base+0xfa9c>
  411ef0:	stur	wzr, [x29, #-4]
  411ef4:	ldur	w0, [x29, #-4]
  411ef8:	ldp	x29, x30, [sp, #48]
  411efc:	add	sp, sp, #0x40
  411f00:	ret
  411f04:	sub	sp, sp, #0x40
  411f08:	stp	x29, x30, [sp, #48]
  411f0c:	add	x29, sp, #0x30
  411f10:	stur	x0, [x29, #-16]
  411f14:	str	x1, [sp, #24]
  411f18:	str	x2, [sp, #16]
  411f1c:	str	x3, [sp, #8]
  411f20:	ldr	x0, [sp, #8]
  411f24:	bl	4017a0 <strlen@plt>
  411f28:	str	x0, [sp]
  411f2c:	ldr	x8, [sp]
  411f30:	cmp	x8, #0x1
  411f34:	cset	w9, ne  // ne = any
  411f38:	and	w9, w9, #0x1
  411f3c:	mov	w0, w9
  411f40:	sxtw	x8, w0
  411f44:	cbz	x8, 411f54 <error@@Base+0x10198>
  411f48:	mov	w8, #0x3                   	// #3
  411f4c:	stur	w8, [x29, #-4]
  411f50:	b	411f6c <error@@Base+0x101b0>
  411f54:	ldur	x0, [x29, #-16]
  411f58:	ldr	x8, [sp, #8]
  411f5c:	ldrb	w9, [x8]
  411f60:	mov	w1, w9
  411f64:	bl	411858 <error@@Base+0xfa9c>
  411f68:	stur	wzr, [x29, #-4]
  411f6c:	ldur	w0, [x29, #-4]
  411f70:	ldp	x29, x30, [sp, #48]
  411f74:	add	sp, sp, #0x40
  411f78:	ret
  411f7c:	sub	sp, sp, #0x70
  411f80:	stp	x29, x30, [sp, #96]
  411f84:	add	x29, sp, #0x60
  411f88:	stur	x0, [x29, #-16]
  411f8c:	stur	x1, [x29, #-24]
  411f90:	stur	x2, [x29, #-32]
  411f94:	stur	x3, [x29, #-40]
  411f98:	str	x4, [sp, #48]
  411f9c:	str	x5, [sp, #40]
  411fa0:	ldr	x8, [sp, #48]
  411fa4:	str	x8, [sp, #24]
  411fa8:	ldr	x8, [sp, #40]
  411fac:	and	x8, x8, #0x400000
  411fb0:	cbz	x8, 411fe8 <error@@Base+0x1022c>
  411fb4:	ldr	x0, [sp, #24]
  411fb8:	adrp	x1, 422000 <error@@Base+0x20244>
  411fbc:	add	x1, x1, #0x9da
  411fc0:	bl	401a60 <strcmp@plt>
  411fc4:	cbz	w0, 411fdc <error@@Base+0x10220>
  411fc8:	ldr	x0, [sp, #24]
  411fcc:	adrp	x1, 422000 <error@@Base+0x20244>
  411fd0:	add	x1, x1, #0x9e0
  411fd4:	bl	401a60 <strcmp@plt>
  411fd8:	cbnz	w0, 411fe8 <error@@Base+0x1022c>
  411fdc:	adrp	x8, 422000 <error@@Base+0x20244>
  411fe0:	add	x8, x8, #0x9e6
  411fe4:	str	x8, [sp, #24]
  411fe8:	ldur	x8, [x29, #-40]
  411fec:	ldr	x8, [x8]
  411ff0:	ldur	x9, [x29, #-32]
  411ff4:	ldr	x9, [x9, #72]
  411ff8:	cmp	x8, x9
  411ffc:	cset	w10, eq  // eq = none
  412000:	and	w10, w10, #0x1
  412004:	mov	w0, w10
  412008:	sxtw	x8, w0
  41200c:	cbz	x8, 412084 <error@@Base+0x102c8>
  412010:	ldur	x8, [x29, #-32]
  412014:	ldr	x8, [x8, #72]
  412018:	mov	x9, #0x2                   	// #2
  41201c:	mul	x8, x9, x8
  412020:	add	x8, x8, #0x1
  412024:	str	x8, [sp, #16]
  412028:	ldur	x8, [x29, #-32]
  41202c:	ldr	x0, [x8, #24]
  412030:	ldr	x8, [sp, #16]
  412034:	mov	x9, #0x8                   	// #8
  412038:	mul	x1, x8, x9
  41203c:	bl	401940 <realloc@plt>
  412040:	str	x0, [sp, #8]
  412044:	ldr	x8, [sp, #8]
  412048:	cmp	x8, #0x0
  41204c:	cset	w10, eq  // eq = none
  412050:	and	w10, w10, #0x1
  412054:	mov	w0, w10
  412058:	sxtw	x8, w0
  41205c:	cbz	x8, 41206c <error@@Base+0x102b0>
  412060:	mov	w8, #0xc                   	// #12
  412064:	stur	w8, [x29, #-4]
  412068:	b	412a48 <error@@Base+0x10c8c>
  41206c:	ldr	x8, [sp, #8]
  412070:	ldur	x9, [x29, #-32]
  412074:	str	x8, [x9, #24]
  412078:	ldr	x8, [sp, #16]
  41207c:	ldur	x9, [x29, #-40]
  412080:	str	x8, [x9]
  412084:	ldr	x0, [sp, #24]
  412088:	bl	4017e0 <wctype@plt>
  41208c:	ldur	x8, [x29, #-32]
  412090:	ldr	x8, [x8, #24]
  412094:	ldur	x9, [x29, #-32]
  412098:	ldr	x10, [x9, #72]
  41209c:	add	x11, x10, #0x1
  4120a0:	str	x11, [x9, #72]
  4120a4:	str	x0, [x8, x10, lsl #3]
  4120a8:	ldr	x0, [sp, #24]
  4120ac:	adrp	x1, 422000 <error@@Base+0x20244>
  4120b0:	add	x1, x1, #0x95a
  4120b4:	bl	401a60 <strcmp@plt>
  4120b8:	cbnz	w0, 412174 <error@@Base+0x103b8>
  4120bc:	ldur	x8, [x29, #-16]
  4120c0:	cmp	x8, #0x0
  4120c4:	cset	w9, ne  // ne = any
  4120c8:	and	w9, w9, #0x1
  4120cc:	mov	w0, w9
  4120d0:	sxtw	x8, w0
  4120d4:	cbz	x8, 41212c <error@@Base+0x10370>
  4120d8:	str	wzr, [sp, #36]
  4120dc:	ldr	w8, [sp, #36]
  4120e0:	cmp	w8, #0x100
  4120e4:	b.ge	412128 <error@@Base+0x1036c>  // b.tcont
  4120e8:	bl	401a70 <__ctype_b_loc@plt>
  4120ec:	ldr	x8, [x0]
  4120f0:	ldrsw	x9, [sp, #36]
  4120f4:	ldrh	w10, [x8, x9, lsl #1]
  4120f8:	and	w10, w10, #0x8
  4120fc:	cbz	w10, 412118 <error@@Base+0x1035c>
  412100:	ldur	x0, [x29, #-24]
  412104:	ldur	x8, [x29, #-16]
  412108:	ldrsw	x9, [sp, #36]
  41210c:	ldrb	w10, [x8, x9]
  412110:	mov	w1, w10
  412114:	bl	411858 <error@@Base+0xfa9c>
  412118:	ldr	w8, [sp, #36]
  41211c:	add	w8, w8, #0x1
  412120:	str	w8, [sp, #36]
  412124:	b	4120dc <error@@Base+0x10320>
  412128:	b	412170 <error@@Base+0x103b4>
  41212c:	str	wzr, [sp, #36]
  412130:	ldr	w8, [sp, #36]
  412134:	cmp	w8, #0x100
  412138:	b.ge	412170 <error@@Base+0x103b4>  // b.tcont
  41213c:	bl	401a70 <__ctype_b_loc@plt>
  412140:	ldr	x8, [x0]
  412144:	ldrsw	x9, [sp, #36]
  412148:	ldrh	w10, [x8, x9, lsl #1]
  41214c:	and	w10, w10, #0x8
  412150:	cbz	w10, 412160 <error@@Base+0x103a4>
  412154:	ldur	x0, [x29, #-24]
  412158:	ldrsw	x1, [sp, #36]
  41215c:	bl	411858 <error@@Base+0xfa9c>
  412160:	ldr	w8, [sp, #36]
  412164:	add	w8, w8, #0x1
  412168:	str	w8, [sp, #36]
  41216c:	b	412130 <error@@Base+0x10374>
  412170:	b	412a44 <error@@Base+0x10c88>
  412174:	ldr	x0, [sp, #24]
  412178:	adrp	x1, 422000 <error@@Base+0x20244>
  41217c:	add	x1, x1, #0x9ec
  412180:	bl	401a60 <strcmp@plt>
  412184:	cbnz	w0, 412240 <error@@Base+0x10484>
  412188:	ldur	x8, [x29, #-16]
  41218c:	cmp	x8, #0x0
  412190:	cset	w9, ne  // ne = any
  412194:	and	w9, w9, #0x1
  412198:	mov	w0, w9
  41219c:	sxtw	x8, w0
  4121a0:	cbz	x8, 4121f8 <error@@Base+0x1043c>
  4121a4:	str	wzr, [sp, #36]
  4121a8:	ldr	w8, [sp, #36]
  4121ac:	cmp	w8, #0x100
  4121b0:	b.ge	4121f4 <error@@Base+0x10438>  // b.tcont
  4121b4:	bl	401a70 <__ctype_b_loc@plt>
  4121b8:	ldr	x8, [x0]
  4121bc:	ldrsw	x9, [sp, #36]
  4121c0:	ldrh	w10, [x8, x9, lsl #1]
  4121c4:	and	w10, w10, #0x2
  4121c8:	cbz	w10, 4121e4 <error@@Base+0x10428>
  4121cc:	ldur	x0, [x29, #-24]
  4121d0:	ldur	x8, [x29, #-16]
  4121d4:	ldrsw	x9, [sp, #36]
  4121d8:	ldrb	w10, [x8, x9]
  4121dc:	mov	w1, w10
  4121e0:	bl	411858 <error@@Base+0xfa9c>
  4121e4:	ldr	w8, [sp, #36]
  4121e8:	add	w8, w8, #0x1
  4121ec:	str	w8, [sp, #36]
  4121f0:	b	4121a8 <error@@Base+0x103ec>
  4121f4:	b	41223c <error@@Base+0x10480>
  4121f8:	str	wzr, [sp, #36]
  4121fc:	ldr	w8, [sp, #36]
  412200:	cmp	w8, #0x100
  412204:	b.ge	41223c <error@@Base+0x10480>  // b.tcont
  412208:	bl	401a70 <__ctype_b_loc@plt>
  41220c:	ldr	x8, [x0]
  412210:	ldrsw	x9, [sp, #36]
  412214:	ldrh	w10, [x8, x9, lsl #1]
  412218:	and	w10, w10, #0x2
  41221c:	cbz	w10, 41222c <error@@Base+0x10470>
  412220:	ldur	x0, [x29, #-24]
  412224:	ldrsw	x1, [sp, #36]
  412228:	bl	411858 <error@@Base+0xfa9c>
  41222c:	ldr	w8, [sp, #36]
  412230:	add	w8, w8, #0x1
  412234:	str	w8, [sp, #36]
  412238:	b	4121fc <error@@Base+0x10440>
  41223c:	b	412a44 <error@@Base+0x10c88>
  412240:	ldr	x0, [sp, #24]
  412244:	adrp	x1, 422000 <error@@Base+0x20244>
  412248:	add	x1, x1, #0x9e0
  41224c:	bl	401a60 <strcmp@plt>
  412250:	cbnz	w0, 41230c <error@@Base+0x10550>
  412254:	ldur	x8, [x29, #-16]
  412258:	cmp	x8, #0x0
  41225c:	cset	w9, ne  // ne = any
  412260:	and	w9, w9, #0x1
  412264:	mov	w0, w9
  412268:	sxtw	x8, w0
  41226c:	cbz	x8, 4122c4 <error@@Base+0x10508>
  412270:	str	wzr, [sp, #36]
  412274:	ldr	w8, [sp, #36]
  412278:	cmp	w8, #0x100
  41227c:	b.ge	4122c0 <error@@Base+0x10504>  // b.tcont
  412280:	bl	401a70 <__ctype_b_loc@plt>
  412284:	ldr	x8, [x0]
  412288:	ldrsw	x9, [sp, #36]
  41228c:	ldrh	w10, [x8, x9, lsl #1]
  412290:	and	w10, w10, #0x200
  412294:	cbz	w10, 4122b0 <error@@Base+0x104f4>
  412298:	ldur	x0, [x29, #-24]
  41229c:	ldur	x8, [x29, #-16]
  4122a0:	ldrsw	x9, [sp, #36]
  4122a4:	ldrb	w10, [x8, x9]
  4122a8:	mov	w1, w10
  4122ac:	bl	411858 <error@@Base+0xfa9c>
  4122b0:	ldr	w8, [sp, #36]
  4122b4:	add	w8, w8, #0x1
  4122b8:	str	w8, [sp, #36]
  4122bc:	b	412274 <error@@Base+0x104b8>
  4122c0:	b	412308 <error@@Base+0x1054c>
  4122c4:	str	wzr, [sp, #36]
  4122c8:	ldr	w8, [sp, #36]
  4122cc:	cmp	w8, #0x100
  4122d0:	b.ge	412308 <error@@Base+0x1054c>  // b.tcont
  4122d4:	bl	401a70 <__ctype_b_loc@plt>
  4122d8:	ldr	x8, [x0]
  4122dc:	ldrsw	x9, [sp, #36]
  4122e0:	ldrh	w10, [x8, x9, lsl #1]
  4122e4:	and	w10, w10, #0x200
  4122e8:	cbz	w10, 4122f8 <error@@Base+0x1053c>
  4122ec:	ldur	x0, [x29, #-24]
  4122f0:	ldrsw	x1, [sp, #36]
  4122f4:	bl	411858 <error@@Base+0xfa9c>
  4122f8:	ldr	w8, [sp, #36]
  4122fc:	add	w8, w8, #0x1
  412300:	str	w8, [sp, #36]
  412304:	b	4122c8 <error@@Base+0x1050c>
  412308:	b	412a44 <error@@Base+0x10c88>
  41230c:	ldr	x0, [sp, #24]
  412310:	adrp	x1, 422000 <error@@Base+0x20244>
  412314:	add	x1, x1, #0x962
  412318:	bl	401a60 <strcmp@plt>
  41231c:	cbnz	w0, 4123d8 <error@@Base+0x1061c>
  412320:	ldur	x8, [x29, #-16]
  412324:	cmp	x8, #0x0
  412328:	cset	w9, ne  // ne = any
  41232c:	and	w9, w9, #0x1
  412330:	mov	w0, w9
  412334:	sxtw	x8, w0
  412338:	cbz	x8, 412390 <error@@Base+0x105d4>
  41233c:	str	wzr, [sp, #36]
  412340:	ldr	w8, [sp, #36]
  412344:	cmp	w8, #0x100
  412348:	b.ge	41238c <error@@Base+0x105d0>  // b.tcont
  41234c:	bl	401a70 <__ctype_b_loc@plt>
  412350:	ldr	x8, [x0]
  412354:	ldrsw	x9, [sp, #36]
  412358:	ldrh	w10, [x8, x9, lsl #1]
  41235c:	and	w10, w10, #0x2000
  412360:	cbz	w10, 41237c <error@@Base+0x105c0>
  412364:	ldur	x0, [x29, #-24]
  412368:	ldur	x8, [x29, #-16]
  41236c:	ldrsw	x9, [sp, #36]
  412370:	ldrb	w10, [x8, x9]
  412374:	mov	w1, w10
  412378:	bl	411858 <error@@Base+0xfa9c>
  41237c:	ldr	w8, [sp, #36]
  412380:	add	w8, w8, #0x1
  412384:	str	w8, [sp, #36]
  412388:	b	412340 <error@@Base+0x10584>
  41238c:	b	4123d4 <error@@Base+0x10618>
  412390:	str	wzr, [sp, #36]
  412394:	ldr	w8, [sp, #36]
  412398:	cmp	w8, #0x100
  41239c:	b.ge	4123d4 <error@@Base+0x10618>  // b.tcont
  4123a0:	bl	401a70 <__ctype_b_loc@plt>
  4123a4:	ldr	x8, [x0]
  4123a8:	ldrsw	x9, [sp, #36]
  4123ac:	ldrh	w10, [x8, x9, lsl #1]
  4123b0:	and	w10, w10, #0x2000
  4123b4:	cbz	w10, 4123c4 <error@@Base+0x10608>
  4123b8:	ldur	x0, [x29, #-24]
  4123bc:	ldrsw	x1, [sp, #36]
  4123c0:	bl	411858 <error@@Base+0xfa9c>
  4123c4:	ldr	w8, [sp, #36]
  4123c8:	add	w8, w8, #0x1
  4123cc:	str	w8, [sp, #36]
  4123d0:	b	412394 <error@@Base+0x105d8>
  4123d4:	b	412a44 <error@@Base+0x10c88>
  4123d8:	ldr	x0, [sp, #24]
  4123dc:	adrp	x1, 422000 <error@@Base+0x20244>
  4123e0:	add	x1, x1, #0x9e6
  4123e4:	bl	401a60 <strcmp@plt>
  4123e8:	cbnz	w0, 4124a4 <error@@Base+0x106e8>
  4123ec:	ldur	x8, [x29, #-16]
  4123f0:	cmp	x8, #0x0
  4123f4:	cset	w9, ne  // ne = any
  4123f8:	and	w9, w9, #0x1
  4123fc:	mov	w0, w9
  412400:	sxtw	x8, w0
  412404:	cbz	x8, 41245c <error@@Base+0x106a0>
  412408:	str	wzr, [sp, #36]
  41240c:	ldr	w8, [sp, #36]
  412410:	cmp	w8, #0x100
  412414:	b.ge	412458 <error@@Base+0x1069c>  // b.tcont
  412418:	bl	401a70 <__ctype_b_loc@plt>
  41241c:	ldr	x8, [x0]
  412420:	ldrsw	x9, [sp, #36]
  412424:	ldrh	w10, [x8, x9, lsl #1]
  412428:	and	w10, w10, #0x400
  41242c:	cbz	w10, 412448 <error@@Base+0x1068c>
  412430:	ldur	x0, [x29, #-24]
  412434:	ldur	x8, [x29, #-16]
  412438:	ldrsw	x9, [sp, #36]
  41243c:	ldrb	w10, [x8, x9]
  412440:	mov	w1, w10
  412444:	bl	411858 <error@@Base+0xfa9c>
  412448:	ldr	w8, [sp, #36]
  41244c:	add	w8, w8, #0x1
  412450:	str	w8, [sp, #36]
  412454:	b	41240c <error@@Base+0x10650>
  412458:	b	4124a0 <error@@Base+0x106e4>
  41245c:	str	wzr, [sp, #36]
  412460:	ldr	w8, [sp, #36]
  412464:	cmp	w8, #0x100
  412468:	b.ge	4124a0 <error@@Base+0x106e4>  // b.tcont
  41246c:	bl	401a70 <__ctype_b_loc@plt>
  412470:	ldr	x8, [x0]
  412474:	ldrsw	x9, [sp, #36]
  412478:	ldrh	w10, [x8, x9, lsl #1]
  41247c:	and	w10, w10, #0x400
  412480:	cbz	w10, 412490 <error@@Base+0x106d4>
  412484:	ldur	x0, [x29, #-24]
  412488:	ldrsw	x1, [sp, #36]
  41248c:	bl	411858 <error@@Base+0xfa9c>
  412490:	ldr	w8, [sp, #36]
  412494:	add	w8, w8, #0x1
  412498:	str	w8, [sp, #36]
  41249c:	b	412460 <error@@Base+0x106a4>
  4124a0:	b	412a44 <error@@Base+0x10c88>
  4124a4:	ldr	x0, [sp, #24]
  4124a8:	adrp	x1, 422000 <error@@Base+0x20244>
  4124ac:	add	x1, x1, #0xa0b
  4124b0:	bl	401a60 <strcmp@plt>
  4124b4:	cbnz	w0, 412570 <error@@Base+0x107b4>
  4124b8:	ldur	x8, [x29, #-16]
  4124bc:	cmp	x8, #0x0
  4124c0:	cset	w9, ne  // ne = any
  4124c4:	and	w9, w9, #0x1
  4124c8:	mov	w0, w9
  4124cc:	sxtw	x8, w0
  4124d0:	cbz	x8, 412528 <error@@Base+0x1076c>
  4124d4:	str	wzr, [sp, #36]
  4124d8:	ldr	w8, [sp, #36]
  4124dc:	cmp	w8, #0x100
  4124e0:	b.ge	412524 <error@@Base+0x10768>  // b.tcont
  4124e4:	bl	401a70 <__ctype_b_loc@plt>
  4124e8:	ldr	x8, [x0]
  4124ec:	ldrsw	x9, [sp, #36]
  4124f0:	ldrh	w10, [x8, x9, lsl #1]
  4124f4:	and	w10, w10, #0x800
  4124f8:	cbz	w10, 412514 <error@@Base+0x10758>
  4124fc:	ldur	x0, [x29, #-24]
  412500:	ldur	x8, [x29, #-16]
  412504:	ldrsw	x9, [sp, #36]
  412508:	ldrb	w10, [x8, x9]
  41250c:	mov	w1, w10
  412510:	bl	411858 <error@@Base+0xfa9c>
  412514:	ldr	w8, [sp, #36]
  412518:	add	w8, w8, #0x1
  41251c:	str	w8, [sp, #36]
  412520:	b	4124d8 <error@@Base+0x1071c>
  412524:	b	41256c <error@@Base+0x107b0>
  412528:	str	wzr, [sp, #36]
  41252c:	ldr	w8, [sp, #36]
  412530:	cmp	w8, #0x100
  412534:	b.ge	41256c <error@@Base+0x107b0>  // b.tcont
  412538:	bl	401a70 <__ctype_b_loc@plt>
  41253c:	ldr	x8, [x0]
  412540:	ldrsw	x9, [sp, #36]
  412544:	ldrh	w10, [x8, x9, lsl #1]
  412548:	and	w10, w10, #0x800
  41254c:	cbz	w10, 41255c <error@@Base+0x107a0>
  412550:	ldur	x0, [x29, #-24]
  412554:	ldrsw	x1, [sp, #36]
  412558:	bl	411858 <error@@Base+0xfa9c>
  41255c:	ldr	w8, [sp, #36]
  412560:	add	w8, w8, #0x1
  412564:	str	w8, [sp, #36]
  412568:	b	41252c <error@@Base+0x10770>
  41256c:	b	412a44 <error@@Base+0x10c88>
  412570:	ldr	x0, [sp, #24]
  412574:	adrp	x1, 422000 <error@@Base+0x20244>
  412578:	add	x1, x1, #0x9f2
  41257c:	bl	401a60 <strcmp@plt>
  412580:	cbnz	w0, 41263c <error@@Base+0x10880>
  412584:	ldur	x8, [x29, #-16]
  412588:	cmp	x8, #0x0
  41258c:	cset	w9, ne  // ne = any
  412590:	and	w9, w9, #0x1
  412594:	mov	w0, w9
  412598:	sxtw	x8, w0
  41259c:	cbz	x8, 4125f4 <error@@Base+0x10838>
  4125a0:	str	wzr, [sp, #36]
  4125a4:	ldr	w8, [sp, #36]
  4125a8:	cmp	w8, #0x100
  4125ac:	b.ge	4125f0 <error@@Base+0x10834>  // b.tcont
  4125b0:	bl	401a70 <__ctype_b_loc@plt>
  4125b4:	ldr	x8, [x0]
  4125b8:	ldrsw	x9, [sp, #36]
  4125bc:	ldrh	w10, [x8, x9, lsl #1]
  4125c0:	and	w10, w10, #0x4000
  4125c4:	cbz	w10, 4125e0 <error@@Base+0x10824>
  4125c8:	ldur	x0, [x29, #-24]
  4125cc:	ldur	x8, [x29, #-16]
  4125d0:	ldrsw	x9, [sp, #36]
  4125d4:	ldrb	w10, [x8, x9]
  4125d8:	mov	w1, w10
  4125dc:	bl	411858 <error@@Base+0xfa9c>
  4125e0:	ldr	w8, [sp, #36]
  4125e4:	add	w8, w8, #0x1
  4125e8:	str	w8, [sp, #36]
  4125ec:	b	4125a4 <error@@Base+0x107e8>
  4125f0:	b	412638 <error@@Base+0x1087c>
  4125f4:	str	wzr, [sp, #36]
  4125f8:	ldr	w8, [sp, #36]
  4125fc:	cmp	w8, #0x100
  412600:	b.ge	412638 <error@@Base+0x1087c>  // b.tcont
  412604:	bl	401a70 <__ctype_b_loc@plt>
  412608:	ldr	x8, [x0]
  41260c:	ldrsw	x9, [sp, #36]
  412610:	ldrh	w10, [x8, x9, lsl #1]
  412614:	and	w10, w10, #0x4000
  412618:	cbz	w10, 412628 <error@@Base+0x1086c>
  41261c:	ldur	x0, [x29, #-24]
  412620:	ldrsw	x1, [sp, #36]
  412624:	bl	411858 <error@@Base+0xfa9c>
  412628:	ldr	w8, [sp, #36]
  41262c:	add	w8, w8, #0x1
  412630:	str	w8, [sp, #36]
  412634:	b	4125f8 <error@@Base+0x1083c>
  412638:	b	412a44 <error@@Base+0x10c88>
  41263c:	ldr	x0, [sp, #24]
  412640:	adrp	x1, 422000 <error@@Base+0x20244>
  412644:	add	x1, x1, #0x9da
  412648:	bl	401a60 <strcmp@plt>
  41264c:	cbnz	w0, 412708 <error@@Base+0x1094c>
  412650:	ldur	x8, [x29, #-16]
  412654:	cmp	x8, #0x0
  412658:	cset	w9, ne  // ne = any
  41265c:	and	w9, w9, #0x1
  412660:	mov	w0, w9
  412664:	sxtw	x8, w0
  412668:	cbz	x8, 4126c0 <error@@Base+0x10904>
  41266c:	str	wzr, [sp, #36]
  412670:	ldr	w8, [sp, #36]
  412674:	cmp	w8, #0x100
  412678:	b.ge	4126bc <error@@Base+0x10900>  // b.tcont
  41267c:	bl	401a70 <__ctype_b_loc@plt>
  412680:	ldr	x8, [x0]
  412684:	ldrsw	x9, [sp, #36]
  412688:	ldrh	w10, [x8, x9, lsl #1]
  41268c:	and	w10, w10, #0x100
  412690:	cbz	w10, 4126ac <error@@Base+0x108f0>
  412694:	ldur	x0, [x29, #-24]
  412698:	ldur	x8, [x29, #-16]
  41269c:	ldrsw	x9, [sp, #36]
  4126a0:	ldrb	w10, [x8, x9]
  4126a4:	mov	w1, w10
  4126a8:	bl	411858 <error@@Base+0xfa9c>
  4126ac:	ldr	w8, [sp, #36]
  4126b0:	add	w8, w8, #0x1
  4126b4:	str	w8, [sp, #36]
  4126b8:	b	412670 <error@@Base+0x108b4>
  4126bc:	b	412704 <error@@Base+0x10948>
  4126c0:	str	wzr, [sp, #36]
  4126c4:	ldr	w8, [sp, #36]
  4126c8:	cmp	w8, #0x100
  4126cc:	b.ge	412704 <error@@Base+0x10948>  // b.tcont
  4126d0:	bl	401a70 <__ctype_b_loc@plt>
  4126d4:	ldr	x8, [x0]
  4126d8:	ldrsw	x9, [sp, #36]
  4126dc:	ldrh	w10, [x8, x9, lsl #1]
  4126e0:	and	w10, w10, #0x100
  4126e4:	cbz	w10, 4126f4 <error@@Base+0x10938>
  4126e8:	ldur	x0, [x29, #-24]
  4126ec:	ldrsw	x1, [sp, #36]
  4126f0:	bl	411858 <error@@Base+0xfa9c>
  4126f4:	ldr	w8, [sp, #36]
  4126f8:	add	w8, w8, #0x1
  4126fc:	str	w8, [sp, #36]
  412700:	b	4126c4 <error@@Base+0x10908>
  412704:	b	412a44 <error@@Base+0x10c88>
  412708:	ldr	x0, [sp, #24]
  41270c:	adrp	x1, 422000 <error@@Base+0x20244>
  412710:	add	x1, x1, #0x9f8
  412714:	bl	401a60 <strcmp@plt>
  412718:	cbnz	w0, 4127d4 <error@@Base+0x10a18>
  41271c:	ldur	x8, [x29, #-16]
  412720:	cmp	x8, #0x0
  412724:	cset	w9, ne  // ne = any
  412728:	and	w9, w9, #0x1
  41272c:	mov	w0, w9
  412730:	sxtw	x8, w0
  412734:	cbz	x8, 41278c <error@@Base+0x109d0>
  412738:	str	wzr, [sp, #36]
  41273c:	ldr	w8, [sp, #36]
  412740:	cmp	w8, #0x100
  412744:	b.ge	412788 <error@@Base+0x109cc>  // b.tcont
  412748:	bl	401a70 <__ctype_b_loc@plt>
  41274c:	ldr	x8, [x0]
  412750:	ldrsw	x9, [sp, #36]
  412754:	ldrh	w10, [x8, x9, lsl #1]
  412758:	and	w10, w10, #0x1
  41275c:	cbz	w10, 412778 <error@@Base+0x109bc>
  412760:	ldur	x0, [x29, #-24]
  412764:	ldur	x8, [x29, #-16]
  412768:	ldrsw	x9, [sp, #36]
  41276c:	ldrb	w10, [x8, x9]
  412770:	mov	w1, w10
  412774:	bl	411858 <error@@Base+0xfa9c>
  412778:	ldr	w8, [sp, #36]
  41277c:	add	w8, w8, #0x1
  412780:	str	w8, [sp, #36]
  412784:	b	41273c <error@@Base+0x10980>
  412788:	b	4127d0 <error@@Base+0x10a14>
  41278c:	str	wzr, [sp, #36]
  412790:	ldr	w8, [sp, #36]
  412794:	cmp	w8, #0x100
  412798:	b.ge	4127d0 <error@@Base+0x10a14>  // b.tcont
  41279c:	bl	401a70 <__ctype_b_loc@plt>
  4127a0:	ldr	x8, [x0]
  4127a4:	ldrsw	x9, [sp, #36]
  4127a8:	ldrh	w10, [x8, x9, lsl #1]
  4127ac:	and	w10, w10, #0x1
  4127b0:	cbz	w10, 4127c0 <error@@Base+0x10a04>
  4127b4:	ldur	x0, [x29, #-24]
  4127b8:	ldrsw	x1, [sp, #36]
  4127bc:	bl	411858 <error@@Base+0xfa9c>
  4127c0:	ldr	w8, [sp, #36]
  4127c4:	add	w8, w8, #0x1
  4127c8:	str	w8, [sp, #36]
  4127cc:	b	412790 <error@@Base+0x109d4>
  4127d0:	b	412a44 <error@@Base+0x10c88>
  4127d4:	ldr	x0, [sp, #24]
  4127d8:	adrp	x1, 422000 <error@@Base+0x20244>
  4127dc:	add	x1, x1, #0x9fe
  4127e0:	bl	401a60 <strcmp@plt>
  4127e4:	cbnz	w0, 4128a0 <error@@Base+0x10ae4>
  4127e8:	ldur	x8, [x29, #-16]
  4127ec:	cmp	x8, #0x0
  4127f0:	cset	w9, ne  // ne = any
  4127f4:	and	w9, w9, #0x1
  4127f8:	mov	w0, w9
  4127fc:	sxtw	x8, w0
  412800:	cbz	x8, 412858 <error@@Base+0x10a9c>
  412804:	str	wzr, [sp, #36]
  412808:	ldr	w8, [sp, #36]
  41280c:	cmp	w8, #0x100
  412810:	b.ge	412854 <error@@Base+0x10a98>  // b.tcont
  412814:	bl	401a70 <__ctype_b_loc@plt>
  412818:	ldr	x8, [x0]
  41281c:	ldrsw	x9, [sp, #36]
  412820:	ldrh	w10, [x8, x9, lsl #1]
  412824:	and	w10, w10, #0x8000
  412828:	cbz	w10, 412844 <error@@Base+0x10a88>
  41282c:	ldur	x0, [x29, #-24]
  412830:	ldur	x8, [x29, #-16]
  412834:	ldrsw	x9, [sp, #36]
  412838:	ldrb	w10, [x8, x9]
  41283c:	mov	w1, w10
  412840:	bl	411858 <error@@Base+0xfa9c>
  412844:	ldr	w8, [sp, #36]
  412848:	add	w8, w8, #0x1
  41284c:	str	w8, [sp, #36]
  412850:	b	412808 <error@@Base+0x10a4c>
  412854:	b	41289c <error@@Base+0x10ae0>
  412858:	str	wzr, [sp, #36]
  41285c:	ldr	w8, [sp, #36]
  412860:	cmp	w8, #0x100
  412864:	b.ge	41289c <error@@Base+0x10ae0>  // b.tcont
  412868:	bl	401a70 <__ctype_b_loc@plt>
  41286c:	ldr	x8, [x0]
  412870:	ldrsw	x9, [sp, #36]
  412874:	ldrh	w10, [x8, x9, lsl #1]
  412878:	and	w10, w10, #0x8000
  41287c:	cbz	w10, 41288c <error@@Base+0x10ad0>
  412880:	ldur	x0, [x29, #-24]
  412884:	ldrsw	x1, [sp, #36]
  412888:	bl	411858 <error@@Base+0xfa9c>
  41288c:	ldr	w8, [sp, #36]
  412890:	add	w8, w8, #0x1
  412894:	str	w8, [sp, #36]
  412898:	b	41285c <error@@Base+0x10aa0>
  41289c:	b	412a44 <error@@Base+0x10c88>
  4128a0:	ldr	x0, [sp, #24]
  4128a4:	adrp	x1, 422000 <error@@Base+0x20244>
  4128a8:	add	x1, x1, #0xa04
  4128ac:	bl	401a60 <strcmp@plt>
  4128b0:	cbnz	w0, 41296c <error@@Base+0x10bb0>
  4128b4:	ldur	x8, [x29, #-16]
  4128b8:	cmp	x8, #0x0
  4128bc:	cset	w9, ne  // ne = any
  4128c0:	and	w9, w9, #0x1
  4128c4:	mov	w0, w9
  4128c8:	sxtw	x8, w0
  4128cc:	cbz	x8, 412924 <error@@Base+0x10b68>
  4128d0:	str	wzr, [sp, #36]
  4128d4:	ldr	w8, [sp, #36]
  4128d8:	cmp	w8, #0x100
  4128dc:	b.ge	412920 <error@@Base+0x10b64>  // b.tcont
  4128e0:	bl	401a70 <__ctype_b_loc@plt>
  4128e4:	ldr	x8, [x0]
  4128e8:	ldrsw	x9, [sp, #36]
  4128ec:	ldrh	w10, [x8, x9, lsl #1]
  4128f0:	and	w10, w10, #0x4
  4128f4:	cbz	w10, 412910 <error@@Base+0x10b54>
  4128f8:	ldur	x0, [x29, #-24]
  4128fc:	ldur	x8, [x29, #-16]
  412900:	ldrsw	x9, [sp, #36]
  412904:	ldrb	w10, [x8, x9]
  412908:	mov	w1, w10
  41290c:	bl	411858 <error@@Base+0xfa9c>
  412910:	ldr	w8, [sp, #36]
  412914:	add	w8, w8, #0x1
  412918:	str	w8, [sp, #36]
  41291c:	b	4128d4 <error@@Base+0x10b18>
  412920:	b	412968 <error@@Base+0x10bac>
  412924:	str	wzr, [sp, #36]
  412928:	ldr	w8, [sp, #36]
  41292c:	cmp	w8, #0x100
  412930:	b.ge	412968 <error@@Base+0x10bac>  // b.tcont
  412934:	bl	401a70 <__ctype_b_loc@plt>
  412938:	ldr	x8, [x0]
  41293c:	ldrsw	x9, [sp, #36]
  412940:	ldrh	w10, [x8, x9, lsl #1]
  412944:	and	w10, w10, #0x4
  412948:	cbz	w10, 412958 <error@@Base+0x10b9c>
  41294c:	ldur	x0, [x29, #-24]
  412950:	ldrsw	x1, [sp, #36]
  412954:	bl	411858 <error@@Base+0xfa9c>
  412958:	ldr	w8, [sp, #36]
  41295c:	add	w8, w8, #0x1
  412960:	str	w8, [sp, #36]
  412964:	b	412928 <error@@Base+0x10b6c>
  412968:	b	412a44 <error@@Base+0x10c88>
  41296c:	ldr	x0, [sp, #24]
  412970:	adrp	x1, 422000 <error@@Base+0x20244>
  412974:	add	x1, x1, #0xa0a
  412978:	bl	401a60 <strcmp@plt>
  41297c:	cbnz	w0, 412a38 <error@@Base+0x10c7c>
  412980:	ldur	x8, [x29, #-16]
  412984:	cmp	x8, #0x0
  412988:	cset	w9, ne  // ne = any
  41298c:	and	w9, w9, #0x1
  412990:	mov	w0, w9
  412994:	sxtw	x8, w0
  412998:	cbz	x8, 4129f0 <error@@Base+0x10c34>
  41299c:	str	wzr, [sp, #36]
  4129a0:	ldr	w8, [sp, #36]
  4129a4:	cmp	w8, #0x100
  4129a8:	b.ge	4129ec <error@@Base+0x10c30>  // b.tcont
  4129ac:	bl	401a70 <__ctype_b_loc@plt>
  4129b0:	ldr	x8, [x0]
  4129b4:	ldrsw	x9, [sp, #36]
  4129b8:	ldrh	w10, [x8, x9, lsl #1]
  4129bc:	and	w10, w10, #0x1000
  4129c0:	cbz	w10, 4129dc <error@@Base+0x10c20>
  4129c4:	ldur	x0, [x29, #-24]
  4129c8:	ldur	x8, [x29, #-16]
  4129cc:	ldrsw	x9, [sp, #36]
  4129d0:	ldrb	w10, [x8, x9]
  4129d4:	mov	w1, w10
  4129d8:	bl	411858 <error@@Base+0xfa9c>
  4129dc:	ldr	w8, [sp, #36]
  4129e0:	add	w8, w8, #0x1
  4129e4:	str	w8, [sp, #36]
  4129e8:	b	4129a0 <error@@Base+0x10be4>
  4129ec:	b	412a34 <error@@Base+0x10c78>
  4129f0:	str	wzr, [sp, #36]
  4129f4:	ldr	w8, [sp, #36]
  4129f8:	cmp	w8, #0x100
  4129fc:	b.ge	412a34 <error@@Base+0x10c78>  // b.tcont
  412a00:	bl	401a70 <__ctype_b_loc@plt>
  412a04:	ldr	x8, [x0]
  412a08:	ldrsw	x9, [sp, #36]
  412a0c:	ldrh	w10, [x8, x9, lsl #1]
  412a10:	and	w10, w10, #0x1000
  412a14:	cbz	w10, 412a24 <error@@Base+0x10c68>
  412a18:	ldur	x0, [x29, #-24]
  412a1c:	ldrsw	x1, [sp, #36]
  412a20:	bl	411858 <error@@Base+0xfa9c>
  412a24:	ldr	w8, [sp, #36]
  412a28:	add	w8, w8, #0x1
  412a2c:	str	w8, [sp, #36]
  412a30:	b	4129f4 <error@@Base+0x10c38>
  412a34:	b	412a44 <error@@Base+0x10c88>
  412a38:	mov	w8, #0x4                   	// #4
  412a3c:	stur	w8, [x29, #-4]
  412a40:	b	412a48 <error@@Base+0x10c8c>
  412a44:	stur	wzr, [x29, #-4]
  412a48:	ldur	w0, [x29, #-4]
  412a4c:	ldp	x29, x30, [sp, #96]
  412a50:	add	sp, sp, #0x70
  412a54:	ret
  412a58:	sub	sp, sp, #0x10
  412a5c:	str	x0, [sp, #8]
  412a60:	str	wzr, [sp, #4]
  412a64:	ldr	w8, [sp, #4]
  412a68:	cmp	w8, #0x4
  412a6c:	b.ge	412a9c <error@@Base+0x10ce0>  // b.tcont
  412a70:	ldr	x8, [sp, #8]
  412a74:	ldrsw	x9, [sp, #4]
  412a78:	ldr	x8, [x8, x9, lsl #3]
  412a7c:	mvn	x8, x8
  412a80:	ldr	x9, [sp, #8]
  412a84:	ldrsw	x10, [sp, #4]
  412a88:	str	x8, [x9, x10, lsl #3]
  412a8c:	ldr	w8, [sp, #4]
  412a90:	add	w8, w8, #0x1
  412a94:	str	w8, [sp, #4]
  412a98:	b	412a64 <error@@Base+0x10ca8>
  412a9c:	add	sp, sp, #0x10
  412aa0:	ret
  412aa4:	sub	sp, sp, #0x20
  412aa8:	str	x0, [sp, #24]
  412aac:	str	x1, [sp, #16]
  412ab0:	str	wzr, [sp, #12]
  412ab4:	ldr	w8, [sp, #12]
  412ab8:	cmp	w8, #0x4
  412abc:	b.ge	412afc <error@@Base+0x10d40>  // b.tcont
  412ac0:	ldr	x8, [sp, #16]
  412ac4:	ldrsw	x9, [sp, #12]
  412ac8:	mov	x10, #0x8                   	// #8
  412acc:	ldr	x8, [x8, x9, lsl #3]
  412ad0:	ldr	x9, [sp, #24]
  412ad4:	ldrsw	x11, [sp, #12]
  412ad8:	mul	x10, x10, x11
  412adc:	add	x9, x9, x10
  412ae0:	ldr	x10, [x9]
  412ae4:	and	x8, x10, x8
  412ae8:	str	x8, [x9]
  412aec:	ldr	w8, [sp, #12]
  412af0:	add	w8, w8, #0x1
  412af4:	str	w8, [sp, #12]
  412af8:	b	412ab4 <error@@Base+0x10cf8>
  412afc:	add	sp, sp, #0x20
  412b00:	ret
  412b04:	sub	sp, sp, #0x20
  412b08:	str	x0, [sp, #16]
  412b0c:	str	x1, [sp, #8]
  412b10:	ldr	x8, [sp, #16]
  412b14:	ldr	w9, [x8, #144]
  412b18:	cmp	w9, #0x1
  412b1c:	b.ne	412b2c <error@@Base+0x10d70>  // b.any
  412b20:	mov	w8, #0x1                   	// #1
  412b24:	str	w8, [sp, #28]
  412b28:	b	412b90 <error@@Base+0x10dd4>
  412b2c:	mov	w8, #0x1                   	// #1
  412b30:	str	w8, [sp, #4]
  412b34:	ldr	x8, [sp, #8]
  412b38:	ldrsw	x9, [sp, #4]
  412b3c:	add	x8, x8, x9
  412b40:	ldr	x9, [sp, #16]
  412b44:	ldr	x9, [x9, #48]
  412b48:	cmp	x8, x9
  412b4c:	b.ge	412b88 <error@@Base+0x10dcc>  // b.tcont
  412b50:	ldr	x8, [sp, #16]
  412b54:	ldr	x8, [x8, #16]
  412b58:	ldr	x9, [sp, #8]
  412b5c:	ldrsw	x10, [sp, #4]
  412b60:	add	x9, x9, x10
  412b64:	ldr	w11, [x8, x9, lsl #2]
  412b68:	mov	w12, #0xffffffff            	// #-1
  412b6c:	cmp	w11, w12
  412b70:	b.eq	412b78 <error@@Base+0x10dbc>  // b.none
  412b74:	b	412b88 <error@@Base+0x10dcc>
  412b78:	ldr	w8, [sp, #4]
  412b7c:	add	w8, w8, #0x1
  412b80:	str	w8, [sp, #4]
  412b84:	b	412b34 <error@@Base+0x10d78>
  412b88:	ldr	w8, [sp, #4]
  412b8c:	str	w8, [sp, #28]
  412b90:	ldr	w0, [sp, #28]
  412b94:	add	sp, sp, #0x20
  412b98:	ret
  412b9c:	sub	sp, sp, #0x40
  412ba0:	stp	x29, x30, [sp, #48]
  412ba4:	add	x29, sp, #0x30
  412ba8:	stur	x0, [x29, #-16]
  412bac:	str	x1, [sp, #24]
  412bb0:	str	x2, [sp, #16]
  412bb4:	ldr	x8, [sp, #16]
  412bb8:	ldrb	w9, [x8]
  412bbc:	strb	w9, [sp, #14]
  412bc0:	str	wzr, [sp, #8]
  412bc4:	ldr	x8, [sp, #24]
  412bc8:	ldr	x8, [x8, #104]
  412bcc:	ldr	x10, [sp, #24]
  412bd0:	ldr	x10, [x10, #72]
  412bd4:	cmp	x8, x10
  412bd8:	b.gt	412be8 <error@@Base+0x10e2c>
  412bdc:	mov	w8, #0x7                   	// #7
  412be0:	stur	w8, [x29, #-4]
  412be4:	b	412d60 <error@@Base+0x10fa4>
  412be8:	ldr	w8, [sp, #8]
  412bec:	cmp	w8, #0x20
  412bf0:	b.lt	412c00 <error@@Base+0x10e44>  // b.tstop
  412bf4:	mov	w8, #0x7                   	// #7
  412bf8:	stur	w8, [x29, #-4]
  412bfc:	b	412d60 <error@@Base+0x10fa4>
  412c00:	ldr	x8, [sp, #16]
  412c04:	ldr	w9, [x8, #8]
  412c08:	and	w9, w9, #0xff
  412c0c:	cmp	w9, #0x1e
  412c10:	b.ne	412c24 <error@@Base+0x10e68>  // b.any
  412c14:	ldr	x0, [sp, #24]
  412c18:	bl	412d70 <error@@Base+0x10fb4>
  412c1c:	strb	w0, [sp, #15]
  412c20:	b	412c48 <error@@Base+0x10e8c>
  412c24:	ldr	x8, [sp, #24]
  412c28:	ldr	x8, [x8, #8]
  412c2c:	ldr	x9, [sp, #24]
  412c30:	ldr	x10, [x9, #72]
  412c34:	add	x11, x10, #0x1
  412c38:	str	x11, [x9, #72]
  412c3c:	add	x8, x8, x10
  412c40:	ldrb	w12, [x8]
  412c44:	strb	w12, [sp, #15]
  412c48:	ldr	x8, [sp, #24]
  412c4c:	ldr	x8, [x8, #104]
  412c50:	ldr	x9, [sp, #24]
  412c54:	ldr	x9, [x9, #72]
  412c58:	cmp	x8, x9
  412c5c:	b.gt	412c6c <error@@Base+0x10eb0>
  412c60:	mov	w8, #0x7                   	// #7
  412c64:	stur	w8, [x29, #-4]
  412c68:	b	412d60 <error@@Base+0x10fa4>
  412c6c:	ldrb	w8, [sp, #15]
  412c70:	ldrb	w9, [sp, #14]
  412c74:	cmp	w8, w9
  412c78:	b.ne	412ca0 <error@@Base+0x10ee4>  // b.any
  412c7c:	ldr	x8, [sp, #24]
  412c80:	ldr	x8, [x8, #8]
  412c84:	ldr	x9, [sp, #24]
  412c88:	ldr	x9, [x9, #72]
  412c8c:	add	x9, x9, #0x0
  412c90:	ldrb	w10, [x8, x9]
  412c94:	cmp	w10, #0x5d
  412c98:	b.ne	412ca0 <error@@Base+0x10ee4>  // b.any
  412c9c:	b	412cc8 <error@@Base+0x10f0c>
  412ca0:	ldrb	w8, [sp, #15]
  412ca4:	ldur	x9, [x29, #-16]
  412ca8:	ldr	x9, [x9, #8]
  412cac:	ldrsw	x10, [sp, #8]
  412cb0:	add	x9, x9, x10
  412cb4:	strb	w8, [x9]
  412cb8:	ldr	w8, [sp, #8]
  412cbc:	add	w8, w8, #0x1
  412cc0:	str	w8, [sp, #8]
  412cc4:	b	412be8 <error@@Base+0x10e2c>
  412cc8:	ldr	x8, [sp, #24]
  412ccc:	ldr	x9, [x8, #72]
  412cd0:	add	x9, x9, #0x1
  412cd4:	str	x9, [x8, #72]
  412cd8:	ldur	x8, [x29, #-16]
  412cdc:	ldr	x8, [x8, #8]
  412ce0:	ldrsw	x9, [sp, #8]
  412ce4:	add	x8, x8, x9
  412ce8:	mov	w10, #0x0                   	// #0
  412cec:	strb	w10, [x8]
  412cf0:	ldr	x8, [sp, #16]
  412cf4:	ldr	w10, [x8, #8]
  412cf8:	and	w10, w10, #0xff
  412cfc:	cmp	w10, #0x1a
  412d00:	str	w10, [sp, #4]
  412d04:	b.eq	412d2c <error@@Base+0x10f70>  // b.none
  412d08:	b	412d0c <error@@Base+0x10f50>
  412d0c:	ldr	w8, [sp, #4]
  412d10:	cmp	w8, #0x1c
  412d14:	b.eq	412d3c <error@@Base+0x10f80>  // b.none
  412d18:	b	412d1c <error@@Base+0x10f60>
  412d1c:	ldr	w8, [sp, #4]
  412d20:	cmp	w8, #0x1e
  412d24:	b.eq	412d4c <error@@Base+0x10f90>  // b.none
  412d28:	b	412d5c <error@@Base+0x10fa0>
  412d2c:	ldur	x8, [x29, #-16]
  412d30:	mov	w9, #0x3                   	// #3
  412d34:	str	w9, [x8]
  412d38:	b	412d5c <error@@Base+0x10fa0>
  412d3c:	ldur	x8, [x29, #-16]
  412d40:	mov	w9, #0x2                   	// #2
  412d44:	str	w9, [x8]
  412d48:	b	412d5c <error@@Base+0x10fa0>
  412d4c:	ldur	x8, [x29, #-16]
  412d50:	mov	w9, #0x4                   	// #4
  412d54:	str	w9, [x8]
  412d58:	b	412d5c <error@@Base+0x10fa0>
  412d5c:	stur	wzr, [x29, #-4]
  412d60:	ldur	w0, [x29, #-4]
  412d64:	ldp	x29, x30, [sp, #48]
  412d68:	add	sp, sp, #0x40
  412d6c:	ret
  412d70:	sub	sp, sp, #0x30
  412d74:	stp	x29, x30, [sp, #32]
  412d78:	add	x29, sp, #0x20
  412d7c:	str	x0, [sp, #16]
  412d80:	ldr	x8, [sp, #16]
  412d84:	ldrb	w9, [x8, #139]
  412d88:	cmp	w9, #0x0
  412d8c:	cset	w9, ne  // ne = any
  412d90:	eor	w9, w9, #0x1
  412d94:	and	w9, w9, #0x1
  412d98:	mov	w0, w9
  412d9c:	sxtw	x8, w0
  412da0:	cbz	x8, 412dcc <error@@Base+0x11010>
  412da4:	ldr	x8, [sp, #16]
  412da8:	ldr	x8, [x8, #8]
  412dac:	ldr	x9, [sp, #16]
  412db0:	ldr	x10, [x9, #72]
  412db4:	add	x11, x10, #0x1
  412db8:	str	x11, [x9, #72]
  412dbc:	add	x8, x8, x10
  412dc0:	ldrb	w12, [x8]
  412dc4:	sturb	w12, [x29, #-1]
  412dc8:	b	412f00 <error@@Base+0x11144>
  412dcc:	ldr	x8, [sp, #16]
  412dd0:	ldrb	w9, [x8, #140]
  412dd4:	cbz	w9, 412ed0 <error@@Base+0x11114>
  412dd8:	ldr	x8, [sp, #16]
  412ddc:	ldr	x8, [x8, #72]
  412de0:	ldr	x9, [sp, #16]
  412de4:	ldr	x9, [x9, #48]
  412de8:	cmp	x8, x9
  412dec:	b.eq	412e38 <error@@Base+0x1107c>  // b.none
  412df0:	ldr	x8, [sp, #16]
  412df4:	ldr	x8, [x8, #16]
  412df8:	ldr	x9, [sp, #16]
  412dfc:	ldr	x9, [x9, #72]
  412e00:	ldr	w10, [x8, x9, lsl #2]
  412e04:	mov	w11, #0xffffffff            	// #-1
  412e08:	cmp	w10, w11
  412e0c:	b.ne	412e38 <error@@Base+0x1107c>  // b.any
  412e10:	ldr	x8, [sp, #16]
  412e14:	ldr	x8, [x8, #8]
  412e18:	ldr	x9, [sp, #16]
  412e1c:	ldr	x10, [x9, #72]
  412e20:	add	x11, x10, #0x1
  412e24:	str	x11, [x9, #72]
  412e28:	add	x8, x8, x10
  412e2c:	ldrb	w12, [x8]
  412e30:	sturb	w12, [x29, #-1]
  412e34:	b	412f00 <error@@Base+0x11144>
  412e38:	ldr	x8, [sp, #16]
  412e3c:	ldr	x8, [x8, #24]
  412e40:	ldr	x9, [sp, #16]
  412e44:	ldr	x9, [x9, #72]
  412e48:	ldr	x8, [x8, x9, lsl #3]
  412e4c:	str	x8, [sp, #8]
  412e50:	ldr	x8, [sp, #16]
  412e54:	ldr	x8, [x8]
  412e58:	ldr	x9, [sp, #16]
  412e5c:	ldr	x9, [x9, #40]
  412e60:	ldr	x10, [sp, #8]
  412e64:	add	x9, x9, x10
  412e68:	ldrb	w11, [x8, x9]
  412e6c:	str	w11, [sp, #4]
  412e70:	ldr	w11, [sp, #4]
  412e74:	and	w11, w11, #0xffffff80
  412e78:	cbz	w11, 412ea4 <error@@Base+0x110e8>
  412e7c:	ldr	x8, [sp, #16]
  412e80:	ldr	x8, [x8, #8]
  412e84:	ldr	x9, [sp, #16]
  412e88:	ldr	x10, [x9, #72]
  412e8c:	add	x11, x10, #0x1
  412e90:	str	x11, [x9, #72]
  412e94:	add	x8, x8, x10
  412e98:	ldrb	w12, [x8]
  412e9c:	sturb	w12, [x29, #-1]
  412ea0:	b	412f00 <error@@Base+0x11144>
  412ea4:	ldr	x0, [sp, #16]
  412ea8:	ldr	x8, [sp, #16]
  412eac:	ldr	x1, [x8, #72]
  412eb0:	bl	412b04 <error@@Base+0x10d48>
  412eb4:	ldr	x8, [sp, #16]
  412eb8:	ldr	x9, [x8, #72]
  412ebc:	add	x9, x9, w0, sxtw
  412ec0:	str	x9, [x8, #72]
  412ec4:	ldr	w10, [sp, #4]
  412ec8:	sturb	w10, [x29, #-1]
  412ecc:	b	412f00 <error@@Base+0x11144>
  412ed0:	ldr	x8, [sp, #16]
  412ed4:	ldr	x8, [x8]
  412ed8:	ldr	x9, [sp, #16]
  412edc:	ldr	x9, [x9, #40]
  412ee0:	ldr	x10, [sp, #16]
  412ee4:	ldr	x11, [x10, #72]
  412ee8:	add	x12, x11, #0x1
  412eec:	str	x12, [x10, #72]
  412ef0:	add	x9, x9, x11
  412ef4:	add	x8, x8, x9
  412ef8:	ldrb	w13, [x8]
  412efc:	sturb	w13, [x29, #-1]
  412f00:	ldurb	w0, [x29, #-1]
  412f04:	ldp	x29, x30, [sp, #32]
  412f08:	add	sp, sp, #0x30
  412f0c:	ret
  412f10:	sub	sp, sp, #0x30
  412f14:	stp	x29, x30, [sp, #32]
  412f18:	add	x29, sp, #0x20
  412f1c:	sturb	w0, [x29, #-1]
  412f20:	str	x1, [sp, #16]
  412f24:	ldr	x8, [sp, #16]
  412f28:	cbnz	x8, 412f38 <error@@Base+0x1117c>
  412f2c:	ldurb	w8, [x29, #-1]
  412f30:	str	w8, [sp, #12]
  412f34:	b	412f44 <error@@Base+0x11188>
  412f38:	ldurb	w0, [x29, #-1]
  412f3c:	bl	4019b0 <btowc@plt>
  412f40:	str	w0, [sp, #12]
  412f44:	ldr	w8, [sp, #12]
  412f48:	mov	w0, w8
  412f4c:	ldp	x29, x30, [sp, #32]
  412f50:	add	sp, sp, #0x30
  412f54:	ret
  412f58:	sub	sp, sp, #0x60
  412f5c:	stp	x29, x30, [sp, #80]
  412f60:	add	x29, sp, #0x50
  412f64:	mov	x8, #0xffffffffffffffff    	// #-1
  412f68:	stur	x0, [x29, #-16]
  412f6c:	stur	x1, [x29, #-24]
  412f70:	stur	x2, [x29, #-32]
  412f74:	str	x8, [sp, #40]
  412f78:	ldur	x0, [x29, #-24]
  412f7c:	ldur	x1, [x29, #-16]
  412f80:	ldur	x2, [x29, #-32]
  412f84:	bl	40df7c <error@@Base+0xc1c0>
  412f88:	ldur	x8, [x29, #-24]
  412f8c:	ldrb	w9, [x8]
  412f90:	strb	w9, [sp, #39]
  412f94:	ldur	x8, [x29, #-24]
  412f98:	ldr	w9, [x8, #8]
  412f9c:	and	w9, w9, #0xff
  412fa0:	cmp	w9, #0x2
  412fa4:	cset	w9, eq  // eq = none
  412fa8:	and	w9, w9, #0x1
  412fac:	mov	w0, w9
  412fb0:	sxtw	x8, w0
  412fb4:	cbz	x8, 412fc4 <error@@Base+0x11208>
  412fb8:	mov	x8, #0xfffffffffffffffe    	// #-2
  412fbc:	stur	x8, [x29, #-8]
  412fc0:	b	4130d4 <error@@Base+0x11318>
  412fc4:	ldur	x8, [x29, #-24]
  412fc8:	ldr	w9, [x8, #8]
  412fcc:	and	w9, w9, #0xff
  412fd0:	cmp	w9, #0x18
  412fd4:	b.eq	412fe4 <error@@Base+0x11228>  // b.none
  412fd8:	ldrb	w8, [sp, #39]
  412fdc:	cmp	w8, #0x2c
  412fe0:	b.ne	412fe8 <error@@Base+0x1122c>  // b.any
  412fe4:	b	4130cc <error@@Base+0x11310>
  412fe8:	ldur	x8, [x29, #-24]
  412fec:	ldr	w9, [x8, #8]
  412ff0:	and	w9, w9, #0xff
  412ff4:	cmp	w9, #0x1
  412ff8:	b.ne	413028 <error@@Base+0x1126c>  // b.any
  412ffc:	ldrb	w8, [sp, #39]
  413000:	cmp	w8, #0x30
  413004:	b.lt	413028 <error@@Base+0x1126c>  // b.tstop
  413008:	ldrb	w8, [sp, #39]
  41300c:	mov	w9, #0x39                  	// #57
  413010:	cmp	w9, w8
  413014:	b.lt	413028 <error@@Base+0x1126c>  // b.tstop
  413018:	ldr	x8, [sp, #40]
  41301c:	mov	x9, #0xfffffffffffffffe    	// #-2
  413020:	cmp	x8, x9
  413024:	b.ne	413034 <error@@Base+0x11278>  // b.any
  413028:	mov	x8, #0xfffffffffffffffe    	// #-2
  41302c:	str	x8, [sp, #24]
  413030:	b	4130c0 <error@@Base+0x11304>
  413034:	ldr	x8, [sp, #40]
  413038:	mov	x9, #0xffffffffffffffff    	// #-1
  41303c:	cmp	x8, x9
  413040:	b.ne	41305c <error@@Base+0x112a0>  // b.any
  413044:	ldrb	w8, [sp, #39]
  413048:	subs	w8, w8, #0x30
  41304c:	mov	w0, w8
  413050:	sxtw	x9, w0
  413054:	str	x9, [sp, #16]
  413058:	b	4130b8 <error@@Base+0x112fc>
  41305c:	ldr	x8, [sp, #40]
  413060:	mov	x9, #0xa                   	// #10
  413064:	mul	x8, x8, x9
  413068:	ldrb	w10, [sp, #39]
  41306c:	mov	w9, w10
  413070:	add	x8, x8, x9
  413074:	subs	x8, x8, #0x30
  413078:	mov	x9, #0x8000                	// #32768
  41307c:	cmp	x9, x8
  413080:	b.ge	413090 <error@@Base+0x112d4>  // b.tcont
  413084:	mov	x8, #0x8000                	// #32768
  413088:	str	x8, [sp, #8]
  41308c:	b	4130b0 <error@@Base+0x112f4>
  413090:	ldr	x8, [sp, #40]
  413094:	mov	x9, #0xa                   	// #10
  413098:	mul	x8, x8, x9
  41309c:	ldrb	w10, [sp, #39]
  4130a0:	mov	w9, w10
  4130a4:	add	x8, x8, x9
  4130a8:	subs	x8, x8, #0x30
  4130ac:	str	x8, [sp, #8]
  4130b0:	ldr	x8, [sp, #8]
  4130b4:	str	x8, [sp, #16]
  4130b8:	ldr	x8, [sp, #16]
  4130bc:	str	x8, [sp, #24]
  4130c0:	ldr	x8, [sp, #24]
  4130c4:	str	x8, [sp, #40]
  4130c8:	b	412f78 <error@@Base+0x111bc>
  4130cc:	ldr	x8, [sp, #40]
  4130d0:	stur	x8, [x29, #-8]
  4130d4:	ldur	x0, [x29, #-8]
  4130d8:	ldp	x29, x30, [sp, #80]
  4130dc:	add	sp, sp, #0x60
  4130e0:	ret
  4130e4:	sub	sp, sp, #0x60
  4130e8:	stp	x29, x30, [sp, #80]
  4130ec:	add	x29, sp, #0x50
  4130f0:	add	x8, sp, #0x28
  4130f4:	stur	x0, [x29, #-16]
  4130f8:	stur	x1, [x29, #-24]
  4130fc:	str	x8, [sp, #32]
  413100:	ldur	x8, [x29, #-16]
  413104:	ldr	x8, [x8]
  413108:	str	x8, [sp, #24]
  41310c:	ldur	x8, [x29, #-16]
  413110:	stur	x8, [x29, #-32]
  413114:	ldur	x0, [x29, #-24]
  413118:	ldur	x8, [x29, #-32]
  41311c:	add	x3, x8, #0x28
  413120:	mov	x8, xzr
  413124:	mov	x1, x8
  413128:	mov	x2, x8
  41312c:	bl	40fbe8 <error@@Base+0xde2c>
  413130:	ldr	x8, [sp, #32]
  413134:	str	x0, [x8]
  413138:	ldr	x8, [sp, #32]
  41313c:	ldr	x8, [x8]
  413140:	cbnz	x8, 413150 <error@@Base+0x11394>
  413144:	mov	x8, xzr
  413148:	stur	x8, [x29, #-8]
  41314c:	b	413244 <error@@Base+0x11488>
  413150:	ldr	x8, [sp, #24]
  413154:	ldr	x9, [sp, #32]
  413158:	ldr	x9, [x9]
  41315c:	str	x8, [x9]
  413160:	ldr	x8, [sp, #32]
  413164:	ldr	x8, [x8]
  413168:	ldr	w10, [x8, #48]
  41316c:	and	w10, w10, #0xfffbffff
  413170:	orr	w10, w10, #0x40000
  413174:	str	w10, [x8, #48]
  413178:	ldr	x8, [sp, #32]
  41317c:	ldr	x8, [x8]
  413180:	str	x8, [sp, #24]
  413184:	ldur	x8, [x29, #-32]
  413188:	ldr	x8, [x8, #8]
  41318c:	cbz	x8, 4131ac <error@@Base+0x113f0>
  413190:	ldur	x8, [x29, #-32]
  413194:	ldr	x8, [x8, #8]
  413198:	stur	x8, [x29, #-32]
  41319c:	ldr	x8, [sp, #24]
  4131a0:	add	x8, x8, #0x8
  4131a4:	str	x8, [sp, #32]
  4131a8:	b	413240 <error@@Base+0x11484>
  4131ac:	mov	x8, xzr
  4131b0:	str	x8, [sp, #16]
  4131b4:	ldur	x8, [x29, #-32]
  4131b8:	ldr	x8, [x8, #16]
  4131bc:	ldr	x9, [sp, #16]
  4131c0:	mov	w10, #0x1                   	// #1
  4131c4:	cmp	x8, x9
  4131c8:	str	w10, [sp, #12]
  4131cc:	b.eq	4131e4 <error@@Base+0x11428>  // b.none
  4131d0:	ldur	x8, [x29, #-32]
  4131d4:	ldr	x8, [x8, #16]
  4131d8:	cmp	x8, #0x0
  4131dc:	cset	w9, eq  // eq = none
  4131e0:	str	w9, [sp, #12]
  4131e4:	ldr	w8, [sp, #12]
  4131e8:	tbnz	w8, #0, 4131f0 <error@@Base+0x11434>
  4131ec:	b	413228 <error@@Base+0x1146c>
  4131f0:	ldur	x8, [x29, #-32]
  4131f4:	str	x8, [sp, #16]
  4131f8:	ldur	x8, [x29, #-32]
  4131fc:	ldr	x8, [x8]
  413200:	stur	x8, [x29, #-32]
  413204:	ldr	x8, [sp, #24]
  413208:	ldr	x8, [x8]
  41320c:	str	x8, [sp, #24]
  413210:	ldur	x8, [x29, #-32]
  413214:	cbnz	x8, 413224 <error@@Base+0x11468>
  413218:	ldr	x8, [sp, #40]
  41321c:	stur	x8, [x29, #-8]
  413220:	b	413244 <error@@Base+0x11488>
  413224:	b	4131b4 <error@@Base+0x113f8>
  413228:	ldur	x8, [x29, #-32]
  41322c:	ldr	x8, [x8, #16]
  413230:	stur	x8, [x29, #-32]
  413234:	ldr	x8, [sp, #24]
  413238:	add	x8, x8, #0x10
  41323c:	str	x8, [sp, #32]
  413240:	b	413114 <error@@Base+0x11358>
  413244:	ldur	x0, [x29, #-8]
  413248:	ldp	x29, x30, [sp, #80]
  41324c:	add	sp, sp, #0x60
  413250:	ret
  413254:	sub	sp, sp, #0x20
  413258:	str	x0, [sp, #24]
  41325c:	str	x1, [sp, #16]
  413260:	ldr	x8, [sp, #24]
  413264:	str	x8, [sp, #8]
  413268:	ldr	x8, [sp, #16]
  41326c:	ldr	w9, [x8, #48]
  413270:	and	w9, w9, #0xff
  413274:	cmp	w9, #0x11
  413278:	b.ne	4132a4 <error@@Base+0x114e8>  // b.any
  41327c:	ldr	x8, [sp, #16]
  413280:	ldr	x8, [x8, #40]
  413284:	ldr	x9, [sp, #8]
  413288:	cmp	x8, x9
  41328c:	b.ne	4132a4 <error@@Base+0x114e8>  // b.any
  413290:	ldr	x8, [sp, #16]
  413294:	ldr	w9, [x8, #48]
  413298:	and	w9, w9, #0xfff7ffff
  41329c:	orr	w9, w9, #0x80000
  4132a0:	str	w9, [x8, #48]
  4132a4:	mov	w8, wzr
  4132a8:	mov	w0, w8
  4132ac:	add	sp, sp, #0x20
  4132b0:	ret
  4132b4:	sub	sp, sp, #0x50
  4132b8:	stp	x29, x30, [sp, #64]
  4132bc:	add	x29, sp, #0x40
  4132c0:	stur	x0, [x29, #-16]
  4132c4:	stur	x1, [x29, #-24]
  4132c8:	str	x2, [sp, #32]
  4132cc:	ldur	x8, [x29, #-16]
  4132d0:	str	x8, [sp, #24]
  4132d4:	ldur	x8, [x29, #-24]
  4132d8:	ldr	x0, [sp, #32]
  4132dc:	ldr	x1, [sp, #24]
  4132e0:	blr	x8
  4132e4:	str	w0, [sp, #20]
  4132e8:	ldr	w9, [sp, #20]
  4132ec:	cmp	w9, #0x0
  4132f0:	cset	w9, ne  // ne = any
  4132f4:	and	w9, w9, #0x1
  4132f8:	mov	w1, w9
  4132fc:	sxtw	x8, w1
  413300:	cbz	x8, 413310 <error@@Base+0x11554>
  413304:	ldr	w8, [sp, #20]
  413308:	stur	w8, [x29, #-4]
  41330c:	b	4133a8 <error@@Base+0x115ec>
  413310:	ldr	x8, [sp, #24]
  413314:	ldr	x8, [x8, #8]
  413318:	cbz	x8, 41332c <error@@Base+0x11570>
  41331c:	ldr	x8, [sp, #24]
  413320:	ldr	x8, [x8, #8]
  413324:	str	x8, [sp, #24]
  413328:	b	4133a4 <error@@Base+0x115e8>
  41332c:	mov	x8, xzr
  413330:	str	x8, [sp, #8]
  413334:	ldr	x8, [sp, #24]
  413338:	ldr	x8, [x8, #16]
  41333c:	ldr	x9, [sp, #8]
  413340:	mov	w10, #0x1                   	// #1
  413344:	cmp	x8, x9
  413348:	str	w10, [sp, #4]
  41334c:	b.eq	413364 <error@@Base+0x115a8>  // b.none
  413350:	ldr	x8, [sp, #24]
  413354:	ldr	x8, [x8, #16]
  413358:	cmp	x8, #0x0
  41335c:	cset	w9, eq  // eq = none
  413360:	str	w9, [sp, #4]
  413364:	ldr	w8, [sp, #4]
  413368:	tbnz	w8, #0, 413370 <error@@Base+0x115b4>
  41336c:	b	413398 <error@@Base+0x115dc>
  413370:	ldr	x8, [sp, #24]
  413374:	str	x8, [sp, #8]
  413378:	ldr	x8, [sp, #24]
  41337c:	ldr	x8, [x8]
  413380:	str	x8, [sp, #24]
  413384:	ldr	x8, [sp, #24]
  413388:	cbnz	x8, 413394 <error@@Base+0x115d8>
  41338c:	stur	wzr, [x29, #-4]
  413390:	b	4133a8 <error@@Base+0x115ec>
  413394:	b	413334 <error@@Base+0x11578>
  413398:	ldr	x8, [sp, #24]
  41339c:	ldr	x8, [x8, #16]
  4133a0:	str	x8, [sp, #24]
  4133a4:	b	4132d4 <error@@Base+0x11518>
  4133a8:	ldur	w0, [x29, #-4]
  4133ac:	ldp	x29, x30, [sp, #64]
  4133b0:	add	sp, sp, #0x50
  4133b4:	ret
  4133b8:	sub	sp, sp, #0x30
  4133bc:	str	x0, [sp, #40]
  4133c0:	str	x1, [sp, #32]
  4133c4:	ldr	x8, [sp, #40]
  4133c8:	str	x8, [sp, #24]
  4133cc:	ldr	x8, [sp, #32]
  4133d0:	ldr	w9, [x8, #48]
  4133d4:	and	w9, w9, #0xff
  4133d8:	cmp	w9, #0x4
  4133dc:	b.ne	41343c <error@@Base+0x11680>  // b.any
  4133e0:	ldr	x8, [sp, #24]
  4133e4:	ldr	x8, [x8, #224]
  4133e8:	cbz	x8, 41343c <error@@Base+0x11680>
  4133ec:	ldr	x8, [sp, #32]
  4133f0:	ldr	x8, [x8, #40]
  4133f4:	str	w8, [sp, #20]
  4133f8:	ldr	x9, [sp, #24]
  4133fc:	ldr	x9, [x9, #224]
  413400:	ldrsw	x10, [sp, #20]
  413404:	ldr	x9, [x9, x10, lsl #3]
  413408:	ldr	x10, [sp, #32]
  41340c:	str	x9, [x10, #40]
  413410:	ldr	x9, [sp, #32]
  413414:	ldr	x9, [x9, #40]
  413418:	mov	w8, #0x1                   	// #1
  41341c:	lsl	w8, w8, w9
  413420:	mov	w0, w8
  413424:	sxtw	x10, w0
  413428:	ldr	x11, [sp, #24]
  41342c:	ldr	x12, [x11, #160]
  413430:	orr	x10, x12, x10
  413434:	str	x10, [x11, #160]
  413438:	b	413500 <error@@Base+0x11744>
  41343c:	ldr	x8, [sp, #32]
  413440:	ldr	w9, [x8, #48]
  413444:	and	w9, w9, #0xff
  413448:	cmp	w9, #0x11
  41344c:	b.ne	413500 <error@@Base+0x11744>  // b.any
  413450:	ldr	x8, [sp, #32]
  413454:	ldr	x8, [x8, #8]
  413458:	cbz	x8, 413500 <error@@Base+0x11744>
  41345c:	ldr	x8, [sp, #32]
  413460:	ldr	x8, [x8, #8]
  413464:	ldr	w9, [x8, #48]
  413468:	and	w9, w9, #0xff
  41346c:	cmp	w9, #0x11
  413470:	b.ne	413500 <error@@Base+0x11744>  // b.any
  413474:	ldr	x8, [sp, #32]
  413478:	ldr	x8, [x8, #8]
  41347c:	ldr	x8, [x8, #40]
  413480:	str	x8, [sp, #8]
  413484:	ldr	x8, [sp, #32]
  413488:	ldr	x8, [x8, #8]
  41348c:	ldr	x8, [x8, #8]
  413490:	ldr	x9, [sp, #32]
  413494:	str	x8, [x9, #8]
  413498:	ldr	x8, [sp, #32]
  41349c:	ldr	x8, [x8, #8]
  4134a0:	cbz	x8, 4134b4 <error@@Base+0x116f8>
  4134a4:	ldr	x8, [sp, #32]
  4134a8:	ldr	x9, [sp, #32]
  4134ac:	ldr	x9, [x9, #8]
  4134b0:	str	x8, [x9]
  4134b4:	ldr	x8, [sp, #24]
  4134b8:	ldr	x8, [x8, #224]
  4134bc:	ldr	x9, [sp, #32]
  4134c0:	ldr	x9, [x9, #40]
  4134c4:	ldr	x8, [x8, x9, lsl #3]
  4134c8:	ldr	x9, [sp, #24]
  4134cc:	ldr	x9, [x9, #224]
  4134d0:	ldr	x10, [sp, #8]
  4134d4:	str	x8, [x9, x10, lsl #3]
  4134d8:	ldr	x8, [sp, #8]
  4134dc:	cmp	x8, #0x40
  4134e0:	b.ge	413500 <error@@Base+0x11744>  // b.tcont
  4134e4:	ldr	x8, [sp, #8]
  4134e8:	mov	x9, #0x1                   	// #1
  4134ec:	lsl	x8, x9, x8
  4134f0:	ldr	x9, [sp, #24]
  4134f4:	ldr	x10, [x9, #160]
  4134f8:	bic	x8, x10, x8
  4134fc:	str	x8, [x9, #160]
  413500:	mov	w8, wzr
  413504:	mov	w0, w8
  413508:	add	sp, sp, #0x30
  41350c:	ret
  413510:	sub	sp, sp, #0x30
  413514:	stp	x29, x30, [sp, #32]
  413518:	add	x29, sp, #0x20
  41351c:	stur	x0, [x29, #-8]
  413520:	str	x1, [sp, #16]
  413524:	ldur	x8, [x29, #-8]
  413528:	str	x8, [sp, #8]
  41352c:	str	wzr, [sp, #4]
  413530:	ldr	x8, [sp, #16]
  413534:	ldr	x8, [x8, #8]
  413538:	cbz	x8, 41358c <error@@Base+0x117d0>
  41353c:	ldr	x8, [sp, #16]
  413540:	ldr	x8, [x8, #8]
  413544:	ldr	w9, [x8, #48]
  413548:	and	w9, w9, #0xff
  41354c:	cmp	w9, #0x11
  413550:	b.ne	41358c <error@@Base+0x117d0>  // b.any
  413554:	ldr	x1, [sp, #8]
  413558:	ldr	x8, [sp, #16]
  41355c:	ldr	x2, [x8, #8]
  413560:	add	x0, sp, #0x4
  413564:	bl	413ccc <error@@Base+0x11f10>
  413568:	ldr	x8, [sp, #16]
  41356c:	str	x0, [x8, #8]
  413570:	ldr	x8, [sp, #16]
  413574:	ldr	x8, [x8, #8]
  413578:	cbz	x8, 41358c <error@@Base+0x117d0>
  41357c:	ldr	x8, [sp, #16]
  413580:	ldr	x9, [sp, #16]
  413584:	ldr	x9, [x9, #8]
  413588:	str	x8, [x9]
  41358c:	ldr	x8, [sp, #16]
  413590:	ldr	x8, [x8, #16]
  413594:	cbz	x8, 4135e8 <error@@Base+0x1182c>
  413598:	ldr	x8, [sp, #16]
  41359c:	ldr	x8, [x8, #16]
  4135a0:	ldr	w9, [x8, #48]
  4135a4:	and	w9, w9, #0xff
  4135a8:	cmp	w9, #0x11
  4135ac:	b.ne	4135e8 <error@@Base+0x1182c>  // b.any
  4135b0:	ldr	x1, [sp, #8]
  4135b4:	ldr	x8, [sp, #16]
  4135b8:	ldr	x2, [x8, #16]
  4135bc:	add	x0, sp, #0x4
  4135c0:	bl	413ccc <error@@Base+0x11f10>
  4135c4:	ldr	x8, [sp, #16]
  4135c8:	str	x0, [x8, #16]
  4135cc:	ldr	x8, [sp, #16]
  4135d0:	ldr	x8, [x8, #16]
  4135d4:	cbz	x8, 4135e8 <error@@Base+0x1182c>
  4135d8:	ldr	x8, [sp, #16]
  4135dc:	ldr	x9, [sp, #16]
  4135e0:	ldr	x9, [x9, #16]
  4135e4:	str	x8, [x9]
  4135e8:	ldr	w0, [sp, #4]
  4135ec:	ldp	x29, x30, [sp, #32]
  4135f0:	add	sp, sp, #0x30
  4135f4:	ret
  4135f8:	sub	sp, sp, #0x30
  4135fc:	stp	x29, x30, [sp, #32]
  413600:	add	x29, sp, #0x20
  413604:	str	x0, [sp, #16]
  413608:	str	x1, [sp, #8]
  41360c:	ldr	x8, [sp, #16]
  413610:	str	x8, [sp]
  413614:	ldr	x8, [sp, #8]
  413618:	ldr	w9, [x8, #48]
  41361c:	and	w9, w9, #0xff
  413620:	cmp	w9, #0x10
  413624:	b.ne	413654 <error@@Base+0x11898>  // b.any
  413628:	ldr	x8, [sp, #8]
  41362c:	ldr	x8, [x8, #8]
  413630:	ldr	x8, [x8, #24]
  413634:	ldr	x9, [sp, #8]
  413638:	str	x8, [x9, #24]
  41363c:	ldr	x8, [sp, #8]
  413640:	ldr	x8, [x8, #8]
  413644:	ldr	x8, [x8, #56]
  413648:	ldr	x9, [sp, #8]
  41364c:	str	x8, [x9, #56]
  413650:	b	4136f8 <error@@Base+0x1193c>
  413654:	ldr	x8, [sp, #8]
  413658:	ldr	x9, [sp, #8]
  41365c:	str	x8, [x9, #24]
  413660:	ldr	x0, [sp]
  413664:	ldr	x8, [sp, #8]
  413668:	ldr	x1, [x8, #40]
  41366c:	ldr	x2, [x8, #48]
  413670:	bl	413ec8 <error@@Base+0x1210c>
  413674:	ldr	x8, [sp, #8]
  413678:	str	x0, [x8, #56]
  41367c:	ldr	x8, [sp, #8]
  413680:	ldr	x8, [x8, #56]
  413684:	mov	x9, #0xffffffffffffffff    	// #-1
  413688:	cmp	x8, x9
  41368c:	cset	w10, eq  // eq = none
  413690:	and	w10, w10, #0x1
  413694:	mov	w0, w10
  413698:	sxtw	x8, w0
  41369c:	cbz	x8, 4136ac <error@@Base+0x118f0>
  4136a0:	mov	w8, #0xc                   	// #12
  4136a4:	stur	w8, [x29, #-4]
  4136a8:	b	4136fc <error@@Base+0x11940>
  4136ac:	ldr	x8, [sp, #8]
  4136b0:	ldr	w9, [x8, #48]
  4136b4:	and	w9, w9, #0xff
  4136b8:	cmp	w9, #0xc
  4136bc:	b.ne	4136f8 <error@@Base+0x1193c>  // b.any
  4136c0:	ldr	x8, [sp, #8]
  4136c4:	ldr	w9, [x8, #40]
  4136c8:	ldr	x8, [sp]
  4136cc:	ldr	x8, [x8]
  4136d0:	ldr	x10, [sp, #8]
  4136d4:	ldr	x10, [x10, #56]
  4136d8:	mov	x11, #0x10                  	// #16
  4136dc:	mul	x10, x11, x10
  4136e0:	add	x8, x8, x10
  4136e4:	ldr	w12, [x8, #8]
  4136e8:	and	w9, w9, #0x3ff
  4136ec:	and	w12, w12, #0xfffc00ff
  4136f0:	orr	w9, w12, w9, lsl #8
  4136f4:	str	w9, [x8, #8]
  4136f8:	stur	wzr, [x29, #-4]
  4136fc:	ldur	w0, [x29, #-4]
  413700:	ldp	x29, x30, [sp, #32]
  413704:	add	sp, sp, #0x30
  413708:	ret
  41370c:	sub	sp, sp, #0x20
  413710:	str	x0, [sp, #24]
  413714:	str	x1, [sp, #16]
  413718:	ldr	x8, [sp, #16]
  41371c:	ldr	w9, [x8, #48]
  413720:	and	w9, w9, #0xff
  413724:	cmp	w9, #0xb
  413728:	str	w9, [sp, #12]
  41372c:	b.eq	413744 <error@@Base+0x11988>  // b.none
  413730:	b	413734 <error@@Base+0x11978>
  413734:	ldr	w8, [sp, #12]
  413738:	cmp	w8, #0x10
  41373c:	b.eq	413758 <error@@Base+0x1199c>  // b.none
  413740:	b	413788 <error@@Base+0x119cc>
  413744:	ldr	x8, [sp, #16]
  413748:	ldr	x9, [sp, #16]
  41374c:	ldr	x9, [x9, #8]
  413750:	str	x8, [x9, #32]
  413754:	b	4137c8 <error@@Base+0x11a0c>
  413758:	ldr	x8, [sp, #16]
  41375c:	ldr	x8, [x8, #16]
  413760:	ldr	x8, [x8, #24]
  413764:	ldr	x9, [sp, #16]
  413768:	ldr	x9, [x9, #8]
  41376c:	str	x8, [x9, #32]
  413770:	ldr	x8, [sp, #16]
  413774:	ldr	x8, [x8, #32]
  413778:	ldr	x9, [sp, #16]
  41377c:	ldr	x9, [x9, #16]
  413780:	str	x8, [x9, #32]
  413784:	b	4137c8 <error@@Base+0x11a0c>
  413788:	ldr	x8, [sp, #16]
  41378c:	ldr	x8, [x8, #8]
  413790:	cbz	x8, 4137a8 <error@@Base+0x119ec>
  413794:	ldr	x8, [sp, #16]
  413798:	ldr	x8, [x8, #32]
  41379c:	ldr	x9, [sp, #16]
  4137a0:	ldr	x9, [x9, #8]
  4137a4:	str	x8, [x9, #32]
  4137a8:	ldr	x8, [sp, #16]
  4137ac:	ldr	x8, [x8, #16]
  4137b0:	cbz	x8, 4137c8 <error@@Base+0x11a0c>
  4137b4:	ldr	x8, [sp, #16]
  4137b8:	ldr	x8, [x8, #32]
  4137bc:	ldr	x9, [sp, #16]
  4137c0:	ldr	x9, [x9, #16]
  4137c4:	str	x8, [x9, #32]
  4137c8:	mov	w8, wzr
  4137cc:	mov	w0, w8
  4137d0:	add	sp, sp, #0x20
  4137d4:	ret
  4137d8:	sub	sp, sp, #0x60
  4137dc:	stp	x29, x30, [sp, #80]
  4137e0:	add	x29, sp, #0x50
  4137e4:	adrp	x8, 422000 <error@@Base+0x20244>
  4137e8:	add	x8, x8, #0x968
  4137ec:	adrp	x9, 422000 <error@@Base+0x20244>
  4137f0:	add	x9, x9, #0xa24
  4137f4:	stur	x0, [x29, #-8]
  4137f8:	stur	x1, [x29, #-16]
  4137fc:	ldur	x10, [x29, #-8]
  413800:	stur	x10, [x29, #-24]
  413804:	ldur	x10, [x29, #-16]
  413808:	ldr	x10, [x10, #56]
  41380c:	stur	x10, [x29, #-32]
  413810:	stur	wzr, [x29, #-36]
  413814:	ldur	x10, [x29, #-16]
  413818:	ldr	w11, [x10, #48]
  41381c:	and	w11, w11, #0xff
  413820:	subs	w11, w11, #0x2
  413824:	mov	w10, w11
  413828:	ubfx	x10, x10, #0, #32
  41382c:	cmp	x10, #0xe
  413830:	str	x8, [sp, #16]
  413834:	str	x9, [sp, #8]
  413838:	str	x10, [sp]
  41383c:	b.hi	413a1c <error@@Base+0x11c60>  // b.pmore
  413840:	adrp	x8, 422000 <error@@Base+0x20244>
  413844:	add	x8, x8, #0x6bc
  413848:	ldr	x11, [sp]
  41384c:	ldrsw	x10, [x8, x11, lsl #2]
  413850:	add	x9, x8, x10
  413854:	br	x9
  413858:	b	413a68 <error@@Base+0x11cac>
  41385c:	ldur	x8, [x29, #-16]
  413860:	ldr	x8, [x8, #32]
  413864:	cbnz	x8, 41386c <error@@Base+0x11ab0>
  413868:	b	413884 <error@@Base+0x11ac8>
  41386c:	adrp	x0, 422000 <error@@Base+0x20244>
  413870:	add	x0, x0, #0xa11
  413874:	ldr	x1, [sp, #16]
  413878:	mov	w2, #0x59f                 	// #1439
  41387c:	ldr	x3, [sp, #8]
  413880:	bl	401b70 <__assert_fail@plt>
  413884:	b	413a68 <error@@Base+0x11cac>
  413888:	ldur	x8, [x29, #-24]
  41388c:	ldrb	w9, [x8, #176]
  413890:	and	w9, w9, #0xfffffffe
  413894:	orr	w9, w9, #0x1
  413898:	strb	w9, [x8, #176]
  41389c:	ldur	x8, [x29, #-16]
  4138a0:	ldr	x8, [x8, #8]
  4138a4:	cbz	x8, 4138c0 <error@@Base+0x11b04>
  4138a8:	ldur	x8, [x29, #-16]
  4138ac:	ldr	x8, [x8, #8]
  4138b0:	ldr	x8, [x8, #24]
  4138b4:	ldr	x8, [x8, #56]
  4138b8:	str	x8, [sp, #32]
  4138bc:	b	4138d0 <error@@Base+0x11b14>
  4138c0:	ldur	x8, [x29, #-16]
  4138c4:	ldr	x8, [x8, #32]
  4138c8:	ldr	x8, [x8, #56]
  4138cc:	str	x8, [sp, #32]
  4138d0:	ldur	x8, [x29, #-16]
  4138d4:	ldr	x8, [x8, #16]
  4138d8:	cbz	x8, 4138f4 <error@@Base+0x11b38>
  4138dc:	ldur	x8, [x29, #-16]
  4138e0:	ldr	x8, [x8, #16]
  4138e4:	ldr	x8, [x8, #24]
  4138e8:	ldr	x8, [x8, #56]
  4138ec:	str	x8, [sp, #24]
  4138f0:	b	413904 <error@@Base+0x11b48>
  4138f4:	ldur	x8, [x29, #-16]
  4138f8:	ldr	x8, [x8, #32]
  4138fc:	ldr	x8, [x8, #56]
  413900:	str	x8, [sp, #24]
  413904:	ldr	x8, [sp, #32]
  413908:	mov	x9, #0xffffffffffffffff    	// #-1
  41390c:	cmp	x8, x9
  413910:	b.le	413918 <error@@Base+0x11b5c>
  413914:	b	413930 <error@@Base+0x11b74>
  413918:	adrp	x0, 422000 <error@@Base+0x20244>
  41391c:	add	x0, x0, #0xa57
  413920:	ldr	x1, [sp, #16]
  413924:	mov	w2, #0x5af                 	// #1455
  413928:	ldr	x3, [sp, #8]
  41392c:	bl	401b70 <__assert_fail@plt>
  413930:	ldr	x8, [sp, #24]
  413934:	mov	x9, #0xffffffffffffffff    	// #-1
  413938:	cmp	x8, x9
  41393c:	b.le	413944 <error@@Base+0x11b88>
  413940:	b	41395c <error@@Base+0x11ba0>
  413944:	adrp	x0, 422000 <error@@Base+0x20244>
  413948:	add	x0, x0, #0xa61
  41394c:	ldr	x1, [sp, #16]
  413950:	mov	w2, #0x5b0                 	// #1456
  413954:	ldr	x3, [sp, #8]
  413958:	bl	401b70 <__assert_fail@plt>
  41395c:	ldur	x8, [x29, #-24]
  413960:	ldr	x8, [x8, #40]
  413964:	ldur	x9, [x29, #-32]
  413968:	mov	x10, #0x18                  	// #24
  41396c:	mul	x9, x10, x9
  413970:	add	x0, x8, x9
  413974:	ldr	x1, [sp, #32]
  413978:	ldr	x2, [sp, #24]
  41397c:	bl	414214 <error@@Base+0x12458>
  413980:	stur	w0, [x29, #-36]
  413984:	b	413a68 <error@@Base+0x11cac>
  413988:	ldur	x8, [x29, #-24]
  41398c:	ldr	x8, [x8, #40]
  413990:	ldur	x9, [x29, #-32]
  413994:	mov	x10, #0x18                  	// #24
  413998:	mul	x9, x10, x9
  41399c:	add	x0, x8, x9
  4139a0:	ldur	x8, [x29, #-16]
  4139a4:	ldr	x8, [x8, #32]
  4139a8:	ldr	x1, [x8, #56]
  4139ac:	bl	41431c <error@@Base+0x12560>
  4139b0:	stur	w0, [x29, #-36]
  4139b4:	b	413a68 <error@@Base+0x11cac>
  4139b8:	ldur	x8, [x29, #-16]
  4139bc:	ldr	x8, [x8, #32]
  4139c0:	ldr	x8, [x8, #56]
  4139c4:	ldur	x9, [x29, #-24]
  4139c8:	ldr	x9, [x9, #24]
  4139cc:	ldur	x10, [x29, #-32]
  4139d0:	str	x8, [x9, x10, lsl #3]
  4139d4:	ldur	x8, [x29, #-16]
  4139d8:	ldr	w11, [x8, #48]
  4139dc:	and	w11, w11, #0xff
  4139e0:	cmp	w11, #0x4
  4139e4:	b.ne	413a18 <error@@Base+0x11c5c>  // b.any
  4139e8:	ldur	x8, [x29, #-24]
  4139ec:	ldr	x8, [x8, #40]
  4139f0:	ldur	x9, [x29, #-32]
  4139f4:	mov	x10, #0x18                  	// #24
  4139f8:	mul	x9, x10, x9
  4139fc:	add	x0, x8, x9
  413a00:	ldur	x8, [x29, #-24]
  413a04:	ldr	x8, [x8, #24]
  413a08:	ldur	x9, [x29, #-32]
  413a0c:	ldr	x1, [x8, x9, lsl #3]
  413a10:	bl	41431c <error@@Base+0x12560>
  413a14:	stur	w0, [x29, #-36]
  413a18:	b	413a68 <error@@Base+0x11cac>
  413a1c:	ldur	x8, [x29, #-16]
  413a20:	ldr	w9, [x8, #48]
  413a24:	and	w9, w9, #0xff
  413a28:	and	w9, w9, #0x8
  413a2c:	cbnz	w9, 413a34 <error@@Base+0x11c78>
  413a30:	b	413a4c <error@@Base+0x11c90>
  413a34:	adrp	x0, 422000 <error@@Base+0x20244>
  413a38:	add	x0, x0, #0xa6c
  413a3c:	ldr	x1, [sp, #16]
  413a40:	mov	w2, #0x5c2                 	// #1474
  413a44:	ldr	x3, [sp, #8]
  413a48:	bl	401b70 <__assert_fail@plt>
  413a4c:	ldur	x8, [x29, #-16]
  413a50:	ldr	x8, [x8, #32]
  413a54:	ldr	x8, [x8, #56]
  413a58:	ldur	x9, [x29, #-24]
  413a5c:	ldr	x9, [x9, #24]
  413a60:	ldur	x10, [x29, #-32]
  413a64:	str	x8, [x9, x10, lsl #3]
  413a68:	ldur	w0, [x29, #-36]
  413a6c:	ldp	x29, x30, [sp, #80]
  413a70:	add	sp, sp, #0x60
  413a74:	ret
  413a78:	sub	sp, sp, #0x50
  413a7c:	stp	x29, x30, [sp, #64]
  413a80:	add	x29, sp, #0x40
  413a84:	mov	w8, #0x0                   	// #0
  413a88:	stur	x0, [x29, #-16]
  413a8c:	sturb	w8, [x29, #-25]
  413a90:	stur	xzr, [x29, #-24]
  413a94:	ldur	x8, [x29, #-24]
  413a98:	ldur	x9, [x29, #-16]
  413a9c:	ldr	x9, [x9, #16]
  413aa0:	cmp	x8, x9
  413aa4:	b.ne	413ac0 <error@@Base+0x11d04>  // b.any
  413aa8:	ldurb	w8, [x29, #-25]
  413aac:	tbnz	w8, #0, 413ab4 <error@@Base+0x11cf8>
  413ab0:	b	413b6c <error@@Base+0x11db0>
  413ab4:	mov	w8, #0x0                   	// #0
  413ab8:	sturb	w8, [x29, #-25]
  413abc:	stur	xzr, [x29, #-24]
  413ac0:	ldur	x8, [x29, #-16]
  413ac4:	ldr	x8, [x8, #48]
  413ac8:	ldur	x9, [x29, #-24]
  413acc:	mov	x10, #0x18                  	// #24
  413ad0:	mul	x9, x10, x9
  413ad4:	add	x8, x8, x9
  413ad8:	ldr	x8, [x8, #8]
  413adc:	cbz	x8, 413ae4 <error@@Base+0x11d28>
  413ae0:	b	413b5c <error@@Base+0x11da0>
  413ae4:	ldur	x1, [x29, #-16]
  413ae8:	ldur	x2, [x29, #-24]
  413aec:	add	x0, sp, #0x8
  413af0:	mov	w8, #0x1                   	// #1
  413af4:	and	w3, w8, #0x1
  413af8:	bl	4143b8 <error@@Base+0x125fc>
  413afc:	str	w0, [sp, #32]
  413b00:	ldr	w8, [sp, #32]
  413b04:	cmp	w8, #0x0
  413b08:	cset	w8, ne  // ne = any
  413b0c:	and	w8, w8, #0x1
  413b10:	mov	w1, w8
  413b14:	sxtw	x9, w1
  413b18:	cbz	x9, 413b28 <error@@Base+0x11d6c>
  413b1c:	ldr	w8, [sp, #32]
  413b20:	stur	w8, [x29, #-4]
  413b24:	b	413b70 <error@@Base+0x11db4>
  413b28:	ldur	x8, [x29, #-16]
  413b2c:	ldr	x8, [x8, #48]
  413b30:	ldur	x9, [x29, #-24]
  413b34:	mov	x10, #0x18                  	// #24
  413b38:	mul	x9, x10, x9
  413b3c:	add	x8, x8, x9
  413b40:	ldr	x8, [x8, #8]
  413b44:	cbnz	x8, 413b5c <error@@Base+0x11da0>
  413b48:	mov	w8, #0x1                   	// #1
  413b4c:	sturb	w8, [x29, #-25]
  413b50:	add	x9, sp, #0x8
  413b54:	ldr	x0, [x9, #16]
  413b58:	bl	401a90 <free@plt>
  413b5c:	ldur	x8, [x29, #-24]
  413b60:	add	x8, x8, #0x1
  413b64:	stur	x8, [x29, #-24]
  413b68:	b	413a94 <error@@Base+0x11cd8>
  413b6c:	stur	wzr, [x29, #-4]
  413b70:	ldur	w0, [x29, #-4]
  413b74:	ldp	x29, x30, [sp, #64]
  413b78:	add	sp, sp, #0x50
  413b7c:	ret
  413b80:	sub	sp, sp, #0x40
  413b84:	stp	x29, x30, [sp, #48]
  413b88:	add	x29, sp, #0x30
  413b8c:	stur	x0, [x29, #-16]
  413b90:	str	xzr, [sp, #16]
  413b94:	ldr	x8, [sp, #16]
  413b98:	ldur	x9, [x29, #-16]
  413b9c:	ldr	x9, [x9, #16]
  413ba0:	cmp	x8, x9
  413ba4:	b.cs	413bdc <error@@Base+0x11e20>  // b.hs, b.nlast
  413ba8:	ldur	x8, [x29, #-16]
  413bac:	ldr	x8, [x8, #56]
  413bb0:	ldr	x9, [sp, #16]
  413bb4:	mov	x10, #0x18                  	// #24
  413bb8:	mul	x9, x10, x9
  413bbc:	add	x8, x8, x9
  413bc0:	str	xzr, [x8]
  413bc4:	str	xzr, [x8, #8]
  413bc8:	str	xzr, [x8, #16]
  413bcc:	ldr	x8, [sp, #16]
  413bd0:	add	x8, x8, #0x1
  413bd4:	str	x8, [sp, #16]
  413bd8:	b	413b94 <error@@Base+0x11dd8>
  413bdc:	str	xzr, [sp, #24]
  413be0:	ldr	x8, [sp, #24]
  413be4:	ldur	x9, [x29, #-16]
  413be8:	ldr	x9, [x9, #16]
  413bec:	cmp	x8, x9
  413bf0:	b.cs	413cb8 <error@@Base+0x11efc>  // b.hs, b.nlast
  413bf4:	ldur	x8, [x29, #-16]
  413bf8:	ldr	x8, [x8, #48]
  413bfc:	ldr	x9, [sp, #24]
  413c00:	mov	x10, #0x18                  	// #24
  413c04:	mul	x9, x10, x9
  413c08:	add	x8, x8, x9
  413c0c:	ldr	x8, [x8, #16]
  413c10:	str	x8, [sp]
  413c14:	str	xzr, [sp, #16]
  413c18:	ldr	x8, [sp, #16]
  413c1c:	ldur	x9, [x29, #-16]
  413c20:	ldr	x9, [x9, #48]
  413c24:	ldr	x10, [sp, #24]
  413c28:	mov	x11, #0x18                  	// #24
  413c2c:	mul	x10, x11, x10
  413c30:	add	x9, x9, x10
  413c34:	ldr	x9, [x9, #8]
  413c38:	cmp	x8, x9
  413c3c:	b.ge	413ca8 <error@@Base+0x11eec>  // b.tcont
  413c40:	ldur	x8, [x29, #-16]
  413c44:	ldr	x8, [x8, #56]
  413c48:	ldr	x9, [sp]
  413c4c:	ldr	x10, [sp, #16]
  413c50:	ldr	x9, [x9, x10, lsl #3]
  413c54:	mov	x10, #0x18                  	// #24
  413c58:	mul	x9, x10, x9
  413c5c:	add	x0, x8, x9
  413c60:	ldr	x1, [sp, #24]
  413c64:	bl	41564c <error@@Base+0x13890>
  413c68:	mov	w11, #0x1                   	// #1
  413c6c:	and	w11, w0, w11
  413c70:	strb	w11, [sp, #15]
  413c74:	ldrb	w11, [sp, #15]
  413c78:	eor	w11, w11, #0x1
  413c7c:	and	w11, w11, #0x1
  413c80:	mov	w1, w11
  413c84:	sxtw	x8, w1
  413c88:	cbz	x8, 413c98 <error@@Base+0x11edc>
  413c8c:	mov	w8, #0xc                   	// #12
  413c90:	stur	w8, [x29, #-4]
  413c94:	b	413cbc <error@@Base+0x11f00>
  413c98:	ldr	x8, [sp, #16]
  413c9c:	add	x8, x8, #0x1
  413ca0:	str	x8, [sp, #16]
  413ca4:	b	413c18 <error@@Base+0x11e5c>
  413ca8:	ldr	x8, [sp, #24]
  413cac:	add	x8, x8, #0x1
  413cb0:	str	x8, [sp, #24]
  413cb4:	b	413be0 <error@@Base+0x11e24>
  413cb8:	stur	wzr, [x29, #-4]
  413cbc:	ldur	w0, [x29, #-4]
  413cc0:	ldp	x29, x30, [sp, #48]
  413cc4:	add	sp, sp, #0x40
  413cc8:	ret
  413ccc:	sub	sp, sp, #0x80
  413cd0:	stp	x29, x30, [sp, #112]
  413cd4:	add	x29, sp, #0x70
  413cd8:	mov	w8, #0x1                   	// #1
  413cdc:	stur	x0, [x29, #-16]
  413ce0:	stur	x1, [x29, #-24]
  413ce4:	stur	x2, [x29, #-32]
  413ce8:	ldur	x9, [x29, #-24]
  413cec:	ldr	x9, [x9]
  413cf0:	stur	x9, [x29, #-40]
  413cf4:	ldur	x9, [x29, #-32]
  413cf8:	ldr	x9, [x9, #8]
  413cfc:	stur	x9, [x29, #-48]
  413d00:	ldur	x9, [x29, #-24]
  413d04:	ldrb	w10, [x9, #56]
  413d08:	mov	w11, #0x4                   	// #4
  413d0c:	lsr	w10, w10, w11
  413d10:	and	w8, w10, w8
  413d14:	and	w8, w8, #0xff
  413d18:	cbz	w8, 413d68 <error@@Base+0x11fac>
  413d1c:	ldur	x8, [x29, #-32]
  413d20:	ldr	x8, [x8, #8]
  413d24:	cbz	x8, 413d68 <error@@Base+0x11fac>
  413d28:	ldur	x8, [x29, #-32]
  413d2c:	ldr	x8, [x8, #40]
  413d30:	cmp	x8, #0x40
  413d34:	b.ge	413d58 <error@@Base+0x11f9c>  // b.tcont
  413d38:	ldur	x8, [x29, #-40]
  413d3c:	ldr	x8, [x8, #160]
  413d40:	ldur	x9, [x29, #-32]
  413d44:	ldr	x9, [x9, #40]
  413d48:	mov	x10, #0x1                   	// #1
  413d4c:	lsl	x9, x10, x9
  413d50:	and	x8, x8, x9
  413d54:	cbnz	x8, 413d68 <error@@Base+0x11fac>
  413d58:	ldur	x8, [x29, #-32]
  413d5c:	ldr	x8, [x8, #8]
  413d60:	stur	x8, [x29, #-8]
  413d64:	b	413eb8 <error@@Base+0x120fc>
  413d68:	ldur	x0, [x29, #-40]
  413d6c:	mov	x8, xzr
  413d70:	mov	x1, x8
  413d74:	mov	x2, x8
  413d78:	mov	w3, #0x8                   	// #8
  413d7c:	str	x8, [sp, #24]
  413d80:	bl	40e1f8 <error@@Base+0xc43c>
  413d84:	str	x0, [sp, #56]
  413d88:	ldur	x0, [x29, #-40]
  413d8c:	ldr	x1, [sp, #24]
  413d90:	ldr	x2, [sp, #24]
  413d94:	mov	w3, #0x9                   	// #9
  413d98:	bl	40e1f8 <error@@Base+0xc43c>
  413d9c:	str	x0, [sp, #48]
  413da0:	ldur	x8, [x29, #-48]
  413da4:	cbz	x8, 413dc4 <error@@Base+0x12008>
  413da8:	ldur	x0, [x29, #-40]
  413dac:	ldur	x1, [x29, #-48]
  413db0:	ldr	x2, [sp, #48]
  413db4:	mov	w3, #0x10                  	// #16
  413db8:	bl	40e1f8 <error@@Base+0xc43c>
  413dbc:	str	x0, [sp, #16]
  413dc0:	b	413dcc <error@@Base+0x12010>
  413dc4:	ldr	x8, [sp, #48]
  413dc8:	str	x8, [sp, #16]
  413dcc:	ldr	x8, [sp, #16]
  413dd0:	str	x8, [sp, #40]
  413dd4:	ldur	x0, [x29, #-40]
  413dd8:	ldr	x1, [sp, #56]
  413ddc:	ldr	x2, [sp, #40]
  413de0:	mov	w3, #0x10                  	// #16
  413de4:	bl	40e1f8 <error@@Base+0xc43c>
  413de8:	str	x0, [sp, #32]
  413dec:	ldr	x8, [sp, #32]
  413df0:	mov	w9, #0x1                   	// #1
  413df4:	str	w9, [sp, #12]
  413df8:	cbz	x8, 413e2c <error@@Base+0x12070>
  413dfc:	ldr	x8, [sp, #40]
  413e00:	mov	w9, #0x1                   	// #1
  413e04:	str	w9, [sp, #12]
  413e08:	cbz	x8, 413e2c <error@@Base+0x12070>
  413e0c:	ldr	x8, [sp, #56]
  413e10:	mov	w9, #0x1                   	// #1
  413e14:	str	w9, [sp, #12]
  413e18:	cbz	x8, 413e2c <error@@Base+0x12070>
  413e1c:	ldr	x8, [sp, #48]
  413e20:	cmp	x8, #0x0
  413e24:	cset	w9, eq  // eq = none
  413e28:	str	w9, [sp, #12]
  413e2c:	ldr	w8, [sp, #12]
  413e30:	and	w8, w8, #0x1
  413e34:	mov	w0, w8
  413e38:	sxtw	x9, w0
  413e3c:	cbz	x9, 413e58 <error@@Base+0x1209c>
  413e40:	ldur	x8, [x29, #-16]
  413e44:	mov	w9, #0xc                   	// #12
  413e48:	str	w9, [x8]
  413e4c:	mov	x8, xzr
  413e50:	stur	x8, [x29, #-8]
  413e54:	b	413eb8 <error@@Base+0x120fc>
  413e58:	ldur	x8, [x29, #-32]
  413e5c:	ldr	x8, [x8, #40]
  413e60:	ldr	x9, [sp, #48]
  413e64:	str	x8, [x9, #40]
  413e68:	ldr	x9, [sp, #56]
  413e6c:	str	x8, [x9, #40]
  413e70:	ldur	x8, [x29, #-32]
  413e74:	ldr	w10, [x8, #48]
  413e78:	lsr	w10, w10, #19
  413e7c:	and	w10, w10, #0x1
  413e80:	ldr	x8, [sp, #48]
  413e84:	ldr	w11, [x8, #48]
  413e88:	and	w10, w10, #0x1
  413e8c:	and	w11, w11, #0xfff7ffff
  413e90:	orr	w11, w11, w10, lsl #19
  413e94:	str	w11, [x8, #48]
  413e98:	ldr	x8, [sp, #56]
  413e9c:	ldr	w11, [x8, #48]
  413ea0:	and	w10, w10, #0x1
  413ea4:	and	w11, w11, #0xfff7ffff
  413ea8:	orr	w10, w11, w10, lsl #19
  413eac:	str	w10, [x8, #48]
  413eb0:	ldr	x8, [sp, #32]
  413eb4:	stur	x8, [x29, #-8]
  413eb8:	ldur	x0, [x29, #-8]
  413ebc:	ldp	x29, x30, [sp, #112]
  413ec0:	add	sp, sp, #0x80
  413ec4:	ret
  413ec8:	sub	sp, sp, #0x80
  413ecc:	stp	x29, x30, [sp, #112]
  413ed0:	add	x29, sp, #0x70
  413ed4:	stur	x1, [x29, #-24]
  413ed8:	stur	x2, [x29, #-16]
  413edc:	stur	x0, [x29, #-32]
  413ee0:	ldur	x8, [x29, #-32]
  413ee4:	ldr	x8, [x8, #16]
  413ee8:	ldur	x9, [x29, #-32]
  413eec:	ldr	x9, [x9, #8]
  413ef0:	cmp	x8, x9
  413ef4:	cset	w10, cs  // cs = hs, nlast
  413ef8:	and	w10, w10, #0x1
  413efc:	mov	w0, w10
  413f00:	sxtw	x8, w0
  413f04:	cbz	x8, 4140d8 <error@@Base+0x1231c>
  413f08:	ldur	x8, [x29, #-32]
  413f0c:	ldr	x8, [x8, #8]
  413f10:	mov	x9, #0x2                   	// #2
  413f14:	mul	x8, x8, x9
  413f18:	stur	x8, [x29, #-40]
  413f1c:	mov	x8, #0x18                  	// #24
  413f20:	str	x8, [sp, #24]
  413f24:	ldur	x8, [x29, #-40]
  413f28:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  413f2c:	movk	x9, #0xaaa, lsl #48
  413f30:	cmp	x9, x8
  413f34:	cset	w10, cc  // cc = lo, ul, last
  413f38:	and	w10, w10, #0x1
  413f3c:	mov	w0, w10
  413f40:	sxtw	x8, w0
  413f44:	cbz	x8, 413f54 <error@@Base+0x12198>
  413f48:	mov	x8, #0xffffffffffffffff    	// #-1
  413f4c:	stur	x8, [x29, #-8]
  413f50:	b	414204 <error@@Base+0x12448>
  413f54:	ldur	x8, [x29, #-32]
  413f58:	ldr	x0, [x8]
  413f5c:	ldur	x8, [x29, #-40]
  413f60:	mov	x9, #0x10                  	// #16
  413f64:	mul	x1, x8, x9
  413f68:	bl	401940 <realloc@plt>
  413f6c:	str	x0, [sp, #32]
  413f70:	ldr	x8, [sp, #32]
  413f74:	cmp	x8, #0x0
  413f78:	cset	w10, eq  // eq = none
  413f7c:	and	w10, w10, #0x1
  413f80:	mov	w0, w10
  413f84:	sxtw	x8, w0
  413f88:	cbz	x8, 413f98 <error@@Base+0x121dc>
  413f8c:	mov	x8, #0xffffffffffffffff    	// #-1
  413f90:	stur	x8, [x29, #-8]
  413f94:	b	414204 <error@@Base+0x12448>
  413f98:	ldr	x8, [sp, #32]
  413f9c:	ldur	x9, [x29, #-32]
  413fa0:	str	x8, [x9]
  413fa4:	ldur	x8, [x29, #-32]
  413fa8:	ldr	x0, [x8, #24]
  413fac:	ldur	x8, [x29, #-40]
  413fb0:	mov	x9, #0x8                   	// #8
  413fb4:	mul	x1, x8, x9
  413fb8:	str	x9, [sp, #16]
  413fbc:	bl	401940 <realloc@plt>
  413fc0:	stur	x0, [x29, #-48]
  413fc4:	ldur	x8, [x29, #-32]
  413fc8:	ldr	x0, [x8, #32]
  413fcc:	ldur	x8, [x29, #-40]
  413fd0:	ldr	x9, [sp, #16]
  413fd4:	mul	x1, x8, x9
  413fd8:	bl	401940 <realloc@plt>
  413fdc:	str	x0, [sp, #56]
  413fe0:	ldur	x8, [x29, #-32]
  413fe4:	ldr	x0, [x8, #40]
  413fe8:	ldur	x8, [x29, #-40]
  413fec:	mov	x9, #0x18                  	// #24
  413ff0:	mul	x1, x8, x9
  413ff4:	str	x9, [sp, #8]
  413ff8:	bl	401940 <realloc@plt>
  413ffc:	str	x0, [sp, #48]
  414000:	ldur	x8, [x29, #-32]
  414004:	ldr	x0, [x8, #48]
  414008:	ldur	x8, [x29, #-40]
  41400c:	ldr	x9, [sp, #8]
  414010:	mul	x1, x8, x9
  414014:	bl	401940 <realloc@plt>
  414018:	str	x0, [sp, #40]
  41401c:	ldur	x8, [x29, #-48]
  414020:	mov	w10, #0x1                   	// #1
  414024:	str	w10, [sp, #4]
  414028:	cbz	x8, 41405c <error@@Base+0x122a0>
  41402c:	ldr	x8, [sp, #56]
  414030:	mov	w9, #0x1                   	// #1
  414034:	str	w9, [sp, #4]
  414038:	cbz	x8, 41405c <error@@Base+0x122a0>
  41403c:	ldr	x8, [sp, #48]
  414040:	mov	w9, #0x1                   	// #1
  414044:	str	w9, [sp, #4]
  414048:	cbz	x8, 41405c <error@@Base+0x122a0>
  41404c:	ldr	x8, [sp, #40]
  414050:	cmp	x8, #0x0
  414054:	cset	w9, eq  // eq = none
  414058:	str	w9, [sp, #4]
  41405c:	ldr	w8, [sp, #4]
  414060:	and	w8, w8, #0x1
  414064:	mov	w0, w8
  414068:	sxtw	x9, w0
  41406c:	cbz	x9, 41409c <error@@Base+0x122e0>
  414070:	ldur	x0, [x29, #-48]
  414074:	bl	401a90 <free@plt>
  414078:	ldr	x0, [sp, #56]
  41407c:	bl	401a90 <free@plt>
  414080:	ldr	x0, [sp, #48]
  414084:	bl	401a90 <free@plt>
  414088:	ldr	x0, [sp, #40]
  41408c:	bl	401a90 <free@plt>
  414090:	mov	x8, #0xffffffffffffffff    	// #-1
  414094:	stur	x8, [x29, #-8]
  414098:	b	414204 <error@@Base+0x12448>
  41409c:	ldur	x8, [x29, #-48]
  4140a0:	ldur	x9, [x29, #-32]
  4140a4:	str	x8, [x9, #24]
  4140a8:	ldr	x8, [sp, #56]
  4140ac:	ldur	x9, [x29, #-32]
  4140b0:	str	x8, [x9, #32]
  4140b4:	ldr	x8, [sp, #48]
  4140b8:	ldur	x9, [x29, #-32]
  4140bc:	str	x8, [x9, #40]
  4140c0:	ldr	x8, [sp, #40]
  4140c4:	ldur	x9, [x29, #-32]
  4140c8:	str	x8, [x9, #48]
  4140cc:	ldur	x8, [x29, #-40]
  4140d0:	ldur	x9, [x29, #-32]
  4140d4:	str	x8, [x9, #8]
  4140d8:	ldur	x8, [x29, #-32]
  4140dc:	ldr	x8, [x8]
  4140e0:	ldur	x9, [x29, #-32]
  4140e4:	mov	x10, #0x10                  	// #16
  4140e8:	ldr	x9, [x9, #16]
  4140ec:	ldur	q0, [x29, #-24]
  4140f0:	str	q0, [x8, x9, lsl #4]
  4140f4:	ldur	x8, [x29, #-32]
  4140f8:	ldr	x8, [x8]
  4140fc:	ldur	x9, [x29, #-32]
  414100:	ldr	x9, [x9, #16]
  414104:	mul	x9, x10, x9
  414108:	add	x8, x8, x9
  41410c:	ldr	w11, [x8, #8]
  414110:	and	w11, w11, #0xfffc00ff
  414114:	str	w11, [x8, #8]
  414118:	ldur	w11, [x29, #-16]
  41411c:	and	w11, w11, #0xff
  414120:	cmp	w11, #0x5
  414124:	b.ne	414140 <error@@Base+0x12384>  // b.any
  414128:	ldur	x8, [x29, #-32]
  41412c:	ldr	w9, [x8, #180]
  414130:	mov	w10, #0x1                   	// #1
  414134:	cmp	w9, #0x1
  414138:	str	w10, [sp]
  41413c:	b.gt	414154 <error@@Base+0x12398>
  414140:	ldur	w8, [x29, #-16]
  414144:	and	w8, w8, #0xff
  414148:	cmp	w8, #0x6
  41414c:	cset	w8, eq  // eq = none
  414150:	str	w8, [sp]
  414154:	ldr	w8, [sp]
  414158:	and	w8, w8, #0x1
  41415c:	ldur	x9, [x29, #-32]
  414160:	ldr	x9, [x9]
  414164:	ldur	x10, [x29, #-32]
  414168:	mov	x11, #0x10                  	// #16
  41416c:	ldr	x10, [x10, #16]
  414170:	mul	x10, x11, x10
  414174:	add	x9, x9, x10
  414178:	ldr	w12, [x9, #8]
  41417c:	and	w8, w8, #0x1
  414180:	and	w12, w12, #0xffefffff
  414184:	orr	w8, w12, w8, lsl #20
  414188:	str	w8, [x9, #8]
  41418c:	ldur	x9, [x29, #-32]
  414190:	mov	x10, #0x18                  	// #24
  414194:	ldr	x9, [x9, #24]
  414198:	ldur	x11, [x29, #-32]
  41419c:	ldr	x11, [x11, #16]
  4141a0:	mov	x13, #0xffffffffffffffff    	// #-1
  4141a4:	str	x13, [x9, x11, lsl #3]
  4141a8:	ldur	x9, [x29, #-32]
  4141ac:	ldr	x9, [x9, #40]
  4141b0:	ldur	x11, [x29, #-32]
  4141b4:	ldr	x11, [x11, #16]
  4141b8:	mul	x11, x10, x11
  4141bc:	add	x9, x9, x11
  4141c0:	str	xzr, [x9]
  4141c4:	str	xzr, [x9, #8]
  4141c8:	str	xzr, [x9, #16]
  4141cc:	ldur	x9, [x29, #-32]
  4141d0:	ldr	x9, [x9, #48]
  4141d4:	ldur	x11, [x29, #-32]
  4141d8:	ldr	x11, [x11, #16]
  4141dc:	mul	x10, x10, x11
  4141e0:	add	x9, x9, x10
  4141e4:	str	xzr, [x9]
  4141e8:	str	xzr, [x9, #8]
  4141ec:	str	xzr, [x9, #16]
  4141f0:	ldur	x9, [x29, #-32]
  4141f4:	ldr	x10, [x9, #16]
  4141f8:	add	x11, x10, #0x1
  4141fc:	str	x11, [x9, #16]
  414200:	stur	x10, [x29, #-8]
  414204:	ldur	x0, [x29, #-8]
  414208:	ldp	x29, x30, [sp, #112]
  41420c:	add	sp, sp, #0x80
  414210:	ret
  414214:	sub	sp, sp, #0x30
  414218:	stp	x29, x30, [sp, #32]
  41421c:	add	x29, sp, #0x20
  414220:	mov	x8, #0x2                   	// #2
  414224:	mov	x9, #0x10                  	// #16
  414228:	str	x0, [sp, #16]
  41422c:	str	x1, [sp, #8]
  414230:	str	x2, [sp]
  414234:	ldr	x10, [sp, #16]
  414238:	str	x8, [x10]
  41423c:	mov	x0, x9
  414240:	bl	401890 <malloc@plt>
  414244:	ldr	x8, [sp, #16]
  414248:	str	x0, [x8, #16]
  41424c:	ldr	x8, [sp, #16]
  414250:	ldr	x8, [x8, #16]
  414254:	cmp	x8, #0x0
  414258:	cset	w11, eq  // eq = none
  41425c:	and	w11, w11, #0x1
  414260:	mov	w0, w11
  414264:	sxtw	x8, w0
  414268:	cbz	x8, 414278 <error@@Base+0x124bc>
  41426c:	mov	w8, #0xc                   	// #12
  414270:	stur	w8, [x29, #-4]
  414274:	b	41430c <error@@Base+0x12550>
  414278:	ldr	x8, [sp, #8]
  41427c:	ldr	x9, [sp]
  414280:	cmp	x8, x9
  414284:	b.ne	4142a8 <error@@Base+0x124ec>  // b.any
  414288:	ldr	x8, [sp, #16]
  41428c:	mov	x9, #0x1                   	// #1
  414290:	str	x9, [x8, #8]
  414294:	ldr	x8, [sp, #8]
  414298:	ldr	x9, [sp, #16]
  41429c:	ldr	x9, [x9, #16]
  4142a0:	str	x8, [x9]
  4142a4:	b	414308 <error@@Base+0x1254c>
  4142a8:	ldr	x8, [sp, #16]
  4142ac:	mov	x9, #0x2                   	// #2
  4142b0:	str	x9, [x8, #8]
  4142b4:	ldr	x8, [sp, #8]
  4142b8:	ldr	x9, [sp]
  4142bc:	cmp	x8, x9
  4142c0:	b.ge	4142e8 <error@@Base+0x1252c>  // b.tcont
  4142c4:	ldr	x8, [sp, #8]
  4142c8:	ldr	x9, [sp, #16]
  4142cc:	ldr	x9, [x9, #16]
  4142d0:	str	x8, [x9]
  4142d4:	ldr	x8, [sp]
  4142d8:	ldr	x9, [sp, #16]
  4142dc:	ldr	x9, [x9, #16]
  4142e0:	str	x8, [x9, #8]
  4142e4:	b	414308 <error@@Base+0x1254c>
  4142e8:	ldr	x8, [sp]
  4142ec:	ldr	x9, [sp, #16]
  4142f0:	ldr	x9, [x9, #16]
  4142f4:	str	x8, [x9]
  4142f8:	ldr	x8, [sp, #8]
  4142fc:	ldr	x9, [sp, #16]
  414300:	ldr	x9, [x9, #16]
  414304:	str	x8, [x9, #8]
  414308:	stur	wzr, [x29, #-4]
  41430c:	ldur	w0, [x29, #-4]
  414310:	ldp	x29, x30, [sp, #32]
  414314:	add	sp, sp, #0x30
  414318:	ret
  41431c:	sub	sp, sp, #0x30
  414320:	stp	x29, x30, [sp, #32]
  414324:	add	x29, sp, #0x20
  414328:	mov	x8, #0x1                   	// #1
  41432c:	mov	x9, #0x8                   	// #8
  414330:	str	x0, [sp, #16]
  414334:	str	x1, [sp, #8]
  414338:	ldr	x10, [sp, #16]
  41433c:	str	x8, [x10]
  414340:	ldr	x10, [sp, #16]
  414344:	str	x8, [x10, #8]
  414348:	mov	x0, x9
  41434c:	bl	401890 <malloc@plt>
  414350:	ldr	x8, [sp, #16]
  414354:	str	x0, [x8, #16]
  414358:	ldr	x8, [sp, #16]
  41435c:	ldr	x8, [x8, #16]
  414360:	cmp	x8, #0x0
  414364:	cset	w11, eq  // eq = none
  414368:	and	w11, w11, #0x1
  41436c:	mov	w0, w11
  414370:	sxtw	x8, w0
  414374:	cbz	x8, 414394 <error@@Base+0x125d8>
  414378:	ldr	x8, [sp, #16]
  41437c:	str	xzr, [x8, #8]
  414380:	ldr	x8, [sp, #16]
  414384:	str	xzr, [x8]
  414388:	mov	w9, #0xc                   	// #12
  41438c:	stur	w9, [x29, #-4]
  414390:	b	4143a8 <error@@Base+0x125ec>
  414394:	ldr	x8, [sp, #8]
  414398:	ldr	x9, [sp, #16]
  41439c:	ldr	x9, [x9, #16]
  4143a0:	str	x8, [x9]
  4143a4:	stur	wzr, [x29, #-4]
  4143a8:	ldur	w0, [x29, #-4]
  4143ac:	ldp	x29, x30, [sp, #32]
  4143b0:	add	sp, sp, #0x30
  4143b4:	ret
  4143b8:	sub	sp, sp, #0x90
  4143bc:	stp	x29, x30, [sp, #128]
  4143c0:	add	x29, sp, #0x80
  4143c4:	mov	w8, #0x0                   	// #0
  4143c8:	mov	w9, #0x1                   	// #1
  4143cc:	add	x10, sp, #0x38
  4143d0:	stur	x0, [x29, #-16]
  4143d4:	stur	x1, [x29, #-24]
  4143d8:	stur	x2, [x29, #-32]
  4143dc:	and	w9, w3, w9
  4143e0:	sturb	w9, [x29, #-33]
  4143e4:	strb	w8, [sp, #54]
  4143e8:	ldur	x11, [x29, #-24]
  4143ec:	ldr	x11, [x11, #40]
  4143f0:	ldur	x12, [x29, #-32]
  4143f4:	mov	x13, #0x18                  	// #24
  4143f8:	mul	x12, x13, x12
  4143fc:	add	x11, x11, x12
  414400:	ldr	x11, [x11, #8]
  414404:	add	x1, x11, #0x1
  414408:	mov	x0, x10
  41440c:	bl	4147cc <error@@Base+0x12a10>
  414410:	stur	w0, [x29, #-40]
  414414:	ldur	w8, [x29, #-40]
  414418:	cmp	w8, #0x0
  41441c:	cset	w8, ne  // ne = any
  414420:	and	w8, w8, #0x1
  414424:	mov	w1, w8
  414428:	sxtw	x10, w1
  41442c:	cbz	x10, 41443c <error@@Base+0x12680>
  414430:	ldur	w8, [x29, #-40]
  414434:	stur	w8, [x29, #-4]
  414438:	b	4147bc <error@@Base+0x12a00>
  41443c:	ldur	x8, [x29, #-24]
  414440:	ldr	x8, [x8, #48]
  414444:	ldur	x9, [x29, #-32]
  414448:	mov	x10, #0x18                  	// #24
  41444c:	mul	x9, x10, x9
  414450:	add	x8, x8, x9
  414454:	mov	x9, #0x8                   	// #8
  414458:	mov	x10, #0xffffffffffffffff    	// #-1
  41445c:	str	x10, [x8, #8]
  414460:	ldur	x8, [x29, #-24]
  414464:	ldr	x8, [x8]
  414468:	ldur	x10, [x29, #-32]
  41446c:	mov	x11, #0x10                  	// #16
  414470:	mul	x10, x11, x10
  414474:	add	x8, x8, x10
  414478:	ldr	w12, [x8, #8]
  41447c:	lsr	w9, w12, w9
  414480:	and	w9, w9, #0x3ff
  414484:	cbz	w9, 414554 <error@@Base+0x12798>
  414488:	ldur	x8, [x29, #-24]
  41448c:	ldr	x8, [x8, #40]
  414490:	ldur	x9, [x29, #-32]
  414494:	mov	x10, #0x18                  	// #24
  414498:	mul	x9, x10, x9
  41449c:	add	x8, x8, x9
  4144a0:	ldr	x8, [x8, #8]
  4144a4:	cbz	x8, 414554 <error@@Base+0x12798>
  4144a8:	ldur	x8, [x29, #-24]
  4144ac:	ldr	x8, [x8]
  4144b0:	ldur	x9, [x29, #-24]
  4144b4:	ldr	x9, [x9, #40]
  4144b8:	ldur	x10, [x29, #-32]
  4144bc:	mov	x11, #0x18                  	// #24
  4144c0:	mul	x10, x11, x10
  4144c4:	add	x9, x9, x10
  4144c8:	mov	x10, #0x10                  	// #16
  4144cc:	ldr	x9, [x9, #16]
  4144d0:	ldr	x9, [x9]
  4144d4:	mul	x9, x10, x9
  4144d8:	add	x8, x8, x9
  4144dc:	ldr	w12, [x8, #8]
  4144e0:	lsr	w12, w12, #18
  4144e4:	and	w12, w12, #0x1
  4144e8:	cbnz	w12, 414554 <error@@Base+0x12798>
  4144ec:	ldur	x0, [x29, #-24]
  4144f0:	ldur	x1, [x29, #-32]
  4144f4:	ldur	x2, [x29, #-32]
  4144f8:	ldur	x3, [x29, #-32]
  4144fc:	ldur	x8, [x29, #-24]
  414500:	ldr	x8, [x8]
  414504:	ldur	x9, [x29, #-32]
  414508:	mov	x10, #0x10                  	// #16
  41450c:	mul	x9, x10, x9
  414510:	add	x8, x8, x9
  414514:	mov	x9, #0x8                   	// #8
  414518:	ldr	w11, [x8, #8]
  41451c:	lsr	w9, w11, w9
  414520:	and	w4, w9, #0x3ff
  414524:	bl	41484c <error@@Base+0x12a90>
  414528:	stur	w0, [x29, #-40]
  41452c:	ldur	w9, [x29, #-40]
  414530:	cmp	w9, #0x0
  414534:	cset	w9, ne  // ne = any
  414538:	and	w9, w9, #0x1
  41453c:	mov	w1, w9
  414540:	sxtw	x8, w1
  414544:	cbz	x8, 414554 <error@@Base+0x12798>
  414548:	ldur	w8, [x29, #-40]
  41454c:	stur	w8, [x29, #-4]
  414550:	b	4147bc <error@@Base+0x12a00>
  414554:	ldur	x8, [x29, #-24]
  414558:	ldr	x8, [x8]
  41455c:	ldur	x9, [x29, #-32]
  414560:	mov	x10, #0x10                  	// #16
  414564:	mul	x9, x10, x9
  414568:	add	x8, x8, x9
  41456c:	ldr	w11, [x8, #8]
  414570:	and	w11, w11, #0xff
  414574:	and	w11, w11, #0x8
  414578:	cbz	w11, 41470c <error@@Base+0x12950>
  41457c:	stur	xzr, [x29, #-48]
  414580:	ldur	x8, [x29, #-48]
  414584:	ldur	x9, [x29, #-24]
  414588:	ldr	x9, [x9, #40]
  41458c:	ldur	x10, [x29, #-32]
  414590:	mov	x11, #0x18                  	// #24
  414594:	mul	x10, x11, x10
  414598:	add	x9, x9, x10
  41459c:	ldr	x9, [x9, #8]
  4145a0:	cmp	x8, x9
  4145a4:	b.ge	41470c <error@@Base+0x12950>  // b.tcont
  4145a8:	ldur	x8, [x29, #-24]
  4145ac:	ldr	x8, [x8, #40]
  4145b0:	ldur	x9, [x29, #-32]
  4145b4:	mov	x10, #0x18                  	// #24
  4145b8:	mul	x9, x10, x9
  4145bc:	add	x8, x8, x9
  4145c0:	ldr	x8, [x8, #16]
  4145c4:	ldur	x9, [x29, #-48]
  4145c8:	ldr	x8, [x8, x9, lsl #3]
  4145cc:	str	x8, [sp, #8]
  4145d0:	ldur	x8, [x29, #-24]
  4145d4:	ldr	x8, [x8, #48]
  4145d8:	ldr	x9, [sp, #8]
  4145dc:	mul	x9, x10, x9
  4145e0:	add	x8, x8, x9
  4145e4:	ldr	x8, [x8, #8]
  4145e8:	mov	x9, #0xffffffffffffffff    	// #-1
  4145ec:	cmp	x8, x9
  4145f0:	b.ne	414600 <error@@Base+0x12844>  // b.any
  4145f4:	mov	w8, #0x1                   	// #1
  4145f8:	strb	w8, [sp, #54]
  4145fc:	b	4146fc <error@@Base+0x12940>
  414600:	ldur	x8, [x29, #-24]
  414604:	ldr	x8, [x8, #48]
  414608:	ldr	x9, [sp, #8]
  41460c:	mov	x10, #0x18                  	// #24
  414610:	mul	x9, x10, x9
  414614:	add	x8, x8, x9
  414618:	ldr	x8, [x8, #8]
  41461c:	cbnz	x8, 414668 <error@@Base+0x128ac>
  414620:	ldur	x1, [x29, #-24]
  414624:	ldr	x2, [sp, #8]
  414628:	add	x0, sp, #0x10
  41462c:	mov	w8, wzr
  414630:	and	w3, w8, #0x1
  414634:	bl	4143b8 <error@@Base+0x125fc>
  414638:	stur	w0, [x29, #-40]
  41463c:	ldur	w8, [x29, #-40]
  414640:	cmp	w8, #0x0
  414644:	cset	w8, ne  // ne = any
  414648:	and	w8, w8, #0x1
  41464c:	mov	w1, w8
  414650:	sxtw	x9, w1
  414654:	cbz	x9, 414664 <error@@Base+0x128a8>
  414658:	ldur	w8, [x29, #-40]
  41465c:	stur	w8, [x29, #-4]
  414660:	b	4147bc <error@@Base+0x12a00>
  414664:	b	414690 <error@@Base+0x128d4>
  414668:	ldur	x8, [x29, #-24]
  41466c:	ldr	x8, [x8, #48]
  414670:	ldr	x9, [sp, #8]
  414674:	mov	x10, #0x18                  	// #24
  414678:	mul	x9, x10, x9
  41467c:	add	x8, x8, x9
  414680:	ldr	q0, [x8]
  414684:	str	q0, [sp, #16]
  414688:	ldr	x8, [x8, #16]
  41468c:	str	x8, [sp, #32]
  414690:	add	x0, sp, #0x38
  414694:	add	x1, sp, #0x10
  414698:	bl	414dd4 <error@@Base+0x13018>
  41469c:	stur	w0, [x29, #-40]
  4146a0:	ldur	w8, [x29, #-40]
  4146a4:	cmp	w8, #0x0
  4146a8:	cset	w8, ne  // ne = any
  4146ac:	and	w8, w8, #0x1
  4146b0:	mov	w1, w8
  4146b4:	sxtw	x9, w1
  4146b8:	cbz	x9, 4146c8 <error@@Base+0x1290c>
  4146bc:	ldur	w8, [x29, #-40]
  4146c0:	stur	w8, [x29, #-4]
  4146c4:	b	4147bc <error@@Base+0x12a00>
  4146c8:	ldur	x8, [x29, #-24]
  4146cc:	ldr	x8, [x8, #48]
  4146d0:	ldr	x9, [sp, #8]
  4146d4:	mov	x10, #0x18                  	// #24
  4146d8:	mul	x9, x10, x9
  4146dc:	add	x8, x8, x9
  4146e0:	ldr	x8, [x8, #8]
  4146e4:	cbnz	x8, 4146fc <error@@Base+0x12940>
  4146e8:	mov	w8, #0x1                   	// #1
  4146ec:	strb	w8, [sp, #54]
  4146f0:	add	x9, sp, #0x10
  4146f4:	ldr	x0, [x9, #16]
  4146f8:	bl	401a90 <free@plt>
  4146fc:	ldur	x8, [x29, #-48]
  414700:	add	x8, x8, #0x1
  414704:	stur	x8, [x29, #-48]
  414708:	b	414580 <error@@Base+0x127c4>
  41470c:	ldur	x1, [x29, #-32]
  414710:	add	x0, sp, #0x38
  414714:	bl	4151ec <error@@Base+0x13430>
  414718:	mov	w8, #0x1                   	// #1
  41471c:	and	w8, w0, w8
  414720:	strb	w8, [sp, #55]
  414724:	ldrb	w8, [sp, #55]
  414728:	eor	w8, w8, #0x1
  41472c:	and	w8, w8, #0x1
  414730:	mov	w1, w8
  414734:	sxtw	x9, w1
  414738:	cbz	x9, 414748 <error@@Base+0x1298c>
  41473c:	mov	w8, #0xc                   	// #12
  414740:	stur	w8, [x29, #-4]
  414744:	b	4147bc <error@@Base+0x12a00>
  414748:	ldrb	w8, [sp, #54]
  41474c:	tbnz	w8, #0, 414754 <error@@Base+0x12998>
  414750:	b	41477c <error@@Base+0x129c0>
  414754:	ldurb	w8, [x29, #-33]
  414758:	tbnz	w8, #0, 41477c <error@@Base+0x129c0>
  41475c:	ldur	x8, [x29, #-24]
  414760:	ldr	x8, [x8, #48]
  414764:	ldur	x9, [x29, #-32]
  414768:	mov	x10, #0x18                  	// #24
  41476c:	mul	x9, x10, x9
  414770:	add	x8, x8, x9
  414774:	str	xzr, [x8, #8]
  414778:	b	4147a4 <error@@Base+0x129e8>
  41477c:	ldur	x8, [x29, #-24]
  414780:	ldr	x8, [x8, #48]
  414784:	ldur	x9, [x29, #-32]
  414788:	mov	x10, #0x18                  	// #24
  41478c:	mul	x9, x10, x9
  414790:	add	x8, x8, x9
  414794:	ldur	q0, [sp, #56]
  414798:	str	q0, [x8]
  41479c:	ldr	x9, [sp, #72]
  4147a0:	str	x9, [x8, #16]
  4147a4:	ldur	x8, [x29, #-16]
  4147a8:	ldur	q0, [sp, #56]
  4147ac:	str	q0, [x8]
  4147b0:	ldr	x9, [sp, #72]
  4147b4:	str	x9, [x8, #16]
  4147b8:	stur	wzr, [x29, #-4]
  4147bc:	ldur	w0, [x29, #-4]
  4147c0:	ldp	x29, x30, [sp, #128]
  4147c4:	add	sp, sp, #0x90
  4147c8:	ret
  4147cc:	sub	sp, sp, #0x30
  4147d0:	stp	x29, x30, [sp, #32]
  4147d4:	add	x29, sp, #0x20
  4147d8:	mov	x8, #0x8                   	// #8
  4147dc:	str	x0, [sp, #16]
  4147e0:	str	x1, [sp, #8]
  4147e4:	ldr	x9, [sp, #8]
  4147e8:	ldr	x10, [sp, #16]
  4147ec:	str	x9, [x10]
  4147f0:	ldr	x9, [sp, #16]
  4147f4:	str	xzr, [x9, #8]
  4147f8:	ldr	x9, [sp, #8]
  4147fc:	mul	x0, x9, x8
  414800:	bl	401890 <malloc@plt>
  414804:	ldr	x8, [sp, #16]
  414808:	str	x0, [x8, #16]
  41480c:	ldr	x8, [sp, #16]
  414810:	ldr	x8, [x8, #16]
  414814:	cmp	x8, #0x0
  414818:	cset	w11, eq  // eq = none
  41481c:	and	w11, w11, #0x1
  414820:	mov	w0, w11
  414824:	sxtw	x8, w0
  414828:	cbz	x8, 414838 <error@@Base+0x12a7c>
  41482c:	mov	w8, #0xc                   	// #12
  414830:	stur	w8, [x29, #-4]
  414834:	b	41483c <error@@Base+0x12a80>
  414838:	stur	wzr, [x29, #-4]
  41483c:	ldur	w0, [x29, #-4]
  414840:	ldp	x29, x30, [sp, #32]
  414844:	add	sp, sp, #0x30
  414848:	ret
  41484c:	sub	sp, sp, #0x70
  414850:	stp	x29, x30, [sp, #96]
  414854:	add	x29, sp, #0x60
  414858:	stur	x0, [x29, #-16]
  41485c:	stur	x1, [x29, #-24]
  414860:	stur	x2, [x29, #-32]
  414864:	stur	x3, [x29, #-40]
  414868:	stur	w4, [x29, #-44]
  41486c:	ldur	w8, [x29, #-44]
  414870:	str	w8, [sp, #24]
  414874:	ldur	x9, [x29, #-24]
  414878:	str	x9, [sp, #40]
  41487c:	ldur	x9, [x29, #-32]
  414880:	str	x9, [sp, #32]
  414884:	ldur	x8, [x29, #-16]
  414888:	ldr	x8, [x8]
  41488c:	ldr	x9, [sp, #40]
  414890:	mov	x10, #0x10                  	// #16
  414894:	mul	x9, x10, x9
  414898:	add	x8, x8, x9
  41489c:	ldr	w11, [x8, #8]
  4148a0:	and	w11, w11, #0xff
  4148a4:	cmp	w11, #0x4
  4148a8:	b.ne	414990 <error@@Base+0x12bd4>  // b.any
  4148ac:	ldur	x8, [x29, #-16]
  4148b0:	mov	x9, #0x18                  	// #24
  4148b4:	ldr	x8, [x8, #24]
  4148b8:	ldr	x10, [sp, #40]
  4148bc:	ldr	x8, [x8, x10, lsl #3]
  4148c0:	str	x8, [sp, #16]
  4148c4:	ldur	x8, [x29, #-16]
  4148c8:	ldr	x8, [x8, #40]
  4148cc:	ldr	x10, [sp, #32]
  4148d0:	mul	x9, x9, x10
  4148d4:	add	x8, x8, x9
  4148d8:	str	xzr, [x8, #8]
  4148dc:	ldur	x0, [x29, #-16]
  4148e0:	ldr	x1, [sp, #16]
  4148e4:	ldr	w2, [sp, #24]
  4148e8:	bl	41541c <error@@Base+0x13660>
  4148ec:	str	x0, [sp, #8]
  4148f0:	ldr	x8, [sp, #8]
  4148f4:	mov	x9, #0xffffffffffffffff    	// #-1
  4148f8:	cmp	x8, x9
  4148fc:	cset	w11, eq  // eq = none
  414900:	and	w11, w11, #0x1
  414904:	mov	w0, w11
  414908:	sxtw	x8, w0
  41490c:	cbz	x8, 41491c <error@@Base+0x12b60>
  414910:	mov	w8, #0xc                   	// #12
  414914:	stur	w8, [x29, #-4]
  414918:	b	414dc4 <error@@Base+0x13008>
  41491c:	ldur	x8, [x29, #-16]
  414920:	mov	x9, #0x18                  	// #24
  414924:	ldr	x8, [x8, #24]
  414928:	ldr	x10, [sp, #40]
  41492c:	ldr	x8, [x8, x10, lsl #3]
  414930:	ldur	x10, [x29, #-16]
  414934:	ldr	x10, [x10, #24]
  414938:	ldr	x11, [sp, #32]
  41493c:	str	x8, [x10, x11, lsl #3]
  414940:	ldur	x8, [x29, #-16]
  414944:	ldr	x8, [x8, #40]
  414948:	ldr	x10, [sp, #32]
  41494c:	mul	x9, x9, x10
  414950:	add	x0, x8, x9
  414954:	ldr	x1, [sp, #8]
  414958:	bl	4151ec <error@@Base+0x13430>
  41495c:	mov	w12, #0x1                   	// #1
  414960:	and	w12, w0, w12
  414964:	strb	w12, [sp, #31]
  414968:	ldrb	w12, [sp, #31]
  41496c:	eor	w12, w12, #0x1
  414970:	and	w12, w12, #0x1
  414974:	mov	w1, w12
  414978:	sxtw	x8, w1
  41497c:	cbz	x8, 41498c <error@@Base+0x12bd0>
  414980:	mov	w8, #0xc                   	// #12
  414984:	stur	w8, [x29, #-4]
  414988:	b	414dc4 <error@@Base+0x13008>
  41498c:	b	414dac <error@@Base+0x12ff0>
  414990:	ldur	x8, [x29, #-16]
  414994:	ldr	x8, [x8, #40]
  414998:	ldr	x9, [sp, #40]
  41499c:	mov	x10, #0x18                  	// #24
  4149a0:	mul	x9, x10, x9
  4149a4:	add	x8, x8, x9
  4149a8:	ldr	x8, [x8, #8]
  4149ac:	cbnz	x8, 4149d4 <error@@Base+0x12c18>
  4149b0:	ldur	x8, [x29, #-16]
  4149b4:	ldr	x8, [x8, #24]
  4149b8:	ldr	x9, [sp, #40]
  4149bc:	ldr	x8, [x8, x9, lsl #3]
  4149c0:	ldur	x9, [x29, #-16]
  4149c4:	ldr	x9, [x9, #24]
  4149c8:	ldr	x10, [sp, #32]
  4149cc:	str	x8, [x9, x10, lsl #3]
  4149d0:	b	414dc0 <error@@Base+0x13004>
  4149d4:	ldur	x8, [x29, #-16]
  4149d8:	ldr	x8, [x8, #40]
  4149dc:	ldr	x9, [sp, #40]
  4149e0:	mov	x10, #0x18                  	// #24
  4149e4:	mul	x9, x10, x9
  4149e8:	add	x8, x8, x9
  4149ec:	ldr	x8, [x8, #8]
  4149f0:	cmp	x8, #0x1
  4149f4:	b.ne	414b70 <error@@Base+0x12db4>  // b.any
  4149f8:	ldur	x8, [x29, #-16]
  4149fc:	ldr	x8, [x8, #40]
  414a00:	ldr	x9, [sp, #40]
  414a04:	mov	x10, #0x18                  	// #24
  414a08:	mul	x9, x10, x9
  414a0c:	add	x8, x8, x9
  414a10:	ldr	x8, [x8, #16]
  414a14:	ldr	x8, [x8]
  414a18:	str	x8, [sp, #16]
  414a1c:	ldur	x8, [x29, #-16]
  414a20:	ldr	x8, [x8, #40]
  414a24:	ldr	x9, [sp, #32]
  414a28:	mul	x9, x10, x9
  414a2c:	add	x8, x8, x9
  414a30:	str	xzr, [x8, #8]
  414a34:	ldr	x8, [sp, #40]
  414a38:	ldur	x9, [x29, #-40]
  414a3c:	cmp	x8, x9
  414a40:	b.ne	414aa8 <error@@Base+0x12cec>  // b.any
  414a44:	ldr	x8, [sp, #32]
  414a48:	ldr	x9, [sp, #40]
  414a4c:	cmp	x8, x9
  414a50:	b.eq	414aa8 <error@@Base+0x12cec>  // b.none
  414a54:	ldur	x8, [x29, #-16]
  414a58:	ldr	x8, [x8, #40]
  414a5c:	ldr	x9, [sp, #32]
  414a60:	mov	x10, #0x18                  	// #24
  414a64:	mul	x9, x10, x9
  414a68:	add	x0, x8, x9
  414a6c:	ldr	x1, [sp, #16]
  414a70:	bl	4151ec <error@@Base+0x13430>
  414a74:	mov	w11, #0x1                   	// #1
  414a78:	and	w11, w0, w11
  414a7c:	strb	w11, [sp, #31]
  414a80:	ldrb	w11, [sp, #31]
  414a84:	eor	w11, w11, #0x1
  414a88:	and	w11, w11, #0x1
  414a8c:	mov	w1, w11
  414a90:	sxtw	x8, w1
  414a94:	cbz	x8, 414aa4 <error@@Base+0x12ce8>
  414a98:	mov	w8, #0xc                   	// #12
  414a9c:	stur	w8, [x29, #-4]
  414aa0:	b	414dc4 <error@@Base+0x13008>
  414aa4:	b	414dc0 <error@@Base+0x13004>
  414aa8:	ldur	x8, [x29, #-16]
  414aac:	ldr	x8, [x8]
  414ab0:	ldr	x9, [sp, #40]
  414ab4:	mov	x10, #0x10                  	// #16
  414ab8:	mul	x9, x10, x9
  414abc:	add	x8, x8, x9
  414ac0:	mov	x9, #0x8                   	// #8
  414ac4:	ldr	w11, [x8, #8]
  414ac8:	lsr	w9, w11, w9
  414acc:	and	w9, w9, #0x3ff
  414ad0:	ldr	w11, [sp, #24]
  414ad4:	orr	w9, w11, w9
  414ad8:	str	w9, [sp, #24]
  414adc:	ldur	x0, [x29, #-16]
  414ae0:	ldr	x1, [sp, #16]
  414ae4:	ldr	w2, [sp, #24]
  414ae8:	bl	41541c <error@@Base+0x13660>
  414aec:	str	x0, [sp, #8]
  414af0:	ldr	x8, [sp, #8]
  414af4:	mov	x10, #0xffffffffffffffff    	// #-1
  414af8:	cmp	x8, x10
  414afc:	cset	w9, eq  // eq = none
  414b00:	and	w9, w9, #0x1
  414b04:	mov	w0, w9
  414b08:	sxtw	x8, w0
  414b0c:	cbz	x8, 414b1c <error@@Base+0x12d60>
  414b10:	mov	w8, #0xc                   	// #12
  414b14:	stur	w8, [x29, #-4]
  414b18:	b	414dc4 <error@@Base+0x13008>
  414b1c:	ldur	x8, [x29, #-16]
  414b20:	ldr	x8, [x8, #40]
  414b24:	ldr	x9, [sp, #32]
  414b28:	mov	x10, #0x18                  	// #24
  414b2c:	mul	x9, x10, x9
  414b30:	add	x0, x8, x9
  414b34:	ldr	x1, [sp, #8]
  414b38:	bl	4151ec <error@@Base+0x13430>
  414b3c:	mov	w11, #0x1                   	// #1
  414b40:	and	w11, w0, w11
  414b44:	strb	w11, [sp, #31]
  414b48:	ldrb	w11, [sp, #31]
  414b4c:	eor	w11, w11, #0x1
  414b50:	and	w11, w11, #0x1
  414b54:	mov	w1, w11
  414b58:	sxtw	x8, w1
  414b5c:	cbz	x8, 414b6c <error@@Base+0x12db0>
  414b60:	mov	w8, #0xc                   	// #12
  414b64:	stur	w8, [x29, #-4]
  414b68:	b	414dc4 <error@@Base+0x13008>
  414b6c:	b	414dac <error@@Base+0x12ff0>
  414b70:	ldur	x8, [x29, #-16]
  414b74:	ldr	x8, [x8, #40]
  414b78:	ldr	x9, [sp, #40]
  414b7c:	mov	x10, #0x18                  	// #24
  414b80:	mul	x9, x10, x9
  414b84:	add	x8, x8, x9
  414b88:	ldr	x8, [x8, #16]
  414b8c:	ldr	x8, [x8]
  414b90:	str	x8, [sp, #16]
  414b94:	ldur	x8, [x29, #-16]
  414b98:	ldr	x8, [x8, #40]
  414b9c:	ldr	x9, [sp, #32]
  414ba0:	mul	x9, x10, x9
  414ba4:	add	x8, x8, x9
  414ba8:	str	xzr, [x8, #8]
  414bac:	ldur	x0, [x29, #-16]
  414bb0:	ldr	x1, [sp, #16]
  414bb4:	ldr	w2, [sp, #24]
  414bb8:	bl	415560 <error@@Base+0x137a4>
  414bbc:	str	x0, [sp, #8]
  414bc0:	ldr	x8, [sp, #8]
  414bc4:	mov	x9, #0xffffffffffffffff    	// #-1
  414bc8:	cmp	x8, x9
  414bcc:	b.ne	414ca8 <error@@Base+0x12eec>  // b.any
  414bd0:	ldur	x0, [x29, #-16]
  414bd4:	ldr	x1, [sp, #16]
  414bd8:	ldr	w2, [sp, #24]
  414bdc:	bl	41541c <error@@Base+0x13660>
  414be0:	str	x0, [sp, #8]
  414be4:	ldr	x8, [sp, #8]
  414be8:	mov	x9, #0xffffffffffffffff    	// #-1
  414bec:	cmp	x8, x9
  414bf0:	cset	w10, eq  // eq = none
  414bf4:	and	w10, w10, #0x1
  414bf8:	mov	w0, w10
  414bfc:	sxtw	x8, w0
  414c00:	cbz	x8, 414c10 <error@@Base+0x12e54>
  414c04:	mov	w8, #0xc                   	// #12
  414c08:	stur	w8, [x29, #-4]
  414c0c:	b	414dc4 <error@@Base+0x13008>
  414c10:	ldur	x8, [x29, #-16]
  414c14:	ldr	x8, [x8, #40]
  414c18:	ldr	x9, [sp, #32]
  414c1c:	mov	x10, #0x18                  	// #24
  414c20:	mul	x9, x10, x9
  414c24:	add	x0, x8, x9
  414c28:	ldr	x1, [sp, #8]
  414c2c:	bl	4151ec <error@@Base+0x13430>
  414c30:	mov	w11, #0x1                   	// #1
  414c34:	and	w11, w0, w11
  414c38:	strb	w11, [sp, #31]
  414c3c:	ldrb	w11, [sp, #31]
  414c40:	eor	w11, w11, #0x1
  414c44:	and	w11, w11, #0x1
  414c48:	mov	w1, w11
  414c4c:	sxtw	x8, w1
  414c50:	cbz	x8, 414c60 <error@@Base+0x12ea4>
  414c54:	mov	w8, #0xc                   	// #12
  414c58:	stur	w8, [x29, #-4]
  414c5c:	b	414dc4 <error@@Base+0x13008>
  414c60:	ldur	x0, [x29, #-16]
  414c64:	ldr	x1, [sp, #16]
  414c68:	ldr	x2, [sp, #8]
  414c6c:	ldur	x3, [x29, #-40]
  414c70:	ldr	w4, [sp, #24]
  414c74:	bl	41484c <error@@Base+0x12a90>
  414c78:	str	w0, [sp, #4]
  414c7c:	ldr	w8, [sp, #4]
  414c80:	cmp	w8, #0x0
  414c84:	cset	w8, ne  // ne = any
  414c88:	and	w8, w8, #0x1
  414c8c:	mov	w1, w8
  414c90:	sxtw	x9, w1
  414c94:	cbz	x9, 414ca4 <error@@Base+0x12ee8>
  414c98:	ldr	w8, [sp, #4]
  414c9c:	stur	w8, [x29, #-4]
  414ca0:	b	414dc4 <error@@Base+0x13008>
  414ca4:	b	414cf8 <error@@Base+0x12f3c>
  414ca8:	ldur	x8, [x29, #-16]
  414cac:	ldr	x8, [x8, #40]
  414cb0:	ldr	x9, [sp, #32]
  414cb4:	mov	x10, #0x18                  	// #24
  414cb8:	mul	x9, x10, x9
  414cbc:	add	x0, x8, x9
  414cc0:	ldr	x1, [sp, #8]
  414cc4:	bl	4151ec <error@@Base+0x13430>
  414cc8:	mov	w11, #0x1                   	// #1
  414ccc:	and	w11, w0, w11
  414cd0:	strb	w11, [sp, #31]
  414cd4:	ldrb	w11, [sp, #31]
  414cd8:	eor	w11, w11, #0x1
  414cdc:	and	w11, w11, #0x1
  414ce0:	mov	w1, w11
  414ce4:	sxtw	x8, w1
  414ce8:	cbz	x8, 414cf8 <error@@Base+0x12f3c>
  414cec:	mov	w8, #0xc                   	// #12
  414cf0:	stur	w8, [x29, #-4]
  414cf4:	b	414dc4 <error@@Base+0x13008>
  414cf8:	ldur	x8, [x29, #-16]
  414cfc:	ldr	x8, [x8, #40]
  414d00:	ldr	x9, [sp, #40]
  414d04:	mov	x10, #0x18                  	// #24
  414d08:	mul	x9, x10, x9
  414d0c:	add	x8, x8, x9
  414d10:	ldr	x8, [x8, #16]
  414d14:	ldr	x8, [x8, #8]
  414d18:	str	x8, [sp, #16]
  414d1c:	ldur	x0, [x29, #-16]
  414d20:	ldr	x1, [sp, #16]
  414d24:	ldr	w2, [sp, #24]
  414d28:	bl	41541c <error@@Base+0x13660>
  414d2c:	str	x0, [sp, #8]
  414d30:	ldr	x8, [sp, #8]
  414d34:	mov	x9, #0xffffffffffffffff    	// #-1
  414d38:	cmp	x8, x9
  414d3c:	cset	w11, eq  // eq = none
  414d40:	and	w11, w11, #0x1
  414d44:	mov	w0, w11
  414d48:	sxtw	x8, w0
  414d4c:	cbz	x8, 414d5c <error@@Base+0x12fa0>
  414d50:	mov	w8, #0xc                   	// #12
  414d54:	stur	w8, [x29, #-4]
  414d58:	b	414dc4 <error@@Base+0x13008>
  414d5c:	ldur	x8, [x29, #-16]
  414d60:	ldr	x8, [x8, #40]
  414d64:	ldr	x9, [sp, #32]
  414d68:	mov	x10, #0x18                  	// #24
  414d6c:	mul	x9, x10, x9
  414d70:	add	x0, x8, x9
  414d74:	ldr	x1, [sp, #8]
  414d78:	bl	4151ec <error@@Base+0x13430>
  414d7c:	mov	w11, #0x1                   	// #1
  414d80:	and	w11, w0, w11
  414d84:	strb	w11, [sp, #31]
  414d88:	ldrb	w11, [sp, #31]
  414d8c:	eor	w11, w11, #0x1
  414d90:	and	w11, w11, #0x1
  414d94:	mov	w1, w11
  414d98:	sxtw	x8, w1
  414d9c:	cbz	x8, 414dac <error@@Base+0x12ff0>
  414da0:	mov	w8, #0xc                   	// #12
  414da4:	stur	w8, [x29, #-4]
  414da8:	b	414dc4 <error@@Base+0x13008>
  414dac:	ldr	x8, [sp, #16]
  414db0:	str	x8, [sp, #40]
  414db4:	ldr	x8, [sp, #8]
  414db8:	str	x8, [sp, #32]
  414dbc:	b	414884 <error@@Base+0x12ac8>
  414dc0:	stur	wzr, [x29, #-4]
  414dc4:	ldur	w0, [x29, #-4]
  414dc8:	ldp	x29, x30, [sp, #96]
  414dcc:	add	sp, sp, #0x70
  414dd0:	ret
  414dd4:	sub	sp, sp, #0x60
  414dd8:	stp	x29, x30, [sp, #80]
  414ddc:	add	x29, sp, #0x50
  414de0:	stur	x0, [x29, #-16]
  414de4:	stur	x1, [x29, #-24]
  414de8:	ldur	x8, [x29, #-24]
  414dec:	cbz	x8, 414dfc <error@@Base+0x13040>
  414df0:	ldur	x8, [x29, #-24]
  414df4:	ldr	x8, [x8, #8]
  414df8:	cbnz	x8, 414e04 <error@@Base+0x13048>
  414dfc:	stur	wzr, [x29, #-4]
  414e00:	b	4151dc <error@@Base+0x13420>
  414e04:	ldur	x8, [x29, #-16]
  414e08:	ldr	x8, [x8]
  414e0c:	ldur	x9, [x29, #-24]
  414e10:	ldr	x9, [x9, #8]
  414e14:	mov	x10, #0x2                   	// #2
  414e18:	mul	x9, x10, x9
  414e1c:	ldur	x10, [x29, #-16]
  414e20:	ldr	x10, [x10, #8]
  414e24:	add	x9, x9, x10
  414e28:	cmp	x8, x9
  414e2c:	b.ge	414eac <error@@Base+0x130f0>  // b.tcont
  414e30:	ldur	x8, [x29, #-24]
  414e34:	ldr	x8, [x8, #8]
  414e38:	ldur	x9, [x29, #-16]
  414e3c:	ldr	x9, [x9]
  414e40:	add	x8, x8, x9
  414e44:	mov	x9, #0x2                   	// #2
  414e48:	mul	x8, x9, x8
  414e4c:	str	x8, [sp, #16]
  414e50:	ldur	x8, [x29, #-16]
  414e54:	ldr	x0, [x8, #16]
  414e58:	ldr	x8, [sp, #16]
  414e5c:	mov	x9, #0x8                   	// #8
  414e60:	mul	x1, x8, x9
  414e64:	bl	401940 <realloc@plt>
  414e68:	str	x0, [sp, #8]
  414e6c:	ldr	x8, [sp, #8]
  414e70:	cmp	x8, #0x0
  414e74:	cset	w10, eq  // eq = none
  414e78:	and	w10, w10, #0x1
  414e7c:	mov	w0, w10
  414e80:	sxtw	x8, w0
  414e84:	cbz	x8, 414e94 <error@@Base+0x130d8>
  414e88:	mov	w8, #0xc                   	// #12
  414e8c:	stur	w8, [x29, #-4]
  414e90:	b	4151dc <error@@Base+0x13420>
  414e94:	ldr	x8, [sp, #8]
  414e98:	ldur	x9, [x29, #-16]
  414e9c:	str	x8, [x9, #16]
  414ea0:	ldr	x8, [sp, #16]
  414ea4:	ldur	x9, [x29, #-16]
  414ea8:	str	x8, [x9]
  414eac:	ldur	x8, [x29, #-16]
  414eb0:	ldr	x8, [x8, #8]
  414eb4:	cmp	x8, #0x0
  414eb8:	cset	w9, eq  // eq = none
  414ebc:	and	w9, w9, #0x1
  414ec0:	mov	w0, w9
  414ec4:	sxtw	x8, w0
  414ec8:	cbz	x8, 414f08 <error@@Base+0x1314c>
  414ecc:	ldur	x8, [x29, #-24]
  414ed0:	ldr	x8, [x8, #8]
  414ed4:	ldur	x9, [x29, #-16]
  414ed8:	str	x8, [x9, #8]
  414edc:	ldur	x8, [x29, #-16]
  414ee0:	ldr	x0, [x8, #16]
  414ee4:	ldur	x8, [x29, #-24]
  414ee8:	ldr	x1, [x8, #16]
  414eec:	ldur	x8, [x29, #-24]
  414ef0:	ldr	x8, [x8, #8]
  414ef4:	mov	x9, #0x8                   	// #8
  414ef8:	mul	x2, x8, x9
  414efc:	bl	401770 <memcpy@plt>
  414f00:	stur	wzr, [x29, #-4]
  414f04:	b	4151dc <error@@Base+0x13420>
  414f08:	ldur	x8, [x29, #-16]
  414f0c:	ldr	x8, [x8, #8]
  414f10:	ldur	x9, [x29, #-24]
  414f14:	ldr	x9, [x9, #8]
  414f18:	mov	x10, #0x2                   	// #2
  414f1c:	mul	x9, x10, x9
  414f20:	add	x8, x8, x9
  414f24:	str	x8, [sp, #32]
  414f28:	ldur	x8, [x29, #-24]
  414f2c:	ldr	x8, [x8, #8]
  414f30:	subs	x8, x8, #0x1
  414f34:	stur	x8, [x29, #-32]
  414f38:	ldur	x8, [x29, #-16]
  414f3c:	ldr	x8, [x8, #8]
  414f40:	subs	x8, x8, #0x1
  414f44:	str	x8, [sp, #40]
  414f48:	ldur	x8, [x29, #-32]
  414f4c:	cmp	x8, #0x0
  414f50:	cset	w9, lt  // lt = tstop
  414f54:	mov	w10, #0x0                   	// #0
  414f58:	str	w10, [sp, #4]
  414f5c:	tbnz	w9, #0, 414f70 <error@@Base+0x131b4>
  414f60:	ldr	x8, [sp, #40]
  414f64:	cmp	x8, #0x0
  414f68:	cset	w9, ge  // ge = tcont
  414f6c:	str	w9, [sp, #4]
  414f70:	ldr	w8, [sp, #4]
  414f74:	tbnz	w8, #0, 414f7c <error@@Base+0x131c0>
  414f78:	b	41502c <error@@Base+0x13270>
  414f7c:	ldur	x8, [x29, #-16]
  414f80:	ldr	x8, [x8, #16]
  414f84:	ldr	x9, [sp, #40]
  414f88:	ldr	x8, [x8, x9, lsl #3]
  414f8c:	ldur	x9, [x29, #-24]
  414f90:	ldr	x9, [x9, #16]
  414f94:	ldur	x10, [x29, #-32]
  414f98:	ldr	x9, [x9, x10, lsl #3]
  414f9c:	cmp	x8, x9
  414fa0:	b.ne	414fc0 <error@@Base+0x13204>  // b.any
  414fa4:	ldur	x8, [x29, #-32]
  414fa8:	subs	x8, x8, #0x1
  414fac:	stur	x8, [x29, #-32]
  414fb0:	ldr	x8, [sp, #40]
  414fb4:	subs	x8, x8, #0x1
  414fb8:	str	x8, [sp, #40]
  414fbc:	b	415028 <error@@Base+0x1326c>
  414fc0:	ldur	x8, [x29, #-16]
  414fc4:	ldr	x8, [x8, #16]
  414fc8:	ldr	x9, [sp, #40]
  414fcc:	ldr	x8, [x8, x9, lsl #3]
  414fd0:	ldur	x9, [x29, #-24]
  414fd4:	ldr	x9, [x9, #16]
  414fd8:	ldur	x10, [x29, #-32]
  414fdc:	ldr	x9, [x9, x10, lsl #3]
  414fe0:	cmp	x8, x9
  414fe4:	b.ge	41501c <error@@Base+0x13260>  // b.tcont
  414fe8:	ldur	x8, [x29, #-24]
  414fec:	ldr	x8, [x8, #16]
  414ff0:	ldur	x9, [x29, #-32]
  414ff4:	subs	x10, x9, #0x1
  414ff8:	stur	x10, [x29, #-32]
  414ffc:	ldr	x8, [x8, x9, lsl #3]
  415000:	ldur	x9, [x29, #-16]
  415004:	ldr	x9, [x9, #16]
  415008:	ldr	x10, [sp, #32]
  41500c:	subs	x10, x10, #0x1
  415010:	str	x10, [sp, #32]
  415014:	str	x8, [x9, x10, lsl #3]
  415018:	b	415028 <error@@Base+0x1326c>
  41501c:	ldr	x8, [sp, #40]
  415020:	subs	x8, x8, #0x1
  415024:	str	x8, [sp, #40]
  415028:	b	414f48 <error@@Base+0x1318c>
  41502c:	ldur	x8, [x29, #-32]
  415030:	cmp	x8, #0x0
  415034:	cset	w9, lt  // lt = tstop
  415038:	tbnz	w9, #0, 415084 <error@@Base+0x132c8>
  41503c:	ldur	x8, [x29, #-32]
  415040:	add	x8, x8, #0x1
  415044:	ldr	x9, [sp, #32]
  415048:	subs	x8, x9, x8
  41504c:	str	x8, [sp, #32]
  415050:	ldur	x8, [x29, #-16]
  415054:	ldr	x8, [x8, #16]
  415058:	ldr	x9, [sp, #32]
  41505c:	mov	x10, #0x8                   	// #8
  415060:	mul	x9, x10, x9
  415064:	add	x0, x8, x9
  415068:	ldur	x8, [x29, #-24]
  41506c:	ldr	x1, [x8, #16]
  415070:	ldur	x8, [x29, #-32]
  415074:	add	x8, x8, #0x1
  415078:	mov	x9, #0x8                   	// #8
  41507c:	mul	x2, x8, x9
  415080:	bl	401770 <memcpy@plt>
  415084:	ldur	x8, [x29, #-16]
  415088:	ldr	x8, [x8, #8]
  41508c:	subs	x8, x8, #0x1
  415090:	str	x8, [sp, #40]
  415094:	ldur	x8, [x29, #-16]
  415098:	ldr	x8, [x8, #8]
  41509c:	ldur	x9, [x29, #-24]
  4150a0:	ldr	x9, [x9, #8]
  4150a4:	mov	x10, #0x2                   	// #2
  4150a8:	mul	x9, x10, x9
  4150ac:	add	x8, x8, x9
  4150b0:	subs	x8, x8, #0x1
  4150b4:	stur	x8, [x29, #-32]
  4150b8:	ldur	x8, [x29, #-32]
  4150bc:	ldr	x9, [sp, #32]
  4150c0:	subs	x8, x8, x9
  4150c4:	add	x8, x8, #0x1
  4150c8:	str	x8, [sp, #24]
  4150cc:	ldr	x8, [sp, #24]
  4150d0:	cbnz	x8, 4150dc <error@@Base+0x13320>
  4150d4:	stur	wzr, [x29, #-4]
  4150d8:	b	4151dc <error@@Base+0x13420>
  4150dc:	ldr	x8, [sp, #24]
  4150e0:	ldur	x9, [x29, #-16]
  4150e4:	ldr	x10, [x9, #8]
  4150e8:	add	x8, x10, x8
  4150ec:	str	x8, [x9, #8]
  4150f0:	ldur	x8, [x29, #-16]
  4150f4:	ldr	x8, [x8, #16]
  4150f8:	ldur	x9, [x29, #-32]
  4150fc:	ldr	x8, [x8, x9, lsl #3]
  415100:	ldur	x9, [x29, #-16]
  415104:	ldr	x9, [x9, #16]
  415108:	ldr	x10, [sp, #40]
  41510c:	ldr	x9, [x9, x10, lsl #3]
  415110:	cmp	x8, x9
  415114:	b.le	415160 <error@@Base+0x133a4>
  415118:	ldur	x8, [x29, #-16]
  41511c:	ldr	x8, [x8, #16]
  415120:	ldur	x9, [x29, #-32]
  415124:	subs	x10, x9, #0x1
  415128:	stur	x10, [x29, #-32]
  41512c:	ldr	x8, [x8, x9, lsl #3]
  415130:	ldur	x9, [x29, #-16]
  415134:	ldr	x9, [x9, #16]
  415138:	ldr	x10, [sp, #40]
  41513c:	ldr	x11, [sp, #24]
  415140:	subs	x12, x11, #0x1
  415144:	str	x12, [sp, #24]
  415148:	add	x10, x10, x11
  41514c:	str	x8, [x9, x10, lsl #3]
  415150:	ldr	x8, [sp, #24]
  415154:	cbnz	x8, 41515c <error@@Base+0x133a0>
  415158:	b	4151d8 <error@@Base+0x1341c>
  41515c:	b	4151d4 <error@@Base+0x13418>
  415160:	ldur	x8, [x29, #-16]
  415164:	ldr	x8, [x8, #16]
  415168:	ldr	x9, [sp, #40]
  41516c:	ldr	x8, [x8, x9, lsl #3]
  415170:	ldur	x9, [x29, #-16]
  415174:	ldr	x9, [x9, #16]
  415178:	ldr	x10, [sp, #40]
  41517c:	ldr	x11, [sp, #24]
  415180:	add	x10, x10, x11
  415184:	str	x8, [x9, x10, lsl #3]
  415188:	ldr	x8, [sp, #40]
  41518c:	subs	x8, x8, #0x1
  415190:	str	x8, [sp, #40]
  415194:	cmp	x8, #0x0
  415198:	cset	w12, ge  // ge = tcont
  41519c:	tbnz	w12, #0, 4151d4 <error@@Base+0x13418>
  4151a0:	ldur	x8, [x29, #-16]
  4151a4:	ldr	x0, [x8, #16]
  4151a8:	ldur	x8, [x29, #-16]
  4151ac:	ldr	x8, [x8, #16]
  4151b0:	ldr	x9, [sp, #32]
  4151b4:	mov	x10, #0x8                   	// #8
  4151b8:	mul	x9, x10, x9
  4151bc:	add	x1, x8, x9
  4151c0:	ldr	x8, [sp, #24]
  4151c4:	mov	x9, #0x8                   	// #8
  4151c8:	mul	x2, x8, x9
  4151cc:	bl	401770 <memcpy@plt>
  4151d0:	b	4151d8 <error@@Base+0x1341c>
  4151d4:	b	4150f0 <error@@Base+0x13334>
  4151d8:	stur	wzr, [x29, #-4]
  4151dc:	ldur	w0, [x29, #-4]
  4151e0:	ldp	x29, x30, [sp, #80]
  4151e4:	add	sp, sp, #0x60
  4151e8:	ret
  4151ec:	sub	sp, sp, #0x40
  4151f0:	stp	x29, x30, [sp, #48]
  4151f4:	add	x29, sp, #0x30
  4151f8:	stur	x0, [x29, #-16]
  4151fc:	str	x1, [sp, #24]
  415200:	ldur	x8, [x29, #-16]
  415204:	ldr	x8, [x8]
  415208:	cbnz	x8, 415244 <error@@Base+0x13488>
  41520c:	ldur	x0, [x29, #-16]
  415210:	ldr	x1, [sp, #24]
  415214:	bl	41431c <error@@Base+0x12560>
  415218:	cmp	w0, #0x0
  41521c:	cset	w8, eq  // eq = none
  415220:	mov	w9, #0x1                   	// #1
  415224:	and	w8, w8, #0x1
  415228:	mov	w1, w8
  41522c:	sxtw	x10, w1
  415230:	cmp	x10, #0x0
  415234:	cset	w8, ne  // ne = any
  415238:	and	w8, w8, w9
  41523c:	sturb	w8, [x29, #-1]
  415240:	b	415408 <error@@Base+0x1364c>
  415244:	ldur	x8, [x29, #-16]
  415248:	ldr	x8, [x8, #8]
  41524c:	cbnz	x8, 415280 <error@@Base+0x134c4>
  415250:	ldr	x8, [sp, #24]
  415254:	ldur	x9, [x29, #-16]
  415258:	ldr	x9, [x9, #16]
  41525c:	str	x8, [x9]
  415260:	ldur	x8, [x29, #-16]
  415264:	ldr	x9, [x8, #8]
  415268:	add	x9, x9, #0x1
  41526c:	str	x9, [x8, #8]
  415270:	mov	w10, #0x1                   	// #1
  415274:	and	w10, w10, #0x1
  415278:	sturb	w10, [x29, #-1]
  41527c:	b	415408 <error@@Base+0x1364c>
  415280:	ldur	x8, [x29, #-16]
  415284:	ldr	x8, [x8]
  415288:	ldur	x9, [x29, #-16]
  41528c:	ldr	x9, [x9, #8]
  415290:	cmp	x8, x9
  415294:	b.ne	415308 <error@@Base+0x1354c>  // b.any
  415298:	ldur	x8, [x29, #-16]
  41529c:	ldr	x8, [x8]
  4152a0:	mov	x9, #0x2                   	// #2
  4152a4:	mul	x8, x8, x9
  4152a8:	ldur	x9, [x29, #-16]
  4152ac:	str	x8, [x9]
  4152b0:	ldur	x8, [x29, #-16]
  4152b4:	ldr	x0, [x8, #16]
  4152b8:	ldur	x8, [x29, #-16]
  4152bc:	ldr	x8, [x8]
  4152c0:	mov	x9, #0x8                   	// #8
  4152c4:	mul	x1, x8, x9
  4152c8:	bl	401940 <realloc@plt>
  4152cc:	str	x0, [sp, #8]
  4152d0:	ldr	x8, [sp, #8]
  4152d4:	cmp	x8, #0x0
  4152d8:	cset	w10, eq  // eq = none
  4152dc:	and	w10, w10, #0x1
  4152e0:	mov	w0, w10
  4152e4:	sxtw	x8, w0
  4152e8:	cbz	x8, 4152fc <error@@Base+0x13540>
  4152ec:	mov	w8, wzr
  4152f0:	and	w8, w8, #0x1
  4152f4:	sturb	w8, [x29, #-1]
  4152f8:	b	415408 <error@@Base+0x1364c>
  4152fc:	ldr	x8, [sp, #8]
  415300:	ldur	x9, [x29, #-16]
  415304:	str	x8, [x9, #16]
  415308:	ldr	x8, [sp, #24]
  41530c:	ldur	x9, [x29, #-16]
  415310:	ldr	x9, [x9, #16]
  415314:	ldr	x9, [x9]
  415318:	cmp	x8, x9
  41531c:	b.ge	415378 <error@@Base+0x135bc>  // b.tcont
  415320:	str	xzr, [sp, #16]
  415324:	ldur	x8, [x29, #-16]
  415328:	ldr	x8, [x8, #8]
  41532c:	str	x8, [sp, #16]
  415330:	ldr	x8, [sp, #16]
  415334:	cmp	x8, #0x0
  415338:	cset	w9, le
  41533c:	tbnz	w9, #0, 415374 <error@@Base+0x135b8>
  415340:	ldur	x8, [x29, #-16]
  415344:	ldr	x8, [x8, #16]
  415348:	ldr	x9, [sp, #16]
  41534c:	subs	x9, x9, #0x1
  415350:	ldr	x8, [x8, x9, lsl #3]
  415354:	ldur	x9, [x29, #-16]
  415358:	ldr	x9, [x9, #16]
  41535c:	ldr	x10, [sp, #16]
  415360:	str	x8, [x9, x10, lsl #3]
  415364:	ldr	x8, [sp, #16]
  415368:	subs	x8, x8, #0x1
  41536c:	str	x8, [sp, #16]
  415370:	b	415330 <error@@Base+0x13574>
  415374:	b	4153d8 <error@@Base+0x1361c>
  415378:	ldur	x8, [x29, #-16]
  41537c:	ldr	x8, [x8, #8]
  415380:	str	x8, [sp, #16]
  415384:	ldur	x8, [x29, #-16]
  415388:	ldr	x8, [x8, #16]
  41538c:	ldr	x9, [sp, #16]
  415390:	subs	x9, x9, #0x1
  415394:	ldr	x8, [x8, x9, lsl #3]
  415398:	ldr	x9, [sp, #24]
  41539c:	cmp	x8, x9
  4153a0:	b.le	4153d8 <error@@Base+0x1361c>
  4153a4:	ldur	x8, [x29, #-16]
  4153a8:	ldr	x8, [x8, #16]
  4153ac:	ldr	x9, [sp, #16]
  4153b0:	subs	x9, x9, #0x1
  4153b4:	ldr	x8, [x8, x9, lsl #3]
  4153b8:	ldur	x9, [x29, #-16]
  4153bc:	ldr	x9, [x9, #16]
  4153c0:	ldr	x10, [sp, #16]
  4153c4:	str	x8, [x9, x10, lsl #3]
  4153c8:	ldr	x8, [sp, #16]
  4153cc:	subs	x8, x8, #0x1
  4153d0:	str	x8, [sp, #16]
  4153d4:	b	415384 <error@@Base+0x135c8>
  4153d8:	ldr	x8, [sp, #24]
  4153dc:	ldur	x9, [x29, #-16]
  4153e0:	ldr	x9, [x9, #16]
  4153e4:	ldr	x10, [sp, #16]
  4153e8:	str	x8, [x9, x10, lsl #3]
  4153ec:	ldur	x8, [x29, #-16]
  4153f0:	ldr	x9, [x8, #8]
  4153f4:	add	x9, x9, #0x1
  4153f8:	str	x9, [x8, #8]
  4153fc:	mov	w11, #0x1                   	// #1
  415400:	and	w11, w11, #0x1
  415404:	sturb	w11, [x29, #-1]
  415408:	ldurb	w8, [x29, #-1]
  41540c:	and	w0, w8, #0x1
  415410:	ldp	x29, x30, [sp, #48]
  415414:	add	sp, sp, #0x40
  415418:	ret
  41541c:	sub	sp, sp, #0x40
  415420:	stp	x29, x30, [sp, #48]
  415424:	add	x29, sp, #0x30
  415428:	mov	x8, #0xffffffffffffffff    	// #-1
  41542c:	stur	x0, [x29, #-8]
  415430:	stur	x1, [x29, #-16]
  415434:	stur	w2, [x29, #-20]
  415438:	ldur	x0, [x29, #-8]
  41543c:	ldur	x9, [x29, #-8]
  415440:	ldr	x9, [x9]
  415444:	ldur	x10, [x29, #-16]
  415448:	mov	x11, #0x10                  	// #16
  41544c:	mul	x10, x11, x10
  415450:	add	x9, x9, x10
  415454:	ldr	x1, [x9]
  415458:	ldr	x2, [x9, #8]
  41545c:	str	x8, [sp, #8]
  415460:	bl	413ec8 <error@@Base+0x1210c>
  415464:	str	x0, [sp, #16]
  415468:	ldr	x8, [sp, #16]
  41546c:	ldr	x9, [sp, #8]
  415470:	cmp	x8, x9
  415474:	cset	w12, ne  // ne = any
  415478:	and	w12, w12, #0x1
  41547c:	mov	w0, w12
  415480:	sxtw	x8, w0
  415484:	cbz	x8, 415550 <error@@Base+0x13794>
  415488:	ldur	w8, [x29, #-20]
  41548c:	ldur	x9, [x29, #-8]
  415490:	ldr	x9, [x9]
  415494:	ldr	x10, [sp, #16]
  415498:	mov	x11, #0x10                  	// #16
  41549c:	mul	x10, x11, x10
  4154a0:	add	x9, x9, x10
  4154a4:	mov	x10, #0x8                   	// #8
  4154a8:	ldr	w12, [x9, #8]
  4154ac:	and	w8, w8, #0x3ff
  4154b0:	and	w12, w12, #0xfffc00ff
  4154b4:	orr	w8, w12, w8, lsl #8
  4154b8:	str	w8, [x9, #8]
  4154bc:	ldur	x9, [x29, #-8]
  4154c0:	ldr	x9, [x9]
  4154c4:	ldur	x13, [x29, #-16]
  4154c8:	mul	x13, x11, x13
  4154cc:	add	x9, x9, x13
  4154d0:	ldr	w8, [x9, #8]
  4154d4:	mov	x0, x10
  4154d8:	lsr	w8, w8, w0
  4154dc:	and	w8, w8, #0x3ff
  4154e0:	ldur	x9, [x29, #-8]
  4154e4:	ldr	x9, [x9]
  4154e8:	ldr	x13, [sp, #16]
  4154ec:	mul	x13, x11, x13
  4154f0:	add	x9, x9, x13
  4154f4:	ldr	w12, [x9, #8]
  4154f8:	lsr	w10, w12, w10
  4154fc:	and	w10, w10, #0x3ff
  415500:	orr	w8, w10, w8
  415504:	ldr	w10, [x9, #8]
  415508:	and	w8, w8, #0x3ff
  41550c:	and	w10, w10, #0xfffc00ff
  415510:	orr	w8, w10, w8, lsl #8
  415514:	str	w8, [x9, #8]
  415518:	ldur	x9, [x29, #-8]
  41551c:	ldr	x9, [x9]
  415520:	ldr	x13, [sp, #16]
  415524:	mul	x11, x11, x13
  415528:	add	x9, x9, x11
  41552c:	ldr	w8, [x9, #8]
  415530:	and	w8, w8, #0xfffbffff
  415534:	orr	w8, w8, #0x40000
  415538:	str	w8, [x9, #8]
  41553c:	ldur	x9, [x29, #-16]
  415540:	ldur	x11, [x29, #-8]
  415544:	ldr	x11, [x11, #32]
  415548:	ldr	x13, [sp, #16]
  41554c:	str	x9, [x11, x13, lsl #3]
  415550:	ldr	x0, [sp, #16]
  415554:	ldp	x29, x30, [sp, #48]
  415558:	add	sp, sp, #0x40
  41555c:	ret
  415560:	sub	sp, sp, #0x30
  415564:	str	x0, [sp, #32]
  415568:	str	x1, [sp, #24]
  41556c:	str	w2, [sp, #20]
  415570:	ldr	x8, [sp, #32]
  415574:	ldr	x8, [x8, #16]
  415578:	subs	x8, x8, #0x1
  41557c:	str	x8, [sp, #8]
  415580:	ldr	x8, [sp, #32]
  415584:	ldr	x8, [x8]
  415588:	ldr	x9, [sp, #8]
  41558c:	mov	x10, #0x10                  	// #16
  415590:	mul	x9, x10, x9
  415594:	add	x8, x8, x9
  415598:	ldr	w11, [x8, #8]
  41559c:	lsr	w11, w11, #18
  4155a0:	and	w11, w11, #0x1
  4155a4:	mov	w12, #0x0                   	// #0
  4155a8:	str	w12, [sp, #4]
  4155ac:	cbz	w11, 4155c0 <error@@Base+0x13804>
  4155b0:	ldr	x8, [sp, #8]
  4155b4:	cmp	x8, #0x0
  4155b8:	cset	w9, gt
  4155bc:	str	w9, [sp, #4]
  4155c0:	ldr	w8, [sp, #4]
  4155c4:	tbnz	w8, #0, 4155cc <error@@Base+0x13810>
  4155c8:	b	415638 <error@@Base+0x1387c>
  4155cc:	ldr	x8, [sp, #24]
  4155d0:	ldr	x9, [sp, #32]
  4155d4:	ldr	x9, [x9, #32]
  4155d8:	ldr	x10, [sp, #8]
  4155dc:	ldr	x9, [x9, x10, lsl #3]
  4155e0:	cmp	x8, x9
  4155e4:	b.ne	415628 <error@@Base+0x1386c>  // b.any
  4155e8:	ldr	w8, [sp, #20]
  4155ec:	ldr	x9, [sp, #32]
  4155f0:	ldr	x9, [x9]
  4155f4:	ldr	x10, [sp, #8]
  4155f8:	mov	x11, #0x10                  	// #16
  4155fc:	mul	x10, x11, x10
  415600:	add	x9, x9, x10
  415604:	mov	x10, #0x8                   	// #8
  415608:	ldr	w12, [x9, #8]
  41560c:	lsr	w10, w12, w10
  415610:	and	w10, w10, #0x3ff
  415614:	cmp	w8, w10
  415618:	b.ne	415628 <error@@Base+0x1386c>  // b.any
  41561c:	ldr	x8, [sp, #8]
  415620:	str	x8, [sp, #40]
  415624:	b	415640 <error@@Base+0x13884>
  415628:	ldr	x8, [sp, #8]
  41562c:	subs	x8, x8, #0x1
  415630:	str	x8, [sp, #8]
  415634:	b	415580 <error@@Base+0x137c4>
  415638:	mov	x8, #0xffffffffffffffff    	// #-1
  41563c:	str	x8, [sp, #40]
  415640:	ldr	x0, [sp, #40]
  415644:	add	sp, sp, #0x30
  415648:	ret
  41564c:	sub	sp, sp, #0x30
  415650:	stp	x29, x30, [sp, #32]
  415654:	add	x29, sp, #0x20
  415658:	str	x0, [sp, #16]
  41565c:	str	x1, [sp, #8]
  415660:	ldr	x8, [sp, #16]
  415664:	ldr	x8, [x8]
  415668:	ldr	x9, [sp, #16]
  41566c:	ldr	x9, [x9, #8]
  415670:	cmp	x8, x9
  415674:	b.ne	4156ec <error@@Base+0x13930>  // b.any
  415678:	ldr	x8, [sp, #16]
  41567c:	ldr	x8, [x8]
  415680:	add	x8, x8, #0x1
  415684:	mov	x9, #0x2                   	// #2
  415688:	mul	x8, x8, x9
  41568c:	ldr	x9, [sp, #16]
  415690:	str	x8, [x9]
  415694:	ldr	x8, [sp, #16]
  415698:	ldr	x0, [x8, #16]
  41569c:	ldr	x8, [sp, #16]
  4156a0:	ldr	x8, [x8]
  4156a4:	mov	x9, #0x8                   	// #8
  4156a8:	mul	x1, x8, x9
  4156ac:	bl	401940 <realloc@plt>
  4156b0:	str	x0, [sp]
  4156b4:	ldr	x8, [sp]
  4156b8:	cmp	x8, #0x0
  4156bc:	cset	w10, eq  // eq = none
  4156c0:	and	w10, w10, #0x1
  4156c4:	mov	w0, w10
  4156c8:	sxtw	x8, w0
  4156cc:	cbz	x8, 4156e0 <error@@Base+0x13924>
  4156d0:	mov	w8, wzr
  4156d4:	and	w8, w8, #0x1
  4156d8:	sturb	w8, [x29, #-1]
  4156dc:	b	415718 <error@@Base+0x1395c>
  4156e0:	ldr	x8, [sp]
  4156e4:	ldr	x9, [sp, #16]
  4156e8:	str	x8, [x9, #16]
  4156ec:	ldr	x8, [sp, #8]
  4156f0:	ldr	x9, [sp, #16]
  4156f4:	ldr	x9, [x9, #16]
  4156f8:	ldr	x10, [sp, #16]
  4156fc:	ldr	x11, [x10, #8]
  415700:	add	x12, x11, #0x1
  415704:	str	x12, [x10, #8]
  415708:	str	x8, [x9, x11, lsl #3]
  41570c:	mov	w13, #0x1                   	// #1
  415710:	and	w13, w13, #0x1
  415714:	sturb	w13, [x29, #-1]
  415718:	ldurb	w8, [x29, #-1]
  41571c:	and	w0, w8, #0x1
  415720:	ldp	x29, x30, [sp, #32]
  415724:	add	sp, sp, #0x30
  415728:	ret
  41572c:	sub	sp, sp, #0x30
  415730:	stp	x29, x30, [sp, #32]
  415734:	add	x29, sp, #0x20
  415738:	str	x0, [sp, #16]
  41573c:	str	x1, [sp, #8]
  415740:	ldr	x8, [sp, #8]
  415744:	ldr	x8, [x8, #8]
  415748:	ldr	x9, [sp, #16]
  41574c:	str	x8, [x9, #8]
  415750:	ldr	x8, [sp, #8]
  415754:	ldr	x8, [x8, #8]
  415758:	cmp	x8, #0x0
  41575c:	cset	w10, le
  415760:	tbnz	w10, #0, 4157f4 <error@@Base+0x13a38>
  415764:	ldr	x8, [sp, #16]
  415768:	ldr	x8, [x8, #8]
  41576c:	ldr	x9, [sp, #16]
  415770:	str	x8, [x9]
  415774:	ldr	x8, [sp, #16]
  415778:	ldr	x8, [x8]
  41577c:	mov	x9, #0x8                   	// #8
  415780:	mul	x0, x8, x9
  415784:	bl	401890 <malloc@plt>
  415788:	ldr	x8, [sp, #16]
  41578c:	str	x0, [x8, #16]
  415790:	ldr	x8, [sp, #16]
  415794:	ldr	x8, [x8, #16]
  415798:	cmp	x8, #0x0
  41579c:	cset	w10, eq  // eq = none
  4157a0:	and	w10, w10, #0x1
  4157a4:	mov	w0, w10
  4157a8:	sxtw	x8, w0
  4157ac:	cbz	x8, 4157cc <error@@Base+0x13a10>
  4157b0:	ldr	x8, [sp, #16]
  4157b4:	str	xzr, [x8, #8]
  4157b8:	ldr	x8, [sp, #16]
  4157bc:	str	xzr, [x8]
  4157c0:	mov	w9, #0xc                   	// #12
  4157c4:	stur	w9, [x29, #-4]
  4157c8:	b	415808 <error@@Base+0x13a4c>
  4157cc:	ldr	x8, [sp, #16]
  4157d0:	ldr	x0, [x8, #16]
  4157d4:	ldr	x8, [sp, #8]
  4157d8:	ldr	x1, [x8, #16]
  4157dc:	ldr	x8, [sp, #8]
  4157e0:	ldr	x8, [x8, #8]
  4157e4:	mov	x9, #0x8                   	// #8
  4157e8:	mul	x2, x8, x9
  4157ec:	bl	401770 <memcpy@plt>
  4157f0:	b	415804 <error@@Base+0x13a48>
  4157f4:	ldr	x8, [sp, #16]
  4157f8:	str	xzr, [x8]
  4157fc:	str	xzr, [x8, #8]
  415800:	str	xzr, [x8, #16]
  415804:	stur	wzr, [x29, #-4]
  415808:	ldur	w0, [x29, #-4]
  41580c:	ldp	x29, x30, [sp, #32]
  415810:	add	sp, sp, #0x30
  415814:	ret
  415818:	sub	sp, sp, #0x40
  41581c:	str	x0, [sp, #48]
  415820:	str	x1, [sp, #40]
  415824:	ldr	x8, [sp, #48]
  415828:	ldr	x8, [x8, #8]
  41582c:	cmp	x8, #0x0
  415830:	cset	w9, gt
  415834:	tbnz	w9, #0, 415840 <error@@Base+0x13a84>
  415838:	str	xzr, [sp, #56]
  41583c:	b	4158f0 <error@@Base+0x13b34>
  415840:	str	xzr, [sp, #32]
  415844:	ldr	x8, [sp, #48]
  415848:	ldr	x8, [x8, #8]
  41584c:	subs	x8, x8, #0x1
  415850:	str	x8, [sp, #24]
  415854:	ldr	x8, [sp, #32]
  415858:	ldr	x9, [sp, #24]
  41585c:	cmp	x8, x9
  415860:	b.cs	4158b4 <error@@Base+0x13af8>  // b.hs, b.nlast
  415864:	ldr	x8, [sp, #32]
  415868:	ldr	x9, [sp, #24]
  41586c:	add	x8, x8, x9
  415870:	mov	x9, #0x2                   	// #2
  415874:	udiv	x8, x8, x9
  415878:	str	x8, [sp, #16]
  41587c:	ldr	x8, [sp, #48]
  415880:	ldr	x8, [x8, #16]
  415884:	ldr	x9, [sp, #16]
  415888:	ldr	x8, [x8, x9, lsl #3]
  41588c:	ldr	x9, [sp, #40]
  415890:	cmp	x8, x9
  415894:	b.ge	4158a8 <error@@Base+0x13aec>  // b.tcont
  415898:	ldr	x8, [sp, #16]
  41589c:	add	x8, x8, #0x1
  4158a0:	str	x8, [sp, #32]
  4158a4:	b	4158b0 <error@@Base+0x13af4>
  4158a8:	ldr	x8, [sp, #16]
  4158ac:	str	x8, [sp, #24]
  4158b0:	b	415854 <error@@Base+0x13a98>
  4158b4:	ldr	x8, [sp, #48]
  4158b8:	ldr	x8, [x8, #16]
  4158bc:	ldr	x9, [sp, #32]
  4158c0:	ldr	x8, [x8, x9, lsl #3]
  4158c4:	ldr	x9, [sp, #40]
  4158c8:	cmp	x8, x9
  4158cc:	b.ne	4158e0 <error@@Base+0x13b24>  // b.any
  4158d0:	ldr	x8, [sp, #32]
  4158d4:	add	x8, x8, #0x1
  4158d8:	str	x8, [sp, #8]
  4158dc:	b	4158e8 <error@@Base+0x13b2c>
  4158e0:	mov	x8, xzr
  4158e4:	str	x8, [sp, #8]
  4158e8:	ldr	x8, [sp, #8]
  4158ec:	str	x8, [sp, #56]
  4158f0:	ldr	x0, [sp, #56]
  4158f4:	add	sp, sp, #0x40
  4158f8:	ret
  4158fc:	sub	sp, sp, #0x60
  415900:	stp	x29, x30, [sp, #80]
  415904:	add	x29, sp, #0x50
  415908:	stur	x0, [x29, #-16]
  41590c:	stur	x1, [x29, #-24]
  415910:	stur	x2, [x29, #-32]
  415914:	stur	w3, [x29, #-36]
  415918:	ldur	x8, [x29, #-32]
  41591c:	ldr	x8, [x8, #8]
  415920:	cbnz	x8, 415938 <error@@Base+0x13b7c>
  415924:	ldur	x8, [x29, #-16]
  415928:	str	wzr, [x8]
  41592c:	mov	x8, xzr
  415930:	stur	x8, [x29, #-8]
  415934:	b	415a54 <error@@Base+0x13c98>
  415938:	ldur	x0, [x29, #-32]
  41593c:	ldur	w1, [x29, #-36]
  415940:	bl	415a64 <error@@Base+0x13ca8>
  415944:	str	x0, [sp, #32]
  415948:	ldur	x8, [x29, #-24]
  41594c:	ldr	x8, [x8, #64]
  415950:	ldr	x9, [sp, #32]
  415954:	ldur	x10, [x29, #-24]
  415958:	ldr	x10, [x10, #136]
  41595c:	and	x9, x9, x10
  415960:	mov	x10, #0x18                  	// #24
  415964:	mul	x9, x10, x9
  415968:	add	x8, x8, x9
  41596c:	str	x8, [sp, #16]
  415970:	str	xzr, [sp, #8]
  415974:	ldr	x8, [sp, #8]
  415978:	ldr	x9, [sp, #16]
  41597c:	ldr	x9, [x9]
  415980:	cmp	x8, x9
  415984:	b.ge	415a0c <error@@Base+0x13c50>  // b.tcont
  415988:	ldr	x8, [sp, #16]
  41598c:	ldr	x8, [x8, #16]
  415990:	ldr	x9, [sp, #8]
  415994:	mov	x10, #0x8                   	// #8
  415998:	mul	x9, x10, x9
  41599c:	add	x8, x8, x9
  4159a0:	ldr	x8, [x8]
  4159a4:	str	x8, [sp]
  4159a8:	ldr	x8, [sp]
  4159ac:	ldr	x8, [x8]
  4159b0:	ldr	x9, [sp, #32]
  4159b4:	cmp	x8, x9
  4159b8:	b.ne	4159fc <error@@Base+0x13c40>  // b.any
  4159bc:	ldr	x8, [sp]
  4159c0:	ldrb	w9, [x8, #104]
  4159c4:	and	w9, w9, #0xf
  4159c8:	and	w9, w9, #0xff
  4159cc:	ldur	w10, [x29, #-36]
  4159d0:	cmp	w9, w10
  4159d4:	b.ne	4159fc <error@@Base+0x13c40>  // b.any
  4159d8:	ldr	x8, [sp]
  4159dc:	ldr	x0, [x8, #80]
  4159e0:	ldur	x1, [x29, #-32]
  4159e4:	bl	415ad8 <error@@Base+0x13d1c>
  4159e8:	tbnz	w0, #0, 4159f0 <error@@Base+0x13c34>
  4159ec:	b	4159fc <error@@Base+0x13c40>
  4159f0:	ldr	x8, [sp]
  4159f4:	stur	x8, [x29, #-8]
  4159f8:	b	415a54 <error@@Base+0x13c98>
  4159fc:	ldr	x8, [sp, #8]
  415a00:	add	x8, x8, #0x1
  415a04:	str	x8, [sp, #8]
  415a08:	b	415974 <error@@Base+0x13bb8>
  415a0c:	ldur	x0, [x29, #-24]
  415a10:	ldur	x1, [x29, #-32]
  415a14:	ldur	w2, [x29, #-36]
  415a18:	ldr	x3, [sp, #32]
  415a1c:	bl	415b98 <error@@Base+0x13ddc>
  415a20:	str	x0, [sp, #24]
  415a24:	ldr	x8, [sp, #24]
  415a28:	cmp	x8, #0x0
  415a2c:	cset	w9, eq  // eq = none
  415a30:	and	w9, w9, #0x1
  415a34:	mov	w0, w9
  415a38:	sxtw	x8, w0
  415a3c:	cbz	x8, 415a4c <error@@Base+0x13c90>
  415a40:	ldur	x8, [x29, #-16]
  415a44:	mov	w9, #0xc                   	// #12
  415a48:	str	w9, [x8]
  415a4c:	ldr	x8, [sp, #24]
  415a50:	stur	x8, [x29, #-8]
  415a54:	ldur	x0, [x29, #-8]
  415a58:	ldp	x29, x30, [sp, #80]
  415a5c:	add	sp, sp, #0x60
  415a60:	ret
  415a64:	sub	sp, sp, #0x20
  415a68:	str	x0, [sp, #24]
  415a6c:	str	w1, [sp, #20]
  415a70:	ldr	x8, [sp, #24]
  415a74:	ldr	x8, [x8, #8]
  415a78:	ldr	w9, [sp, #20]
  415a7c:	mov	w10, w9
  415a80:	add	x8, x8, x10
  415a84:	str	x8, [sp, #8]
  415a88:	str	xzr, [sp]
  415a8c:	ldr	x8, [sp]
  415a90:	ldr	x9, [sp, #24]
  415a94:	ldr	x9, [x9, #8]
  415a98:	cmp	x8, x9
  415a9c:	b.ge	415acc <error@@Base+0x13d10>  // b.tcont
  415aa0:	ldr	x8, [sp, #24]
  415aa4:	ldr	x8, [x8, #16]
  415aa8:	ldr	x9, [sp]
  415aac:	ldr	x8, [x8, x9, lsl #3]
  415ab0:	ldr	x9, [sp, #8]
  415ab4:	add	x8, x9, x8
  415ab8:	str	x8, [sp, #8]
  415abc:	ldr	x8, [sp]
  415ac0:	add	x8, x8, #0x1
  415ac4:	str	x8, [sp]
  415ac8:	b	415a8c <error@@Base+0x13cd0>
  415acc:	ldr	x0, [sp, #8]
  415ad0:	add	sp, sp, #0x20
  415ad4:	ret
  415ad8:	sub	sp, sp, #0x20
  415adc:	str	x0, [sp, #16]
  415ae0:	str	x1, [sp, #8]
  415ae4:	ldr	x8, [sp, #16]
  415ae8:	cbz	x8, 415b0c <error@@Base+0x13d50>
  415aec:	ldr	x8, [sp, #8]
  415af0:	cbz	x8, 415b0c <error@@Base+0x13d50>
  415af4:	ldr	x8, [sp, #16]
  415af8:	ldr	x8, [x8, #8]
  415afc:	ldr	x9, [sp, #8]
  415b00:	ldr	x9, [x9, #8]
  415b04:	cmp	x8, x9
  415b08:	b.eq	415b1c <error@@Base+0x13d60>  // b.none
  415b0c:	mov	w8, wzr
  415b10:	and	w8, w8, #0x1
  415b14:	strb	w8, [sp, #31]
  415b18:	b	415b88 <error@@Base+0x13dcc>
  415b1c:	ldr	x8, [sp, #16]
  415b20:	ldr	x8, [x8, #8]
  415b24:	str	x8, [sp]
  415b28:	ldr	x8, [sp]
  415b2c:	subs	x8, x8, #0x1
  415b30:	str	x8, [sp]
  415b34:	cmp	x8, #0x0
  415b38:	cset	w9, lt  // lt = tstop
  415b3c:	tbnz	w9, #0, 415b7c <error@@Base+0x13dc0>
  415b40:	ldr	x8, [sp, #16]
  415b44:	ldr	x8, [x8, #16]
  415b48:	ldr	x9, [sp]
  415b4c:	ldr	x8, [x8, x9, lsl #3]
  415b50:	ldr	x9, [sp, #8]
  415b54:	ldr	x9, [x9, #16]
  415b58:	ldr	x10, [sp]
  415b5c:	ldr	x9, [x9, x10, lsl #3]
  415b60:	cmp	x8, x9
  415b64:	b.eq	415b78 <error@@Base+0x13dbc>  // b.none
  415b68:	mov	w8, wzr
  415b6c:	and	w8, w8, #0x1
  415b70:	strb	w8, [sp, #31]
  415b74:	b	415b88 <error@@Base+0x13dcc>
  415b78:	b	415b28 <error@@Base+0x13d6c>
  415b7c:	mov	w8, #0x1                   	// #1
  415b80:	and	w8, w8, #0x1
  415b84:	strb	w8, [sp, #31]
  415b88:	ldrb	w8, [sp, #31]
  415b8c:	and	w0, w8, #0x1
  415b90:	add	sp, sp, #0x20
  415b94:	ret
  415b98:	sub	sp, sp, #0x70
  415b9c:	stp	x29, x30, [sp, #96]
  415ba0:	add	x29, sp, #0x60
  415ba4:	mov	x8, #0x70                  	// #112
  415ba8:	mov	x9, #0x1                   	// #1
  415bac:	stur	x0, [x29, #-16]
  415bb0:	stur	x1, [x29, #-24]
  415bb4:	stur	w2, [x29, #-28]
  415bb8:	stur	x3, [x29, #-40]
  415bbc:	str	xzr, [sp, #40]
  415bc0:	mov	x0, x8
  415bc4:	mov	x1, x9
  415bc8:	bl	401930 <calloc@plt>
  415bcc:	str	x0, [sp, #24]
  415bd0:	ldr	x8, [sp, #24]
  415bd4:	cmp	x8, #0x0
  415bd8:	cset	w10, eq  // eq = none
  415bdc:	and	w10, w10, #0x1
  415be0:	mov	w0, w10
  415be4:	sxtw	x8, w0
  415be8:	cbz	x8, 415bf8 <error@@Base+0x13e3c>
  415bec:	mov	x8, xzr
  415bf0:	stur	x8, [x29, #-8]
  415bf4:	b	415eec <error@@Base+0x14130>
  415bf8:	ldr	x8, [sp, #24]
  415bfc:	add	x0, x8, #0x8
  415c00:	ldur	x1, [x29, #-24]
  415c04:	bl	41572c <error@@Base+0x13970>
  415c08:	str	w0, [sp, #36]
  415c0c:	ldr	w9, [sp, #36]
  415c10:	cmp	w9, #0x0
  415c14:	cset	w9, ne  // ne = any
  415c18:	and	w9, w9, #0x1
  415c1c:	mov	w1, w9
  415c20:	sxtw	x8, w1
  415c24:	cbz	x8, 415c3c <error@@Base+0x13e80>
  415c28:	ldr	x0, [sp, #24]
  415c2c:	bl	401a90 <free@plt>
  415c30:	mov	x8, xzr
  415c34:	stur	x8, [x29, #-8]
  415c38:	b	415eec <error@@Base+0x14130>
  415c3c:	ldur	w8, [x29, #-28]
  415c40:	ldr	x9, [sp, #24]
  415c44:	ldrb	w10, [x9, #104]
  415c48:	and	w8, w8, #0xf
  415c4c:	and	w10, w10, #0xfffffff0
  415c50:	orr	w8, w10, w8
  415c54:	strb	w8, [x9, #104]
  415c58:	ldr	x9, [sp, #24]
  415c5c:	add	x9, x9, #0x8
  415c60:	ldr	x11, [sp, #24]
  415c64:	str	x9, [x11, #80]
  415c68:	str	xzr, [sp, #48]
  415c6c:	ldr	x8, [sp, #48]
  415c70:	ldur	x9, [x29, #-24]
  415c74:	ldr	x9, [x9, #8]
  415c78:	cmp	x8, x9
  415c7c:	b.ge	415ea4 <error@@Base+0x140e8>  // b.tcont
  415c80:	ldur	x8, [x29, #-16]
  415c84:	ldr	x8, [x8]
  415c88:	ldur	x9, [x29, #-24]
  415c8c:	mov	x10, #0x10                  	// #16
  415c90:	ldr	x9, [x9, #16]
  415c94:	ldr	x11, [sp, #48]
  415c98:	mov	x12, #0x8                   	// #8
  415c9c:	ldr	x9, [x9, x11, lsl #3]
  415ca0:	mul	x9, x10, x9
  415ca4:	add	x8, x8, x9
  415ca8:	str	x8, [sp, #16]
  415cac:	ldr	x8, [sp, #16]
  415cb0:	ldr	w13, [x8, #8]
  415cb4:	and	w13, w13, #0xff
  415cb8:	str	w13, [sp, #12]
  415cbc:	ldr	x8, [sp, #16]
  415cc0:	ldr	w13, [x8, #8]
  415cc4:	lsr	w12, w13, w12
  415cc8:	and	w12, w12, #0x3ff
  415ccc:	str	w12, [sp, #8]
  415cd0:	ldr	w12, [sp, #12]
  415cd4:	cmp	w12, #0x1
  415cd8:	b.ne	415ce8 <error@@Base+0x13f2c>  // b.any
  415cdc:	ldr	w8, [sp, #8]
  415ce0:	cbnz	w8, 415ce8 <error@@Base+0x13f2c>
  415ce4:	b	415e94 <error@@Base+0x140d8>
  415ce8:	ldr	x8, [sp, #16]
  415cec:	ldr	w9, [x8, #8]
  415cf0:	lsr	w9, w9, #20
  415cf4:	and	w9, w9, #0x1
  415cf8:	ldr	x8, [sp, #24]
  415cfc:	ldrb	w10, [x8, #104]
  415d00:	mov	w11, #0x5                   	// #5
  415d04:	lsr	w10, w10, w11
  415d08:	mov	w12, #0x1                   	// #1
  415d0c:	and	w10, w10, #0x1
  415d10:	and	w10, w10, #0xff
  415d14:	orr	w9, w10, w9
  415d18:	ldrb	w10, [x8, #104]
  415d1c:	and	w9, w9, w12
  415d20:	lsl	w9, w9, w11
  415d24:	and	w10, w10, #0xffffffdf
  415d28:	orr	w9, w10, w9
  415d2c:	strb	w9, [x8, #104]
  415d30:	ldr	w9, [sp, #12]
  415d34:	cmp	w9, #0x2
  415d38:	b.ne	415d54 <error@@Base+0x13f98>  // b.any
  415d3c:	ldr	x8, [sp, #24]
  415d40:	ldrb	w9, [x8, #104]
  415d44:	and	w9, w9, #0xffffffef
  415d48:	orr	w9, w9, #0x10
  415d4c:	strb	w9, [x8, #104]
  415d50:	b	415d74 <error@@Base+0x13fb8>
  415d54:	ldr	w8, [sp, #12]
  415d58:	cmp	w8, #0x4
  415d5c:	b.ne	415d74 <error@@Base+0x13fb8>  // b.any
  415d60:	ldr	x8, [sp, #24]
  415d64:	ldrb	w9, [x8, #104]
  415d68:	and	w9, w9, #0xffffffbf
  415d6c:	orr	w9, w9, #0x40
  415d70:	strb	w9, [x8, #104]
  415d74:	ldr	w8, [sp, #8]
  415d78:	cbz	w8, 415e94 <error@@Base+0x140d8>
  415d7c:	ldr	x8, [sp, #24]
  415d80:	ldr	x8, [x8, #80]
  415d84:	ldr	x9, [sp, #24]
  415d88:	add	x9, x9, #0x8
  415d8c:	cmp	x8, x9
  415d90:	b.ne	415e10 <error@@Base+0x14054>  // b.any
  415d94:	mov	x0, #0x18                  	// #24
  415d98:	bl	401890 <malloc@plt>
  415d9c:	ldr	x8, [sp, #24]
  415da0:	str	x0, [x8, #80]
  415da4:	ldr	x8, [sp, #24]
  415da8:	ldr	x8, [x8, #80]
  415dac:	cmp	x8, #0x0
  415db0:	cset	w9, eq  // eq = none
  415db4:	and	w9, w9, #0x1
  415db8:	mov	w0, w9
  415dbc:	sxtw	x8, w0
  415dc0:	cbz	x8, 415dd8 <error@@Base+0x1401c>
  415dc4:	ldr	x0, [sp, #24]
  415dc8:	bl	40b640 <error@@Base+0x9884>
  415dcc:	mov	x8, xzr
  415dd0:	stur	x8, [x29, #-8]
  415dd4:	b	415eec <error@@Base+0x14130>
  415dd8:	ldr	x8, [sp, #24]
  415ddc:	ldr	x0, [x8, #80]
  415de0:	ldur	x1, [x29, #-24]
  415de4:	bl	41572c <error@@Base+0x13970>
  415de8:	cbz	w0, 415df8 <error@@Base+0x1403c>
  415dec:	mov	x8, xzr
  415df0:	stur	x8, [x29, #-8]
  415df4:	b	415eec <error@@Base+0x14130>
  415df8:	str	xzr, [sp, #40]
  415dfc:	ldr	x8, [sp, #24]
  415e00:	ldrb	w9, [x8, #104]
  415e04:	and	w9, w9, #0x7f
  415e08:	orr	w9, w9, #0xffffff80
  415e0c:	strb	w9, [x8, #104]
  415e10:	ldr	w8, [sp, #8]
  415e14:	and	w8, w8, #0x1
  415e18:	cbz	w8, 415e28 <error@@Base+0x1406c>
  415e1c:	ldur	w8, [x29, #-28]
  415e20:	and	w8, w8, #0x1
  415e24:	cbz	w8, 415e70 <error@@Base+0x140b4>
  415e28:	ldr	w8, [sp, #8]
  415e2c:	and	w8, w8, #0x2
  415e30:	cbz	w8, 415e40 <error@@Base+0x14084>
  415e34:	ldur	w8, [x29, #-28]
  415e38:	and	w8, w8, #0x1
  415e3c:	cbnz	w8, 415e70 <error@@Base+0x140b4>
  415e40:	ldr	w8, [sp, #8]
  415e44:	and	w8, w8, #0x10
  415e48:	cbz	w8, 415e58 <error@@Base+0x1409c>
  415e4c:	ldur	w8, [x29, #-28]
  415e50:	and	w8, w8, #0x2
  415e54:	cbz	w8, 415e70 <error@@Base+0x140b4>
  415e58:	ldr	w8, [sp, #8]
  415e5c:	and	w8, w8, #0x40
  415e60:	cbz	w8, 415e94 <error@@Base+0x140d8>
  415e64:	ldur	w8, [x29, #-28]
  415e68:	and	w8, w8, #0x4
  415e6c:	cbnz	w8, 415e94 <error@@Base+0x140d8>
  415e70:	ldr	x8, [sp, #24]
  415e74:	add	x0, x8, #0x8
  415e78:	ldr	x8, [sp, #48]
  415e7c:	ldr	x9, [sp, #40]
  415e80:	subs	x1, x8, x9
  415e84:	bl	415efc <error@@Base+0x14140>
  415e88:	ldr	x8, [sp, #40]
  415e8c:	add	x8, x8, #0x1
  415e90:	str	x8, [sp, #40]
  415e94:	ldr	x8, [sp, #48]
  415e98:	add	x8, x8, #0x1
  415e9c:	str	x8, [sp, #48]
  415ea0:	b	415c6c <error@@Base+0x13eb0>
  415ea4:	ldur	x0, [x29, #-16]
  415ea8:	ldr	x1, [sp, #24]
  415eac:	ldur	x2, [x29, #-40]
  415eb0:	bl	415f90 <error@@Base+0x141d4>
  415eb4:	str	w0, [sp, #36]
  415eb8:	ldr	w8, [sp, #36]
  415ebc:	cmp	w8, #0x0
  415ec0:	cset	w8, ne  // ne = any
  415ec4:	and	w8, w8, #0x1
  415ec8:	mov	w1, w8
  415ecc:	sxtw	x9, w1
  415ed0:	cbz	x9, 415ee4 <error@@Base+0x14128>
  415ed4:	ldr	x0, [sp, #24]
  415ed8:	bl	40b640 <error@@Base+0x9884>
  415edc:	mov	x8, xzr
  415ee0:	str	x8, [sp, #24]
  415ee4:	ldr	x8, [sp, #24]
  415ee8:	stur	x8, [x29, #-8]
  415eec:	ldur	x0, [x29, #-8]
  415ef0:	ldp	x29, x30, [sp, #96]
  415ef4:	add	sp, sp, #0x70
  415ef8:	ret
  415efc:	sub	sp, sp, #0x10
  415f00:	str	x0, [sp, #8]
  415f04:	str	x1, [sp]
  415f08:	ldr	x8, [sp]
  415f0c:	cmp	x8, #0x0
  415f10:	cset	w9, lt  // lt = tstop
  415f14:	tbnz	w9, #0, 415f2c <error@@Base+0x14170>
  415f18:	ldr	x8, [sp]
  415f1c:	ldr	x9, [sp, #8]
  415f20:	ldr	x9, [x9, #8]
  415f24:	cmp	x8, x9
  415f28:	b.lt	415f30 <error@@Base+0x14174>  // b.tstop
  415f2c:	b	415f88 <error@@Base+0x141cc>
  415f30:	ldr	x8, [sp, #8]
  415f34:	ldr	x9, [x8, #8]
  415f38:	subs	x9, x9, #0x1
  415f3c:	str	x9, [x8, #8]
  415f40:	ldr	x8, [sp]
  415f44:	ldr	x9, [sp, #8]
  415f48:	ldr	x9, [x9, #8]
  415f4c:	cmp	x8, x9
  415f50:	b.ge	415f88 <error@@Base+0x141cc>  // b.tcont
  415f54:	ldr	x8, [sp, #8]
  415f58:	ldr	x8, [x8, #16]
  415f5c:	ldr	x9, [sp]
  415f60:	add	x9, x9, #0x1
  415f64:	ldr	x8, [x8, x9, lsl #3]
  415f68:	ldr	x9, [sp, #8]
  415f6c:	ldr	x9, [x9, #16]
  415f70:	ldr	x10, [sp]
  415f74:	str	x8, [x9, x10, lsl #3]
  415f78:	ldr	x8, [sp]
  415f7c:	add	x8, x8, #0x1
  415f80:	str	x8, [sp]
  415f84:	b	415f40 <error@@Base+0x14184>
  415f88:	add	sp, sp, #0x10
  415f8c:	ret
  415f90:	sub	sp, sp, #0x60
  415f94:	stp	x29, x30, [sp, #80]
  415f98:	add	x29, sp, #0x50
  415f9c:	stur	x0, [x29, #-16]
  415fa0:	stur	x1, [x29, #-24]
  415fa4:	stur	x2, [x29, #-32]
  415fa8:	ldur	x8, [x29, #-32]
  415fac:	ldur	x9, [x29, #-24]
  415fb0:	str	x8, [x9]
  415fb4:	ldur	x8, [x29, #-24]
  415fb8:	add	x0, x8, #0x20
  415fbc:	ldur	x8, [x29, #-24]
  415fc0:	ldr	x1, [x8, #16]
  415fc4:	bl	4147cc <error@@Base+0x12a10>
  415fc8:	str	w0, [sp, #36]
  415fcc:	ldr	w10, [sp, #36]
  415fd0:	cmp	w10, #0x0
  415fd4:	cset	w10, ne  // ne = any
  415fd8:	and	w10, w10, #0x1
  415fdc:	mov	w1, w10
  415fe0:	sxtw	x8, w1
  415fe4:	cbz	x8, 415ff4 <error@@Base+0x14238>
  415fe8:	mov	w8, #0xc                   	// #12
  415fec:	stur	w8, [x29, #-4]
  415ff0:	b	41616c <error@@Base+0x143b0>
  415ff4:	str	xzr, [sp, #24]
  415ff8:	ldr	x8, [sp, #24]
  415ffc:	ldur	x9, [x29, #-24]
  416000:	ldr	x9, [x9, #16]
  416004:	cmp	x8, x9
  416008:	b.ge	416078 <error@@Base+0x142bc>  // b.tcont
  41600c:	ldur	x8, [x29, #-24]
  416010:	mov	x9, #0x10                  	// #16
  416014:	ldr	x8, [x8, #24]
  416018:	ldr	x10, [sp, #24]
  41601c:	ldr	x8, [x8, x10, lsl #3]
  416020:	str	x8, [sp, #16]
  416024:	ldur	x8, [x29, #-16]
  416028:	ldr	x8, [x8]
  41602c:	ldr	x10, [sp, #16]
  416030:	mul	x9, x9, x10
  416034:	add	x8, x8, x9
  416038:	ldr	w11, [x8, #8]
  41603c:	and	w11, w11, #0xff
  416040:	and	w11, w11, #0x8
  416044:	cbnz	w11, 416068 <error@@Base+0x142ac>
  416048:	ldur	x8, [x29, #-24]
  41604c:	add	x0, x8, #0x20
  416050:	ldr	x1, [sp, #16]
  416054:	bl	41564c <error@@Base+0x13890>
  416058:	tbnz	w0, #0, 416068 <error@@Base+0x142ac>
  41605c:	mov	w8, #0xc                   	// #12
  416060:	stur	w8, [x29, #-4]
  416064:	b	41616c <error@@Base+0x143b0>
  416068:	ldr	x8, [sp, #24]
  41606c:	add	x8, x8, #0x1
  416070:	str	x8, [sp, #24]
  416074:	b	415ff8 <error@@Base+0x1423c>
  416078:	ldur	x8, [x29, #-16]
  41607c:	ldr	x8, [x8, #64]
  416080:	ldur	x9, [x29, #-32]
  416084:	ldur	x10, [x29, #-16]
  416088:	ldr	x10, [x10, #136]
  41608c:	and	x9, x9, x10
  416090:	mov	x10, #0x18                  	// #24
  416094:	mul	x9, x10, x9
  416098:	add	x8, x8, x9
  41609c:	str	x8, [sp, #40]
  4160a0:	ldr	x8, [sp, #40]
  4160a4:	ldr	x8, [x8, #8]
  4160a8:	ldr	x9, [sp, #40]
  4160ac:	ldr	x9, [x9]
  4160b0:	cmp	x8, x9
  4160b4:	cset	w11, le
  4160b8:	and	w11, w11, #0x1
  4160bc:	mov	w0, w11
  4160c0:	sxtw	x8, w0
  4160c4:	cbz	x8, 41613c <error@@Base+0x14380>
  4160c8:	ldr	x8, [sp, #40]
  4160cc:	ldr	x8, [x8]
  4160d0:	mov	x9, #0x2                   	// #2
  4160d4:	mul	x8, x9, x8
  4160d8:	add	x8, x8, #0x2
  4160dc:	str	x8, [sp, #8]
  4160e0:	ldr	x8, [sp, #40]
  4160e4:	ldr	x0, [x8, #16]
  4160e8:	ldr	x8, [sp, #8]
  4160ec:	mov	x9, #0x8                   	// #8
  4160f0:	mul	x1, x8, x9
  4160f4:	bl	401940 <realloc@plt>
  4160f8:	str	x0, [sp]
  4160fc:	ldr	x8, [sp]
  416100:	cmp	x8, #0x0
  416104:	cset	w10, eq  // eq = none
  416108:	and	w10, w10, #0x1
  41610c:	mov	w0, w10
  416110:	sxtw	x8, w0
  416114:	cbz	x8, 416124 <error@@Base+0x14368>
  416118:	mov	w8, #0xc                   	// #12
  41611c:	stur	w8, [x29, #-4]
  416120:	b	41616c <error@@Base+0x143b0>
  416124:	ldr	x8, [sp]
  416128:	ldr	x9, [sp, #40]
  41612c:	str	x8, [x9, #16]
  416130:	ldr	x8, [sp, #8]
  416134:	ldr	x9, [sp, #40]
  416138:	str	x8, [x9, #8]
  41613c:	ldur	x8, [x29, #-24]
  416140:	ldr	x9, [sp, #40]
  416144:	ldr	x9, [x9, #16]
  416148:	ldr	x10, [sp, #40]
  41614c:	ldr	x11, [x10]
  416150:	add	x12, x11, #0x1
  416154:	str	x12, [x10]
  416158:	mov	x10, #0x8                   	// #8
  41615c:	mul	x10, x10, x11
  416160:	add	x9, x9, x10
  416164:	str	x8, [x9]
  416168:	stur	wzr, [x29, #-4]
  41616c:	ldur	w0, [x29, #-4]
  416170:	ldp	x29, x30, [sp, #80]
  416174:	add	sp, sp, #0x60
  416178:	ret
  41617c:	sub	sp, sp, #0x60
  416180:	stp	x29, x30, [sp, #80]
  416184:	add	x29, sp, #0x50
  416188:	mov	w8, #0x1                   	// #1
  41618c:	stur	x0, [x29, #-16]
  416190:	stur	x1, [x29, #-24]
  416194:	stur	x2, [x29, #-32]
  416198:	stur	w3, [x29, #-36]
  41619c:	str	w8, [sp, #40]
  4161a0:	ldur	x9, [x29, #-32]
  4161a4:	add	x9, x9, #0x1
  4161a8:	str	x9, [sp, #24]
  4161ac:	ldur	w8, [x29, #-36]
  4161b0:	cbnz	w8, 416250 <error@@Base+0x14494>
  4161b4:	ldr	x8, [sp, #24]
  4161b8:	mov	x9, #0x8                   	// #8
  4161bc:	mul	x0, x8, x9
  4161c0:	bl	401890 <malloc@plt>
  4161c4:	ldur	x8, [x29, #-16]
  4161c8:	str	x0, [x8, #8]
  4161cc:	ldur	x8, [x29, #-16]
  4161d0:	ldr	x8, [x8, #8]
  4161d4:	cmp	x8, #0x0
  4161d8:	cset	w10, eq  // eq = none
  4161dc:	and	w10, w10, #0x1
  4161e0:	mov	w0, w10
  4161e4:	sxtw	x8, w0
  4161e8:	cbz	x8, 4161f4 <error@@Base+0x14438>
  4161ec:	stur	wzr, [x29, #-4]
  4161f0:	b	41645c <error@@Base+0x146a0>
  4161f4:	ldr	x8, [sp, #24]
  4161f8:	mov	x9, #0x8                   	// #8
  4161fc:	mul	x0, x8, x9
  416200:	bl	401890 <malloc@plt>
  416204:	ldur	x8, [x29, #-16]
  416208:	str	x0, [x8, #16]
  41620c:	ldur	x8, [x29, #-16]
  416210:	ldr	x8, [x8, #16]
  416214:	cmp	x8, #0x0
  416218:	cset	w10, eq  // eq = none
  41621c:	and	w10, w10, #0x1
  416220:	mov	w0, w10
  416224:	sxtw	x8, w0
  416228:	cbz	x8, 416240 <error@@Base+0x14484>
  41622c:	ldur	x8, [x29, #-16]
  416230:	ldr	x0, [x8, #8]
  416234:	bl	401a90 <free@plt>
  416238:	stur	wzr, [x29, #-4]
  41623c:	b	41645c <error@@Base+0x146a0>
  416240:	ldr	x8, [sp, #24]
  416244:	ldur	x9, [x29, #-16]
  416248:	str	x8, [x9]
  41624c:	b	4163a0 <error@@Base+0x145e4>
  416250:	ldur	w8, [x29, #-36]
  416254:	cmp	w8, #0x1
  416258:	b.ne	416330 <error@@Base+0x14574>  // b.any
  41625c:	ldr	x8, [sp, #24]
  416260:	ldur	x9, [x29, #-16]
  416264:	ldr	x9, [x9]
  416268:	cmp	x8, x9
  41626c:	cset	w10, hi  // hi = pmore
  416270:	and	w10, w10, #0x1
  416274:	mov	w0, w10
  416278:	sxtw	x8, w0
  41627c:	cbz	x8, 41632c <error@@Base+0x14570>
  416280:	ldur	x8, [x29, #-16]
  416284:	ldr	x0, [x8, #8]
  416288:	ldr	x8, [sp, #24]
  41628c:	mov	x9, #0x8                   	// #8
  416290:	mul	x1, x8, x9
  416294:	bl	401940 <realloc@plt>
  416298:	str	x0, [sp, #16]
  41629c:	ldr	x8, [sp, #16]
  4162a0:	cmp	x8, #0x0
  4162a4:	cset	w10, eq  // eq = none
  4162a8:	and	w10, w10, #0x1
  4162ac:	mov	w0, w10
  4162b0:	sxtw	x8, w0
  4162b4:	cbz	x8, 4162c0 <error@@Base+0x14504>
  4162b8:	stur	wzr, [x29, #-4]
  4162bc:	b	41645c <error@@Base+0x146a0>
  4162c0:	ldur	x8, [x29, #-16]
  4162c4:	ldr	x0, [x8, #16]
  4162c8:	ldr	x8, [sp, #24]
  4162cc:	mov	x9, #0x8                   	// #8
  4162d0:	mul	x1, x8, x9
  4162d4:	bl	401940 <realloc@plt>
  4162d8:	str	x0, [sp, #8]
  4162dc:	ldr	x8, [sp, #8]
  4162e0:	cmp	x8, #0x0
  4162e4:	cset	w10, eq  // eq = none
  4162e8:	and	w10, w10, #0x1
  4162ec:	mov	w0, w10
  4162f0:	sxtw	x8, w0
  4162f4:	cbz	x8, 416308 <error@@Base+0x1454c>
  4162f8:	ldr	x0, [sp, #16]
  4162fc:	bl	401a90 <free@plt>
  416300:	stur	wzr, [x29, #-4]
  416304:	b	41645c <error@@Base+0x146a0>
  416308:	ldr	x8, [sp, #16]
  41630c:	ldur	x9, [x29, #-16]
  416310:	str	x8, [x9, #8]
  416314:	ldr	x8, [sp, #8]
  416318:	ldur	x9, [x29, #-16]
  41631c:	str	x8, [x9, #16]
  416320:	ldr	x8, [sp, #24]
  416324:	ldur	x9, [x29, #-16]
  416328:	str	x8, [x9]
  41632c:	b	4163a0 <error@@Base+0x145e4>
  416330:	ldur	w8, [x29, #-36]
  416334:	cmp	w8, #0x2
  416338:	b.ne	416340 <error@@Base+0x14584>  // b.any
  41633c:	b	416360 <error@@Base+0x145a4>
  416340:	adrp	x0, 422000 <error@@Base+0x20244>
  416344:	add	x0, x0, #0xb2e
  416348:	adrp	x1, 422000 <error@@Base+0x20244>
  41634c:	add	x1, x1, #0xaa9
  416350:	mov	w2, #0x1f9                 	// #505
  416354:	adrp	x3, 422000 <error@@Base+0x20244>
  416358:	add	x3, x3, #0xb4b
  41635c:	bl	401b70 <__assert_fail@plt>
  416360:	ldur	x8, [x29, #-16]
  416364:	ldr	x8, [x8]
  416368:	ldur	x9, [x29, #-32]
  41636c:	cmp	x8, x9
  416370:	b.cc	416378 <error@@Base+0x145bc>  // b.lo, b.ul, b.last
  416374:	b	416398 <error@@Base+0x145dc>
  416378:	adrp	x0, 422000 <error@@Base+0x20244>
  41637c:	add	x0, x0, #0xb94
  416380:	adrp	x1, 422000 <error@@Base+0x20244>
  416384:	add	x1, x1, #0xaa9
  416388:	mov	w2, #0x1fb                 	// #507
  41638c:	adrp	x3, 422000 <error@@Base+0x20244>
  416390:	add	x3, x3, #0xb4b
  416394:	bl	401b70 <__assert_fail@plt>
  416398:	mov	w8, #0x2                   	// #2
  41639c:	str	w8, [sp, #40]
  4163a0:	str	xzr, [sp, #32]
  4163a4:	ldr	x8, [sp, #32]
  4163a8:	ldur	x9, [x29, #-32]
  4163ac:	cmp	x8, x9
  4163b0:	b.ge	41640c <error@@Base+0x14650>  // b.tcont
  4163b4:	ldur	x8, [x29, #-24]
  4163b8:	ldr	x9, [sp, #32]
  4163bc:	mov	x10, #0x10                  	// #16
  4163c0:	mul	x9, x10, x9
  4163c4:	ldr	x8, [x8, x9]
  4163c8:	ldur	x9, [x29, #-16]
  4163cc:	ldr	x9, [x9, #8]
  4163d0:	ldr	x11, [sp, #32]
  4163d4:	str	x8, [x9, x11, lsl #3]
  4163d8:	ldur	x8, [x29, #-24]
  4163dc:	ldr	x9, [sp, #32]
  4163e0:	mul	x9, x10, x9
  4163e4:	add	x8, x8, x9
  4163e8:	ldr	x8, [x8, #8]
  4163ec:	ldur	x9, [x29, #-16]
  4163f0:	ldr	x9, [x9, #16]
  4163f4:	ldr	x10, [sp, #32]
  4163f8:	str	x8, [x9, x10, lsl #3]
  4163fc:	ldr	x8, [sp, #32]
  416400:	add	x8, x8, #0x1
  416404:	str	x8, [sp, #32]
  416408:	b	4163a4 <error@@Base+0x145e8>
  41640c:	ldr	x8, [sp, #32]
  416410:	ldur	x9, [x29, #-16]
  416414:	ldr	x9, [x9]
  416418:	cmp	x8, x9
  41641c:	b.cs	416454 <error@@Base+0x14698>  // b.hs, b.nlast
  416420:	ldur	x8, [x29, #-16]
  416424:	ldr	x8, [x8, #16]
  416428:	ldr	x9, [sp, #32]
  41642c:	mov	x10, #0xffffffffffffffff    	// #-1
  416430:	str	x10, [x8, x9, lsl #3]
  416434:	ldur	x8, [x29, #-16]
  416438:	ldr	x8, [x8, #8]
  41643c:	ldr	x9, [sp, #32]
  416440:	str	x10, [x8, x9, lsl #3]
  416444:	ldr	x8, [sp, #32]
  416448:	add	x8, x8, #0x1
  41644c:	str	x8, [sp, #32]
  416450:	b	41640c <error@@Base+0x14650>
  416454:	ldr	w8, [sp, #40]
  416458:	stur	w8, [x29, #-4]
  41645c:	ldur	w0, [x29, #-4]
  416460:	ldp	x29, x30, [sp, #80]
  416464:	add	sp, sp, #0x60
  416468:	ret
  41646c:	sub	sp, sp, #0x80
  416470:	stp	x29, x30, [sp, #112]
  416474:	add	x29, sp, #0x70
  416478:	mov	w8, #0x1                   	// #1
  41647c:	stur	x0, [x29, #-16]
  416480:	stur	x1, [x29, #-24]
  416484:	stur	x2, [x29, #-32]
  416488:	stur	x3, [x29, #-40]
  41648c:	stur	x4, [x29, #-48]
  416490:	and	w8, w5, w8
  416494:	sturb	w8, [x29, #-49]
  416498:	str	x6, [sp, #48]
  41649c:	ldur	x9, [x29, #-40]
  4164a0:	ldr	x10, [sp, #48]
  4164a4:	ldrsw	x10, [x10, #180]
  4164a8:	cmp	x9, x10
  4164ac:	b.ge	4164bc <error@@Base+0x14700>  // b.tcont
  4164b0:	ldr	x8, [sp, #48]
  4164b4:	ldrsw	x8, [x8, #180]
  4164b8:	stur	x8, [x29, #-40]
  4164bc:	ldur	x8, [x29, #-32]
  4164c0:	add	x8, x8, #0x1
  4164c4:	ldur	x9, [x29, #-40]
  4164c8:	cmp	x8, x9
  4164cc:	b.ge	4164e0 <error@@Base+0x14724>  // b.tcont
  4164d0:	ldur	x8, [x29, #-32]
  4164d4:	add	x8, x8, #0x1
  4164d8:	str	x8, [sp, #24]
  4164dc:	b	4164e8 <error@@Base+0x1472c>
  4164e0:	ldur	x8, [x29, #-40]
  4164e4:	str	x8, [sp, #24]
  4164e8:	ldr	x8, [sp, #24]
  4164ec:	str	x8, [sp, #32]
  4164f0:	ldur	x0, [x29, #-24]
  4164f4:	ldur	x1, [x29, #-32]
  4164f8:	ldur	x2, [x29, #-16]
  4164fc:	ldur	x3, [x29, #-48]
  416500:	ldurb	w9, [x29, #-49]
  416504:	ldr	x5, [sp, #48]
  416508:	and	w4, w9, #0x1
  41650c:	bl	40cbe0 <error@@Base+0xae24>
  416510:	ldur	x0, [x29, #-16]
  416514:	ldr	x1, [sp, #32]
  416518:	bl	40cce8 <error@@Base+0xaf2c>
  41651c:	str	w0, [sp, #44]
  416520:	ldr	w9, [sp, #44]
  416524:	cmp	w9, #0x0
  416528:	cset	w9, ne  // ne = any
  41652c:	and	w9, w9, #0x1
  416530:	mov	w1, w9
  416534:	sxtw	x8, w1
  416538:	cbz	x8, 416548 <error@@Base+0x1478c>
  41653c:	ldr	w8, [sp, #44]
  416540:	stur	w8, [x29, #-4]
  416544:	b	4165f8 <error@@Base+0x1483c>
  416548:	ldr	x8, [sp, #48]
  41654c:	add	x8, x8, #0xb8
  416550:	ldur	x9, [x29, #-16]
  416554:	str	x8, [x9, #128]
  416558:	ldr	x8, [sp, #48]
  41655c:	ldrb	w10, [x8, #176]
  416560:	mov	w11, #0x4                   	// #4
  416564:	lsr	w10, w10, w11
  416568:	and	w10, w10, #0x1
  41656c:	and	w10, w10, #0xff
  416570:	ldur	x8, [x29, #-16]
  416574:	strb	w10, [x8, #142]
  416578:	ldur	x8, [x29, #-16]
  41657c:	ldrb	w10, [x8, #139]
  416580:	cbz	w10, 416594 <error@@Base+0x147d8>
  416584:	ldur	x8, [x29, #-16]
  416588:	ldr	x8, [x8, #8]
  41658c:	str	x8, [sp, #16]
  416590:	b	41659c <error@@Base+0x147e0>
  416594:	ldur	x8, [x29, #-24]
  416598:	str	x8, [sp, #16]
  41659c:	ldr	x8, [sp, #16]
  4165a0:	ldur	x9, [x29, #-16]
  4165a4:	str	x8, [x9, #8]
  4165a8:	ldur	x8, [x29, #-16]
  4165ac:	ldrb	w10, [x8, #139]
  4165b0:	cbnz	w10, 4165c4 <error@@Base+0x14808>
  4165b4:	ldr	x8, [sp, #48]
  4165b8:	ldr	w9, [x8, #180]
  4165bc:	cmp	w9, #0x1
  4165c0:	b.le	4165d0 <error@@Base+0x14814>
  4165c4:	mov	x8, xzr
  4165c8:	str	x8, [sp, #8]
  4165cc:	b	4165d8 <error@@Base+0x1481c>
  4165d0:	ldur	x8, [x29, #-32]
  4165d4:	str	x8, [sp, #8]
  4165d8:	ldr	x8, [sp, #8]
  4165dc:	ldur	x9, [x29, #-16]
  4165e0:	str	x8, [x9, #48]
  4165e4:	ldur	x8, [x29, #-16]
  4165e8:	ldr	x8, [x8, #48]
  4165ec:	ldur	x9, [x29, #-16]
  4165f0:	str	x8, [x9, #56]
  4165f4:	stur	wzr, [x29, #-4]
  4165f8:	ldur	w0, [x29, #-4]
  4165fc:	ldp	x29, x30, [sp, #112]
  416600:	add	sp, sp, #0x80
  416604:	ret
  416608:	sub	sp, sp, #0x50
  41660c:	stp	x29, x30, [sp, #64]
  416610:	add	x29, sp, #0x40
  416614:	mov	x8, #0xffffffffffffffff    	// #-1
  416618:	stur	x0, [x29, #-16]
  41661c:	stur	w1, [x29, #-20]
  416620:	str	x2, [sp, #32]
  416624:	ldur	w9, [x29, #-20]
  416628:	ldur	x10, [x29, #-16]
  41662c:	str	w9, [x10, #160]
  416630:	ldur	x10, [x29, #-16]
  416634:	str	x8, [x10, #168]
  416638:	ldr	x8, [sp, #32]
  41663c:	cmp	x8, #0x0
  416640:	cset	w9, le
  416644:	tbnz	w9, #0, 416728 <error@@Base+0x1496c>
  416648:	mov	x8, #0x28                  	// #40
  41664c:	str	x8, [sp, #24]
  416650:	ldr	x8, [sp, #24]
  416654:	mov	x9, #0xffffffffffffffff    	// #-1
  416658:	udiv	x8, x9, x8
  41665c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  416660:	cmp	x9, x8
  416664:	b.cs	416674 <error@@Base+0x148b8>  // b.hs, b.nlast
  416668:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  41666c:	str	x8, [sp, #16]
  416670:	b	416684 <error@@Base+0x148c8>
  416674:	ldr	x8, [sp, #24]
  416678:	mov	x9, #0xffffffffffffffff    	// #-1
  41667c:	udiv	x8, x9, x8
  416680:	str	x8, [sp, #16]
  416684:	ldr	x8, [sp, #16]
  416688:	ldr	x9, [sp, #32]
  41668c:	cmp	x8, x9
  416690:	cset	w10, cc  // cc = lo, ul, last
  416694:	and	w10, w10, #0x1
  416698:	mov	w0, w10
  41669c:	sxtw	x8, w0
  4166a0:	cbz	x8, 4166b0 <error@@Base+0x148f4>
  4166a4:	mov	w8, #0xc                   	// #12
  4166a8:	stur	w8, [x29, #-4]
  4166ac:	b	416750 <error@@Base+0x14994>
  4166b0:	ldr	x8, [sp, #32]
  4166b4:	mov	x9, #0x28                  	// #40
  4166b8:	mul	x0, x8, x9
  4166bc:	bl	401890 <malloc@plt>
  4166c0:	ldur	x8, [x29, #-16]
  4166c4:	str	x0, [x8, #216]
  4166c8:	ldr	x8, [sp, #32]
  4166cc:	mov	x9, #0x8                   	// #8
  4166d0:	mul	x0, x8, x9
  4166d4:	bl	401890 <malloc@plt>
  4166d8:	ldur	x8, [x29, #-16]
  4166dc:	str	x0, [x8, #248]
  4166e0:	ldur	x8, [x29, #-16]
  4166e4:	ldr	x8, [x8, #216]
  4166e8:	mov	w10, #0x1                   	// #1
  4166ec:	str	w10, [sp, #12]
  4166f0:	cbz	x8, 416708 <error@@Base+0x1494c>
  4166f4:	ldur	x8, [x29, #-16]
  4166f8:	ldr	x8, [x8, #248]
  4166fc:	cmp	x8, #0x0
  416700:	cset	w9, eq  // eq = none
  416704:	str	w9, [sp, #12]
  416708:	ldr	w8, [sp, #12]
  41670c:	and	w8, w8, #0x1
  416710:	mov	w0, w8
  416714:	sxtw	x9, w0
  416718:	cbz	x9, 416728 <error@@Base+0x1496c>
  41671c:	mov	w8, #0xc                   	// #12
  416720:	stur	w8, [x29, #-4]
  416724:	b	416750 <error@@Base+0x14994>
  416728:	ldr	x8, [sp, #32]
  41672c:	ldur	x9, [x29, #-16]
  416730:	str	x8, [x9, #208]
  416734:	ldur	x8, [x29, #-16]
  416738:	mov	w10, #0x1                   	// #1
  41673c:	str	w10, [x8, #224]
  416740:	ldr	x8, [sp, #32]
  416744:	ldur	x9, [x29, #-16]
  416748:	str	x8, [x9, #240]
  41674c:	stur	wzr, [x29, #-4]
  416750:	ldur	w0, [x29, #-4]
  416754:	ldp	x29, x30, [sp, #64]
  416758:	add	sp, sp, #0x50
  41675c:	ret
  416760:	sub	sp, sp, #0xf0
  416764:	stp	x29, x30, [sp, #224]
  416768:	add	x29, sp, #0xe0
  41676c:	sub	x8, x29, #0x28
  416770:	str	x0, [x8, #24]
  416774:	str	x1, [x8, #16]
  416778:	stur	w2, [x29, #-28]
  41677c:	ldr	x9, [x8, #24]
  416780:	ldr	x9, [x9, #40]
  416784:	ldr	x10, [x8, #16]
  416788:	cmp	x9, x10
  41678c:	cset	w11, le
  416790:	and	w11, w11, #0x1
  416794:	mov	w0, w11
  416798:	sxtw	x9, w0
  41679c:	str	x8, [sp, #40]
  4167a0:	cbz	x9, 4167c0 <error@@Base+0x14a04>
  4167a4:	ldr	x8, [sp, #40]
  4167a8:	ldr	x9, [x8, #16]
  4167ac:	ldr	x10, [x8, #24]
  4167b0:	ldr	x10, [x10, #40]
  4167b4:	subs	x9, x9, x10
  4167b8:	str	x9, [x8]
  4167bc:	b	416870 <error@@Base+0x14ab4>
  4167c0:	ldr	x8, [sp, #40]
  4167c4:	ldr	x9, [x8, #24]
  4167c8:	ldr	w10, [x9, #144]
  4167cc:	cmp	w10, #0x1
  4167d0:	b.le	4167e0 <error@@Base+0x14a24>
  4167d4:	ldr	x8, [sp, #40]
  4167d8:	ldr	x9, [x8, #24]
  4167dc:	str	xzr, [x9, #32]
  4167e0:	ldr	x8, [sp, #40]
  4167e4:	ldr	x9, [x8, #24]
  4167e8:	ldr	x9, [x9, #80]
  4167ec:	ldr	x10, [x8, #24]
  4167f0:	str	x9, [x10, #88]
  4167f4:	ldr	x9, [x8, #24]
  4167f8:	ldr	x9, [x9, #96]
  4167fc:	ldr	x10, [x8, #24]
  416800:	str	x9, [x10, #104]
  416804:	ldr	x9, [x8, #24]
  416808:	str	xzr, [x9, #48]
  41680c:	ldr	x9, [x8, #24]
  416810:	str	xzr, [x9, #40]
  416814:	ldr	x9, [x8, #24]
  416818:	str	xzr, [x9, #56]
  41681c:	ldr	x9, [x8, #24]
  416820:	mov	w11, #0x0                   	// #0
  416824:	strb	w11, [x9, #140]
  416828:	ldur	w11, [x29, #-28]
  41682c:	mov	w12, #0x6                   	// #6
  416830:	mov	w13, #0x4                   	// #4
  416834:	tst	w11, #0x1
  416838:	csel	w11, w13, w12, ne  // ne = any
  41683c:	ldr	x9, [x8, #24]
  416840:	str	w11, [x9, #112]
  416844:	ldr	x9, [x8, #24]
  416848:	ldrb	w11, [x9, #139]
  41684c:	cbnz	w11, 416864 <error@@Base+0x14aa8>
  416850:	ldr	x8, [sp, #40]
  416854:	ldr	x9, [x8, #24]
  416858:	ldr	x9, [x9]
  41685c:	ldr	x10, [x8, #24]
  416860:	str	x9, [x10, #8]
  416864:	ldr	x8, [sp, #40]
  416868:	ldr	x9, [x8, #16]
  41686c:	str	x9, [x8]
  416870:	ldr	x8, [sp, #40]
  416874:	ldr	x9, [x8]
  416878:	cmp	x9, #0x0
  41687c:	cset	w10, ne  // ne = any
  416880:	and	w10, w10, #0x1
  416884:	mov	w0, w10
  416888:	sxtw	x9, w0
  41688c:	cbz	x9, 4172f8 <error@@Base+0x1553c>
  416890:	ldr	x8, [sp, #40]
  416894:	ldr	x9, [x8]
  416898:	ldr	x10, [x8, #24]
  41689c:	ldr	x10, [x10, #56]
  4168a0:	cmp	x9, x10
  4168a4:	cset	w11, lt  // lt = tstop
  4168a8:	and	w11, w11, #0x1
  4168ac:	mov	w0, w11
  4168b0:	sxtw	x9, w0
  4168b4:	cbz	x9, 416db0 <error@@Base+0x14ff4>
  4168b8:	ldr	x8, [sp, #40]
  4168bc:	ldr	x9, [x8, #24]
  4168c0:	ldrb	w10, [x9, #140]
  4168c4:	mov	w9, w10
  4168c8:	cbz	x9, 416cc8 <error@@Base+0x14f0c>
  4168cc:	stur	xzr, [x29, #-48]
  4168d0:	ldr	x8, [sp, #40]
  4168d4:	ldr	x9, [x8, #24]
  4168d8:	ldr	x9, [x9, #48]
  4168dc:	stur	x9, [x29, #-56]
  4168e0:	ldur	x8, [x29, #-56]
  4168e4:	ldur	x9, [x29, #-48]
  4168e8:	add	x8, x8, x9
  4168ec:	mov	x9, #0x2                   	// #2
  4168f0:	sdiv	x8, x8, x9
  4168f4:	stur	x8, [x29, #-64]
  4168f8:	ldr	x8, [sp, #40]
  4168fc:	ldr	x9, [x8, #24]
  416900:	ldr	x9, [x9, #24]
  416904:	ldur	x10, [x29, #-64]
  416908:	ldr	x9, [x9, x10, lsl #3]
  41690c:	ldr	x10, [x8]
  416910:	cmp	x9, x10
  416914:	b.le	416924 <error@@Base+0x14b68>
  416918:	ldur	x8, [x29, #-64]
  41691c:	stur	x8, [x29, #-56]
  416920:	b	416958 <error@@Base+0x14b9c>
  416924:	ldr	x8, [sp, #40]
  416928:	ldr	x9, [x8, #24]
  41692c:	ldr	x9, [x9, #24]
  416930:	ldur	x10, [x29, #-64]
  416934:	ldr	x9, [x9, x10, lsl #3]
  416938:	ldr	x10, [x8]
  41693c:	cmp	x9, x10
  416940:	b.ge	416954 <error@@Base+0x14b98>  // b.tcont
  416944:	ldur	x8, [x29, #-64]
  416948:	add	x8, x8, #0x1
  41694c:	stur	x8, [x29, #-48]
  416950:	b	416958 <error@@Base+0x14b9c>
  416954:	b	416968 <error@@Base+0x14bac>
  416958:	ldur	x8, [x29, #-48]
  41695c:	ldur	x9, [x29, #-56]
  416960:	cmp	x8, x9
  416964:	b.lt	4168e0 <error@@Base+0x14b24>  // b.tstop
  416968:	ldr	x8, [sp, #40]
  41696c:	ldr	x9, [x8, #24]
  416970:	ldr	x9, [x9, #24]
  416974:	ldur	x10, [x29, #-64]
  416978:	ldr	x9, [x9, x10, lsl #3]
  41697c:	ldr	x10, [x8]
  416980:	cmp	x9, x10
  416984:	b.ge	416994 <error@@Base+0x14bd8>  // b.tcont
  416988:	ldur	x8, [x29, #-64]
  41698c:	add	x8, x8, #0x1
  416990:	stur	x8, [x29, #-64]
  416994:	ldr	x8, [sp, #40]
  416998:	ldr	x0, [x8, #24]
  41699c:	ldur	x9, [x29, #-64]
  4169a0:	subs	x1, x9, #0x1
  4169a4:	ldur	w2, [x29, #-28]
  4169a8:	bl	418340 <error@@Base+0x16584>
  4169ac:	ldr	x8, [sp, #40]
  4169b0:	ldr	x9, [x8, #24]
  4169b4:	str	w0, [x9, #112]
  4169b8:	ldr	x9, [x8, #24]
  4169bc:	ldr	x9, [x9, #48]
  4169c0:	ldr	x10, [x8]
  4169c4:	cmp	x9, x10
  4169c8:	b.le	416b00 <error@@Base+0x14d44>
  4169cc:	ldur	x8, [x29, #-64]
  4169d0:	ldr	x9, [sp, #40]
  4169d4:	ldr	x10, [x9]
  4169d8:	cmp	x8, x10
  4169dc:	b.ne	416b00 <error@@Base+0x14d44>  // b.any
  4169e0:	ldr	x8, [sp, #40]
  4169e4:	ldr	x9, [x8, #24]
  4169e8:	ldr	x9, [x9, #24]
  4169ec:	ldur	x10, [x29, #-64]
  4169f0:	ldr	x9, [x9, x10, lsl #3]
  4169f4:	ldr	x10, [x8]
  4169f8:	cmp	x9, x10
  4169fc:	b.ne	416b00 <error@@Base+0x14d44>  // b.any
  416a00:	ldr	x8, [sp, #40]
  416a04:	ldr	x9, [x8, #24]
  416a08:	ldr	x0, [x9, #16]
  416a0c:	ldr	x9, [x8, #24]
  416a10:	ldr	x9, [x9, #16]
  416a14:	ldr	x10, [x8]
  416a18:	mov	x11, #0x4                   	// #4
  416a1c:	mul	x10, x11, x10
  416a20:	add	x1, x9, x10
  416a24:	ldr	x9, [x8, #24]
  416a28:	ldr	x9, [x9, #48]
  416a2c:	ldr	x10, [x8]
  416a30:	subs	x9, x9, x10
  416a34:	mov	x10, #0x4                   	// #4
  416a38:	mul	x2, x9, x10
  416a3c:	bl	401780 <memmove@plt>
  416a40:	ldr	x8, [sp, #40]
  416a44:	ldr	x9, [x8, #24]
  416a48:	ldr	x0, [x9, #8]
  416a4c:	ldr	x9, [x8, #24]
  416a50:	ldr	x9, [x9, #8]
  416a54:	ldr	x10, [x8]
  416a58:	add	x1, x9, x10
  416a5c:	ldr	x9, [x8, #24]
  416a60:	ldr	x9, [x9, #48]
  416a64:	ldr	x10, [x8]
  416a68:	subs	x2, x9, x10
  416a6c:	bl	401780 <memmove@plt>
  416a70:	ldr	x8, [sp, #40]
  416a74:	ldr	x9, [x8]
  416a78:	ldr	x10, [x8, #24]
  416a7c:	ldr	x11, [x10, #48]
  416a80:	subs	x9, x11, x9
  416a84:	str	x9, [x10, #48]
  416a88:	ldr	x9, [x8]
  416a8c:	ldr	x10, [x8, #24]
  416a90:	ldr	x11, [x10, #56]
  416a94:	subs	x9, x11, x9
  416a98:	str	x9, [x10, #56]
  416a9c:	stur	xzr, [x29, #-48]
  416aa0:	ldur	x8, [x29, #-48]
  416aa4:	ldr	x9, [sp, #40]
  416aa8:	ldr	x10, [x9, #24]
  416aac:	ldr	x10, [x10, #48]
  416ab0:	cmp	x8, x10
  416ab4:	b.ge	416afc <error@@Base+0x14d40>  // b.tcont
  416ab8:	ldr	x8, [sp, #40]
  416abc:	ldr	x9, [x8, #24]
  416ac0:	ldr	x9, [x9, #24]
  416ac4:	ldur	x10, [x29, #-48]
  416ac8:	ldr	x11, [x8]
  416acc:	add	x10, x10, x11
  416ad0:	ldr	x9, [x9, x10, lsl #3]
  416ad4:	ldr	x10, [x8]
  416ad8:	subs	x9, x9, x10
  416adc:	ldr	x10, [x8, #24]
  416ae0:	ldr	x10, [x10, #24]
  416ae4:	ldur	x11, [x29, #-48]
  416ae8:	str	x9, [x10, x11, lsl #3]
  416aec:	ldur	x8, [x29, #-48]
  416af0:	add	x8, x8, #0x1
  416af4:	stur	x8, [x29, #-48]
  416af8:	b	416aa0 <error@@Base+0x14ce4>
  416afc:	b	416cc4 <error@@Base+0x14f08>
  416b00:	ldr	x8, [sp, #40]
  416b04:	ldr	x9, [x8, #24]
  416b08:	ldr	x9, [x9, #80]
  416b0c:	ldr	x10, [x8, #16]
  416b10:	subs	x9, x9, x10
  416b14:	ldr	x10, [x8]
  416b18:	add	x9, x9, x10
  416b1c:	ldr	x10, [x8, #24]
  416b20:	str	x9, [x10, #88]
  416b24:	ldr	x9, [x8, #24]
  416b28:	ldr	x9, [x9, #96]
  416b2c:	ldr	x10, [x8, #16]
  416b30:	subs	x9, x9, x10
  416b34:	ldr	x10, [x8]
  416b38:	add	x9, x9, x10
  416b3c:	ldr	x10, [x8, #24]
  416b40:	str	x9, [x10, #104]
  416b44:	ldr	x9, [x8, #24]
  416b48:	mov	w11, #0x0                   	// #0
  416b4c:	strb	w11, [x9, #140]
  416b50:	ldur	x8, [x29, #-64]
  416b54:	cmp	x8, #0x0
  416b58:	cset	w9, le
  416b5c:	mov	w10, #0x0                   	// #0
  416b60:	str	w10, [sp, #36]
  416b64:	tbnz	w9, #0, 416b90 <error@@Base+0x14dd4>
  416b68:	ldr	x8, [sp, #40]
  416b6c:	ldr	x9, [x8, #24]
  416b70:	ldr	x9, [x9, #24]
  416b74:	ldur	x10, [x29, #-64]
  416b78:	subs	x10, x10, #0x1
  416b7c:	ldr	x9, [x9, x10, lsl #3]
  416b80:	ldr	x10, [x8]
  416b84:	cmp	x9, x10
  416b88:	cset	w11, eq  // eq = none
  416b8c:	str	w11, [sp, #36]
  416b90:	ldr	w8, [sp, #36]
  416b94:	tbnz	w8, #0, 416b9c <error@@Base+0x14de0>
  416b98:	b	416bac <error@@Base+0x14df0>
  416b9c:	ldur	x8, [x29, #-64]
  416ba0:	subs	x8, x8, #0x1
  416ba4:	stur	x8, [x29, #-64]
  416ba8:	b	416b50 <error@@Base+0x14d94>
  416bac:	ldur	x8, [x29, #-64]
  416bb0:	ldr	x9, [sp, #40]
  416bb4:	ldr	x10, [x9, #24]
  416bb8:	ldr	x10, [x10, #48]
  416bbc:	cmp	x8, x10
  416bc0:	b.ge	416bf8 <error@@Base+0x14e3c>  // b.tcont
  416bc4:	ldr	x8, [sp, #40]
  416bc8:	ldr	x9, [x8, #24]
  416bcc:	ldr	x9, [x9, #16]
  416bd0:	ldur	x10, [x29, #-64]
  416bd4:	ldr	w11, [x9, x10, lsl #2]
  416bd8:	mov	w12, #0xffffffff            	// #-1
  416bdc:	cmp	w11, w12
  416be0:	b.eq	416be8 <error@@Base+0x14e2c>  // b.none
  416be4:	b	416bf8 <error@@Base+0x14e3c>
  416be8:	ldur	x8, [x29, #-64]
  416bec:	add	x8, x8, #0x1
  416bf0:	stur	x8, [x29, #-64]
  416bf4:	b	416bac <error@@Base+0x14df0>
  416bf8:	ldur	x8, [x29, #-64]
  416bfc:	ldr	x9, [sp, #40]
  416c00:	ldr	x10, [x9, #24]
  416c04:	ldr	x10, [x10, #48]
  416c08:	cmp	x8, x10
  416c0c:	b.ne	416c20 <error@@Base+0x14e64>  // b.any
  416c10:	ldr	x8, [sp, #40]
  416c14:	ldr	x9, [x8, #24]
  416c18:	str	xzr, [x9, #48]
  416c1c:	b	416cb0 <error@@Base+0x14ef4>
  416c20:	ldr	x8, [sp, #40]
  416c24:	ldr	x9, [x8, #24]
  416c28:	ldr	x9, [x9, #24]
  416c2c:	ldur	x10, [x29, #-64]
  416c30:	ldr	x9, [x9, x10, lsl #3]
  416c34:	ldr	x10, [x8]
  416c38:	subs	x9, x9, x10
  416c3c:	ldr	x10, [x8, #24]
  416c40:	str	x9, [x10, #48]
  416c44:	ldr	x9, [x8, #24]
  416c48:	ldr	x9, [x9, #48]
  416c4c:	cbz	x9, 416cb0 <error@@Base+0x14ef4>
  416c50:	stur	xzr, [x29, #-48]
  416c54:	ldur	x8, [x29, #-48]
  416c58:	ldr	x9, [sp, #40]
  416c5c:	ldr	x10, [x9, #24]
  416c60:	ldr	x10, [x10, #48]
  416c64:	cmp	x8, x10
  416c68:	b.ge	416c94 <error@@Base+0x14ed8>  // b.tcont
  416c6c:	ldr	x8, [sp, #40]
  416c70:	ldr	x9, [x8, #24]
  416c74:	ldr	x9, [x9, #16]
  416c78:	ldur	x10, [x29, #-48]
  416c7c:	mov	w11, #0xffffffff            	// #-1
  416c80:	str	w11, [x9, x10, lsl #2]
  416c84:	ldur	x8, [x29, #-48]
  416c88:	add	x8, x8, #0x1
  416c8c:	stur	x8, [x29, #-48]
  416c90:	b	416c54 <error@@Base+0x14e98>
  416c94:	ldr	x8, [sp, #40]
  416c98:	ldr	x9, [x8, #24]
  416c9c:	ldr	x0, [x9, #8]
  416ca0:	ldr	x9, [x8, #24]
  416ca4:	ldr	x2, [x9, #48]
  416ca8:	mov	w1, #0xffffffff            	// #-1
  416cac:	bl	401920 <memset@plt>
  416cb0:	ldr	x8, [sp, #40]
  416cb4:	ldr	x9, [x8, #24]
  416cb8:	ldr	x9, [x9, #48]
  416cbc:	ldr	x10, [x8, #24]
  416cc0:	str	x9, [x10, #56]
  416cc4:	b	416dac <error@@Base+0x14ff0>
  416cc8:	ldr	x8, [sp, #40]
  416ccc:	ldr	x0, [x8, #24]
  416cd0:	ldr	x9, [x8]
  416cd4:	subs	x1, x9, #0x1
  416cd8:	ldur	w2, [x29, #-28]
  416cdc:	bl	418340 <error@@Base+0x16584>
  416ce0:	ldr	x8, [sp, #40]
  416ce4:	ldr	x9, [x8, #24]
  416ce8:	str	w0, [x9, #112]
  416cec:	ldr	x9, [x8, #24]
  416cf0:	ldr	w10, [x9, #144]
  416cf4:	cmp	w10, #0x1
  416cf8:	b.le	416d3c <error@@Base+0x14f80>
  416cfc:	ldr	x8, [sp, #40]
  416d00:	ldr	x9, [x8, #24]
  416d04:	ldr	x0, [x9, #16]
  416d08:	ldr	x9, [x8, #24]
  416d0c:	ldr	x9, [x9, #16]
  416d10:	ldr	x10, [x8]
  416d14:	mov	x11, #0x4                   	// #4
  416d18:	mul	x10, x11, x10
  416d1c:	add	x1, x9, x10
  416d20:	ldr	x9, [x8, #24]
  416d24:	ldr	x9, [x9, #48]
  416d28:	ldr	x10, [x8]
  416d2c:	subs	x9, x9, x10
  416d30:	mov	x10, #0x4                   	// #4
  416d34:	mul	x2, x9, x10
  416d38:	bl	401780 <memmove@plt>
  416d3c:	ldr	x8, [sp, #40]
  416d40:	ldr	x9, [x8, #24]
  416d44:	ldrb	w10, [x9, #139]
  416d48:	mov	w9, w10
  416d4c:	cbz	x9, 416d80 <error@@Base+0x14fc4>
  416d50:	ldr	x8, [sp, #40]
  416d54:	ldr	x9, [x8, #24]
  416d58:	ldr	x0, [x9, #8]
  416d5c:	ldr	x9, [x8, #24]
  416d60:	ldr	x9, [x9, #8]
  416d64:	ldr	x10, [x8]
  416d68:	add	x1, x9, x10
  416d6c:	ldr	x9, [x8, #24]
  416d70:	ldr	x9, [x9, #48]
  416d74:	ldr	x10, [x8]
  416d78:	subs	x2, x9, x10
  416d7c:	bl	401780 <memmove@plt>
  416d80:	ldr	x8, [sp, #40]
  416d84:	ldr	x9, [x8]
  416d88:	ldr	x10, [x8, #24]
  416d8c:	ldr	x11, [x10, #48]
  416d90:	subs	x9, x11, x9
  416d94:	str	x9, [x10, #48]
  416d98:	ldr	x9, [x8]
  416d9c:	ldr	x10, [x8, #24]
  416da0:	ldr	x11, [x10, #56]
  416da4:	subs	x9, x11, x9
  416da8:	str	x9, [x10, #56]
  416dac:	b	4172cc <error@@Base+0x15510>
  416db0:	ldr	x8, [sp, #40]
  416db4:	ldr	x9, [x8, #24]
  416db8:	ldr	x9, [x9, #48]
  416dbc:	stur	x9, [x29, #-72]
  416dc0:	ldr	x9, [x8, #24]
  416dc4:	ldrb	w10, [x9, #140]
  416dc8:	mov	w9, w10
  416dcc:	cbz	x9, 416e20 <error@@Base+0x15064>
  416dd0:	ldr	x8, [sp, #40]
  416dd4:	ldr	x9, [x8, #24]
  416dd8:	ldr	x9, [x9, #80]
  416ddc:	ldr	x10, [x8, #16]
  416de0:	subs	x9, x9, x10
  416de4:	ldr	x10, [x8]
  416de8:	add	x9, x9, x10
  416dec:	ldr	x10, [x8, #24]
  416df0:	str	x9, [x10, #88]
  416df4:	ldr	x9, [x8, #24]
  416df8:	ldr	x9, [x9, #96]
  416dfc:	ldr	x10, [x8, #16]
  416e00:	subs	x9, x9, x10
  416e04:	ldr	x10, [x8]
  416e08:	add	x9, x9, x10
  416e0c:	ldr	x10, [x8, #24]
  416e10:	str	x9, [x10, #104]
  416e14:	ldr	x9, [x8, #24]
  416e18:	mov	w11, #0x0                   	// #0
  416e1c:	strb	w11, [x9, #140]
  416e20:	ldr	x8, [sp, #40]
  416e24:	ldr	x9, [x8, #24]
  416e28:	str	xzr, [x9, #48]
  416e2c:	ldr	x9, [x8, #24]
  416e30:	ldr	w10, [x9, #144]
  416e34:	cmp	w10, #0x1
  416e38:	b.le	4171fc <error@@Base+0x15440>
  416e3c:	mov	w8, #0xffffffff            	// #-1
  416e40:	stur	w8, [x29, #-84]
  416e44:	ldr	x9, [sp, #40]
  416e48:	ldr	x10, [x9, #24]
  416e4c:	ldrb	w8, [x10, #137]
  416e50:	cbz	w8, 417058 <error@@Base+0x1529c>
  416e54:	ldr	x8, [sp, #40]
  416e58:	ldr	x9, [x8, #24]
  416e5c:	ldr	x9, [x9]
  416e60:	ldr	x10, [x8, #24]
  416e64:	ldr	x10, [x10, #40]
  416e68:	add	x9, x9, x10
  416e6c:	stur	x9, [x29, #-96]
  416e70:	ldur	x9, [x29, #-96]
  416e74:	ldr	x10, [x8]
  416e78:	ldr	x11, [x8, #24]
  416e7c:	ldrsw	x11, [x11, #144]
  416e80:	subs	x10, x10, x11
  416e84:	add	x9, x9, x10
  416e88:	str	x9, [sp, #112]
  416e8c:	ldr	x9, [sp, #112]
  416e90:	ldr	x10, [x8, #24]
  416e94:	ldr	x10, [x10]
  416e98:	cmp	x9, x10
  416e9c:	b.cs	416eb0 <error@@Base+0x150f4>  // b.hs, b.nlast
  416ea0:	ldr	x8, [sp, #40]
  416ea4:	ldr	x9, [x8, #24]
  416ea8:	ldr	x9, [x9]
  416eac:	str	x9, [sp, #112]
  416eb0:	ldur	x8, [x29, #-96]
  416eb4:	ldr	x9, [sp, #40]
  416eb8:	ldr	x10, [x9]
  416ebc:	add	x8, x8, x10
  416ec0:	mov	x10, #0xffffffffffffffff    	// #-1
  416ec4:	add	x8, x8, x10
  416ec8:	stur	x8, [x29, #-104]
  416ecc:	ldur	x8, [x29, #-104]
  416ed0:	ldr	x9, [sp, #112]
  416ed4:	cmp	x8, x9
  416ed8:	b.cc	417058 <error@@Base+0x1529c>  // b.lo, b.ul, b.last
  416edc:	ldur	x8, [x29, #-104]
  416ee0:	ldrb	w9, [x8]
  416ee4:	and	w9, w9, #0xc0
  416ee8:	cmp	w9, #0x80
  416eec:	b.eq	417044 <error@@Base+0x15288>  // b.none
  416ef0:	ldur	x8, [x29, #-96]
  416ef4:	ldr	x9, [sp, #40]
  416ef8:	ldr	x10, [x9, #24]
  416efc:	ldr	x10, [x10, #88]
  416f00:	add	x8, x8, x10
  416f04:	ldur	x10, [x29, #-104]
  416f08:	subs	x8, x8, x10
  416f0c:	str	x8, [sp, #88]
  416f10:	ldur	x8, [x29, #-104]
  416f14:	str	x8, [sp, #64]
  416f18:	ldr	x8, [x9, #24]
  416f1c:	ldr	x8, [x8, #120]
  416f20:	cmp	x8, #0x0
  416f24:	cset	w11, ne  // ne = any
  416f28:	and	w11, w11, #0x1
  416f2c:	mov	w0, w11
  416f30:	sxtw	x8, w0
  416f34:	cbz	x8, 416fb8 <error@@Base+0x151fc>
  416f38:	ldr	x8, [sp, #88]
  416f3c:	cmp	x8, #0x6
  416f40:	b.ge	416f50 <error@@Base+0x15194>  // b.tcont
  416f44:	ldr	x8, [sp, #88]
  416f48:	str	x8, [sp, #24]
  416f4c:	b	416f58 <error@@Base+0x1519c>
  416f50:	mov	x8, #0x6                   	// #6
  416f54:	str	x8, [sp, #24]
  416f58:	ldr	x8, [sp, #24]
  416f5c:	str	w8, [sp, #60]
  416f60:	ldr	w8, [sp, #60]
  416f64:	subs	w8, w8, #0x1
  416f68:	str	w8, [sp, #60]
  416f6c:	cmp	w8, #0x0
  416f70:	cset	w8, lt  // lt = tstop
  416f74:	tbnz	w8, #0, 416fb0 <error@@Base+0x151f4>
  416f78:	ldr	x8, [sp, #40]
  416f7c:	ldr	x9, [x8, #24]
  416f80:	ldr	x9, [x9, #120]
  416f84:	ldur	x10, [x29, #-104]
  416f88:	ldrsw	x11, [sp, #60]
  416f8c:	ldrb	w12, [x10, x11]
  416f90:	mov	w10, w12
  416f94:	add	x9, x9, x10
  416f98:	ldrb	w12, [x9]
  416f9c:	ldrsw	x9, [sp, #60]
  416fa0:	add	x10, sp, #0x52
  416fa4:	add	x9, x10, x9
  416fa8:	strb	w12, [x9]
  416fac:	b	416f60 <error@@Base+0x151a4>
  416fb0:	add	x8, sp, #0x52
  416fb4:	str	x8, [sp, #64]
  416fb8:	add	x3, sp, #0x68
  416fbc:	str	xzr, [sp, #104]
  416fc0:	ldr	x1, [sp, #64]
  416fc4:	ldr	x2, [sp, #88]
  416fc8:	add	x0, sp, #0x64
  416fcc:	bl	4088a0 <error@@Base+0x6ae4>
  416fd0:	str	x0, [sp, #72]
  416fd4:	ldur	x8, [x29, #-96]
  416fd8:	ldr	x9, [sp, #40]
  416fdc:	ldr	x10, [x9]
  416fe0:	add	x8, x8, x10
  416fe4:	ldur	x10, [x29, #-104]
  416fe8:	subs	x8, x8, x10
  416fec:	ldr	x10, [sp, #72]
  416ff0:	cmp	x8, x10
  416ff4:	b.hi	417040 <error@@Base+0x15284>  // b.pmore
  416ff8:	ldr	x8, [sp, #72]
  416ffc:	mov	x9, #0xfffffffffffffffe    	// #-2
  417000:	cmp	x8, x9
  417004:	b.cs	417040 <error@@Base+0x15284>  // b.hs, b.nlast
  417008:	ldr	x8, [sp, #40]
  41700c:	ldr	x9, [x8, #24]
  417010:	str	xzr, [x9, #32]
  417014:	ldr	x9, [sp, #72]
  417018:	ldur	x10, [x29, #-96]
  41701c:	ldr	x11, [x8]
  417020:	add	x10, x10, x11
  417024:	ldur	x11, [x29, #-104]
  417028:	subs	x10, x10, x11
  41702c:	subs	x9, x9, x10
  417030:	ldr	x10, [x8, #24]
  417034:	str	x9, [x10, #48]
  417038:	ldr	w12, [sp, #100]
  41703c:	stur	w12, [x29, #-84]
  417040:	b	417058 <error@@Base+0x1529c>
  417044:	ldur	x8, [x29, #-104]
  417048:	mov	x9, #0xffffffffffffffff    	// #-1
  41704c:	add	x8, x8, x9
  417050:	stur	x8, [x29, #-104]
  417054:	b	416ecc <error@@Base+0x15110>
  417058:	ldur	w8, [x29, #-84]
  41705c:	mov	w9, #0xffffffff            	// #-1
  417060:	cmp	w8, w9
  417064:	b.ne	417090 <error@@Base+0x152d4>  // b.any
  417068:	ldr	x8, [sp, #40]
  41706c:	ldr	x0, [x8, #24]
  417070:	ldr	x1, [x8, #16]
  417074:	sub	x2, x29, #0x54
  417078:	bl	41854c <error@@Base+0x16790>
  41707c:	ldr	x8, [sp, #40]
  417080:	ldr	x9, [x8, #16]
  417084:	subs	x9, x0, x9
  417088:	ldr	x10, [x8, #24]
  41708c:	str	x9, [x10, #48]
  417090:	ldur	w8, [x29, #-84]
  417094:	mov	w9, #0xffffffff            	// #-1
  417098:	cmp	w8, w9
  41709c:	b.ne	4170c8 <error@@Base+0x1530c>  // b.any
  4170a0:	ldr	x8, [sp, #40]
  4170a4:	ldr	x0, [x8, #24]
  4170a8:	ldur	x9, [x29, #-72]
  4170ac:	subs	x1, x9, #0x1
  4170b0:	ldur	w2, [x29, #-28]
  4170b4:	bl	418340 <error@@Base+0x16584>
  4170b8:	ldr	x8, [sp, #40]
  4170bc:	ldr	x9, [x8, #24]
  4170c0:	str	w0, [x9, #112]
  4170c4:	b	417164 <error@@Base+0x153a8>
  4170c8:	ldr	x8, [sp, #40]
  4170cc:	ldr	x9, [x8, #24]
  4170d0:	ldrb	w10, [x9, #142]
  4170d4:	cmp	w10, #0x0
  4170d8:	cset	w10, ne  // ne = any
  4170dc:	and	w10, w10, #0x1
  4170e0:	mov	w0, w10
  4170e4:	sxtw	x9, w0
  4170e8:	cbz	x9, 417110 <error@@Base+0x15354>
  4170ec:	ldur	w0, [x29, #-84]
  4170f0:	bl	401b10 <iswalnum@plt>
  4170f4:	cbnz	w0, 417104 <error@@Base+0x15348>
  4170f8:	ldur	w8, [x29, #-84]
  4170fc:	cmp	w8, #0x5f
  417100:	b.ne	417110 <error@@Base+0x15354>  // b.any
  417104:	mov	w8, #0x1                   	// #1
  417108:	str	w8, [sp, #20]
  41710c:	b	417154 <error@@Base+0x15398>
  417110:	ldur	w8, [x29, #-84]
  417114:	mov	w9, #0x0                   	// #0
  417118:	cmp	w8, #0xa
  41711c:	str	w9, [sp, #16]
  417120:	b.ne	41713c <error@@Base+0x15380>  // b.any
  417124:	ldr	x8, [sp, #40]
  417128:	ldr	x9, [x8, #24]
  41712c:	ldrb	w10, [x9, #141]
  417130:	cmp	w10, #0x0
  417134:	cset	w10, ne  // ne = any
  417138:	str	w10, [sp, #16]
  41713c:	ldr	w8, [sp, #16]
  417140:	mov	w9, #0x2                   	// #2
  417144:	mov	w10, wzr
  417148:	tst	w8, #0x1
  41714c:	csel	w8, w9, w10, ne  // ne = any
  417150:	str	w8, [sp, #20]
  417154:	ldr	w8, [sp, #20]
  417158:	ldr	x9, [sp, #40]
  41715c:	ldr	x10, [x9, #24]
  417160:	str	w8, [x10, #112]
  417164:	ldr	x8, [sp, #40]
  417168:	ldr	x9, [x8, #24]
  41716c:	ldr	x9, [x9, #48]
  417170:	cbz	x9, 4171e4 <error@@Base+0x15428>
  417174:	stur	xzr, [x29, #-80]
  417178:	ldur	x8, [x29, #-80]
  41717c:	ldr	x9, [sp, #40]
  417180:	ldr	x10, [x9, #24]
  417184:	ldr	x10, [x10, #48]
  417188:	cmp	x8, x10
  41718c:	b.ge	4171b8 <error@@Base+0x153fc>  // b.tcont
  417190:	ldr	x8, [sp, #40]
  417194:	ldr	x9, [x8, #24]
  417198:	ldr	x9, [x9, #16]
  41719c:	ldur	x10, [x29, #-80]
  4171a0:	mov	w11, #0xffffffff            	// #-1
  4171a4:	str	w11, [x9, x10, lsl #2]
  4171a8:	ldur	x8, [x29, #-80]
  4171ac:	add	x8, x8, #0x1
  4171b0:	stur	x8, [x29, #-80]
  4171b4:	b	417178 <error@@Base+0x153bc>
  4171b8:	ldr	x8, [sp, #40]
  4171bc:	ldr	x9, [x8, #24]
  4171c0:	ldrb	w10, [x9, #139]
  4171c4:	cbz	w10, 4171e4 <error@@Base+0x15428>
  4171c8:	ldr	x8, [sp, #40]
  4171cc:	ldr	x9, [x8, #24]
  4171d0:	ldr	x0, [x9, #8]
  4171d4:	ldr	x9, [x8, #24]
  4171d8:	ldr	x2, [x9, #48]
  4171dc:	mov	w1, #0xffffffff            	// #-1
  4171e0:	bl	401920 <memset@plt>
  4171e4:	ldr	x8, [sp, #40]
  4171e8:	ldr	x9, [x8, #24]
  4171ec:	ldr	x9, [x9, #48]
  4171f0:	ldr	x10, [x8, #24]
  4171f4:	str	x9, [x10, #56]
  4171f8:	b	4172cc <error@@Base+0x15510>
  4171fc:	ldr	x8, [sp, #40]
  417200:	ldr	x9, [x8, #24]
  417204:	ldr	x9, [x9]
  417208:	ldr	x10, [x8, #24]
  41720c:	ldr	x10, [x10, #40]
  417210:	ldr	x11, [x8]
  417214:	add	x10, x10, x11
  417218:	subs	x10, x10, #0x1
  41721c:	ldrb	w12, [x9, x10]
  417220:	str	w12, [sp, #56]
  417224:	ldr	x9, [x8, #24]
  417228:	str	xzr, [x9, #56]
  41722c:	ldr	x9, [x8, #24]
  417230:	ldr	x9, [x9, #120]
  417234:	cbz	x9, 417250 <error@@Base+0x15494>
  417238:	ldr	x8, [sp, #40]
  41723c:	ldr	x9, [x8, #24]
  417240:	ldr	x9, [x9, #120]
  417244:	ldrsw	x10, [sp, #56]
  417248:	ldrb	w11, [x9, x10]
  41724c:	str	w11, [sp, #56]
  417250:	ldr	x8, [sp, #40]
  417254:	ldr	x9, [x8, #24]
  417258:	ldr	x0, [x9, #128]
  41725c:	ldrsw	x1, [sp, #56]
  417260:	bl	4186ac <error@@Base+0x168f0>
  417264:	tbnz	w0, #0, 41726c <error@@Base+0x154b0>
  417268:	b	417278 <error@@Base+0x154bc>
  41726c:	mov	w8, #0x1                   	// #1
  417270:	str	w8, [sp, #12]
  417274:	b	4172bc <error@@Base+0x15500>
  417278:	ldr	w8, [sp, #56]
  41727c:	mov	w9, #0x0                   	// #0
  417280:	cmp	w8, #0xa
  417284:	str	w9, [sp, #8]
  417288:	b.ne	4172a4 <error@@Base+0x154e8>  // b.any
  41728c:	ldr	x8, [sp, #40]
  417290:	ldr	x9, [x8, #24]
  417294:	ldrb	w10, [x9, #141]
  417298:	cmp	w10, #0x0
  41729c:	cset	w10, ne  // ne = any
  4172a0:	str	w10, [sp, #8]
  4172a4:	ldr	w8, [sp, #8]
  4172a8:	mov	w9, #0x2                   	// #2
  4172ac:	mov	w10, wzr
  4172b0:	tst	w8, #0x1
  4172b4:	csel	w8, w9, w10, ne  // ne = any
  4172b8:	str	w8, [sp, #12]
  4172bc:	ldr	w8, [sp, #12]
  4172c0:	ldr	x9, [sp, #40]
  4172c4:	ldr	x10, [x9, #24]
  4172c8:	str	w8, [x10, #112]
  4172cc:	ldr	x8, [sp, #40]
  4172d0:	ldr	x9, [x8, #24]
  4172d4:	ldrb	w10, [x9, #139]
  4172d8:	mov	w9, w10
  4172dc:	cbnz	x9, 4172f8 <error@@Base+0x1553c>
  4172e0:	ldr	x8, [sp, #40]
  4172e4:	ldr	x9, [x8]
  4172e8:	ldr	x10, [x8, #24]
  4172ec:	ldr	x11, [x10, #8]
  4172f0:	add	x9, x11, x9
  4172f4:	str	x9, [x10, #8]
  4172f8:	ldr	x8, [sp, #40]
  4172fc:	ldr	x9, [x8, #16]
  417300:	ldr	x10, [x8, #24]
  417304:	str	x9, [x10, #40]
  417308:	ldr	x9, [x8]
  41730c:	ldr	x10, [x8, #24]
  417310:	ldr	x11, [x10, #88]
  417314:	subs	x9, x11, x9
  417318:	str	x9, [x10, #88]
  41731c:	ldr	x9, [x8]
  417320:	ldr	x10, [x8, #24]
  417324:	ldr	x11, [x10, #104]
  417328:	subs	x9, x11, x9
  41732c:	str	x9, [x10, #104]
  417330:	ldr	x9, [x8, #24]
  417334:	ldr	w12, [x9, #144]
  417338:	cmp	w12, #0x1
  41733c:	b.le	41739c <error@@Base+0x155e0>
  417340:	ldr	x8, [sp, #40]
  417344:	ldr	x9, [x8, #24]
  417348:	ldrb	w10, [x9, #136]
  41734c:	cbz	w10, 41738c <error@@Base+0x155d0>
  417350:	ldr	x8, [sp, #40]
  417354:	ldr	x0, [x8, #24]
  417358:	bl	40ce68 <error@@Base+0xb0ac>
  41735c:	str	w0, [sp, #52]
  417360:	ldr	w9, [sp, #52]
  417364:	cmp	w9, #0x0
  417368:	cset	w9, ne  // ne = any
  41736c:	and	w9, w9, #0x1
  417370:	mov	w1, w9
  417374:	sxtw	x8, w1
  417378:	cbz	x8, 417388 <error@@Base+0x155cc>
  41737c:	ldr	w8, [sp, #52]
  417380:	stur	w8, [x29, #-4]
  417384:	b	417414 <error@@Base+0x15658>
  417388:	b	417398 <error@@Base+0x155dc>
  41738c:	ldr	x8, [sp, #40]
  417390:	ldr	x0, [x8, #24]
  417394:	bl	40db60 <error@@Base+0xbda4>
  417398:	b	417404 <error@@Base+0x15648>
  41739c:	ldr	x8, [sp, #40]
  4173a0:	ldr	x9, [x8, #24]
  4173a4:	ldrb	w10, [x9, #139]
  4173a8:	mov	w9, w10
  4173ac:	cbz	x9, 4173f0 <error@@Base+0x15634>
  4173b0:	ldr	x8, [sp, #40]
  4173b4:	ldr	x9, [x8, #24]
  4173b8:	ldrb	w10, [x9, #136]
  4173bc:	cbz	w10, 4173d0 <error@@Base+0x15614>
  4173c0:	ldr	x8, [sp, #40]
  4173c4:	ldr	x0, [x8, #24]
  4173c8:	bl	40da54 <error@@Base+0xbc98>
  4173cc:	b	4173ec <error@@Base+0x15630>
  4173d0:	ldr	x8, [sp, #40]
  4173d4:	ldr	x9, [x8, #24]
  4173d8:	ldr	x9, [x9, #120]
  4173dc:	cbz	x9, 4173ec <error@@Base+0x15630>
  4173e0:	ldr	x8, [sp, #40]
  4173e4:	ldr	x0, [x8, #24]
  4173e8:	bl	40dea4 <error@@Base+0xc0e8>
  4173ec:	b	417404 <error@@Base+0x15648>
  4173f0:	ldr	x8, [sp, #40]
  4173f4:	ldr	x9, [x8, #24]
  4173f8:	ldr	x9, [x9, #88]
  4173fc:	ldr	x10, [x8, #24]
  417400:	str	x9, [x10, #48]
  417404:	ldr	x8, [sp, #40]
  417408:	ldr	x9, [x8, #24]
  41740c:	str	xzr, [x9, #72]
  417410:	stur	wzr, [x29, #-4]
  417414:	ldur	w0, [x29, #-4]
  417418:	ldp	x29, x30, [sp, #224]
  41741c:	add	sp, sp, #0xf0
  417420:	ret
  417424:	sub	sp, sp, #0xb0
  417428:	stp	x29, x30, [sp, #160]
  41742c:	add	x29, sp, #0xa0
  417430:	mov	x8, #0xffffffffffffffff    	// #-1
  417434:	mov	w9, #0x1                   	// #1
  417438:	add	x10, sp, #0x44
  41743c:	stur	x0, [x29, #-64]
  417440:	and	w11, w1, w9
  417444:	sturb	w11, [x29, #-65]
  417448:	str	x2, [sp, #80]
  41744c:	ldur	x12, [x29, #-64]
  417450:	ldr	x12, [x12, #152]
  417454:	str	x12, [sp, #72]
  417458:	str	xzr, [sp, #56]
  41745c:	str	x8, [sp, #48]
  417460:	ldur	x8, [x29, #-64]
  417464:	ldr	x8, [x8, #72]
  417468:	str	x8, [sp, #40]
  41746c:	ldr	x8, [sp, #80]
  417470:	cmp	x8, #0x0
  417474:	cset	w11, ne  // ne = any
  417478:	and	w9, w11, w9
  41747c:	strb	w9, [sp, #31]
  417480:	ldr	x8, [sp, #40]
  417484:	str	x8, [sp, #16]
  417488:	str	wzr, [sp, #68]
  41748c:	ldur	x8, [x29, #-64]
  417490:	ldr	x12, [sp, #40]
  417494:	stur	x10, [x29, #-16]
  417498:	stur	x8, [x29, #-24]
  41749c:	stur	x12, [x29, #-32]
  4174a0:	ldur	x8, [x29, #-24]
  4174a4:	ldr	x8, [x8, #152]
  4174a8:	stur	x8, [x29, #-40]
  4174ac:	ldur	x8, [x29, #-40]
  4174b0:	ldr	x8, [x8, #72]
  4174b4:	ldrb	w9, [x8, #104]
  4174b8:	mov	w11, #0x7                   	// #7
  4174bc:	lsr	w9, w9, w11
  4174c0:	and	w9, w9, #0xff
  4174c4:	cbz	w9, 41759c <error@@Base+0x157e0>
  4174c8:	ldur	x0, [x29, #-24]
  4174cc:	ldur	x8, [x29, #-32]
  4174d0:	subs	x1, x8, #0x1
  4174d4:	ldur	x8, [x29, #-24]
  4174d8:	ldr	w2, [x8, #160]
  4174dc:	bl	418340 <error@@Base+0x16584>
  4174e0:	stur	w0, [x29, #-44]
  4174e4:	ldur	w9, [x29, #-44]
  4174e8:	and	w9, w9, #0x1
  4174ec:	cbz	w9, 417500 <error@@Base+0x15744>
  4174f0:	ldur	x8, [x29, #-40]
  4174f4:	ldr	x8, [x8, #80]
  4174f8:	stur	x8, [x29, #-8]
  4174fc:	b	4175a8 <error@@Base+0x157ec>
  417500:	ldur	w8, [x29, #-44]
  417504:	cbnz	w8, 417518 <error@@Base+0x1575c>
  417508:	ldur	x8, [x29, #-40]
  41750c:	ldr	x8, [x8, #72]
  417510:	stur	x8, [x29, #-8]
  417514:	b	4175a8 <error@@Base+0x157ec>
  417518:	ldur	w8, [x29, #-44]
  41751c:	and	w8, w8, #0x4
  417520:	cbz	w8, 417540 <error@@Base+0x15784>
  417524:	ldur	w8, [x29, #-44]
  417528:	and	w8, w8, #0x2
  41752c:	cbz	w8, 417540 <error@@Base+0x15784>
  417530:	ldur	x8, [x29, #-40]
  417534:	ldr	x8, [x8, #96]
  417538:	stur	x8, [x29, #-8]
  41753c:	b	4175a8 <error@@Base+0x157ec>
  417540:	ldur	w8, [x29, #-44]
  417544:	and	w8, w8, #0x2
  417548:	cbz	w8, 41755c <error@@Base+0x157a0>
  41754c:	ldur	x8, [x29, #-40]
  417550:	ldr	x8, [x8, #88]
  417554:	stur	x8, [x29, #-8]
  417558:	b	4175a8 <error@@Base+0x157ec>
  41755c:	ldur	w8, [x29, #-44]
  417560:	and	w8, w8, #0x4
  417564:	cbz	w8, 41758c <error@@Base+0x157d0>
  417568:	ldur	x0, [x29, #-16]
  41756c:	ldur	x1, [x29, #-40]
  417570:	ldur	x8, [x29, #-40]
  417574:	ldr	x8, [x8, #72]
  417578:	ldr	x2, [x8, #80]
  41757c:	ldur	w3, [x29, #-44]
  417580:	bl	4158fc <error@@Base+0x13b40>
  417584:	stur	x0, [x29, #-8]
  417588:	b	4175a8 <error@@Base+0x157ec>
  41758c:	ldur	x8, [x29, #-40]
  417590:	ldr	x8, [x8, #72]
  417594:	stur	x8, [x29, #-8]
  417598:	b	4175a8 <error@@Base+0x157ec>
  41759c:	ldur	x8, [x29, #-40]
  4175a0:	ldr	x8, [x8, #72]
  4175a4:	stur	x8, [x29, #-8]
  4175a8:	ldur	x8, [x29, #-8]
  4175ac:	str	x8, [sp, #32]
  4175b0:	ldr	x8, [sp, #32]
  4175b4:	cmp	x8, #0x0
  4175b8:	cset	w9, eq  // eq = none
  4175bc:	and	w9, w9, #0x1
  4175c0:	mov	w0, w9
  4175c4:	sxtw	x8, w0
  4175c8:	cbz	x8, 417608 <error@@Base+0x1584c>
  4175cc:	ldr	w8, [sp, #68]
  4175d0:	cmp	w8, #0xc
  4175d4:	b.ne	4175dc <error@@Base+0x15820>  // b.any
  4175d8:	b	4175fc <error@@Base+0x15840>
  4175dc:	adrp	x0, 422000 <error@@Base+0x20244>
  4175e0:	add	x0, x0, #0xbac
  4175e4:	adrp	x1, 422000 <error@@Base+0x20244>
  4175e8:	add	x1, x1, #0xaa9
  4175ec:	mov	w2, #0x435                 	// #1077
  4175f0:	adrp	x3, 422000 <error@@Base+0x20244>
  4175f4:	add	x3, x3, #0xbbe
  4175f8:	bl	401b70 <__assert_fail@plt>
  4175fc:	mov	x8, #0xfffffffffffffffe    	// #-2
  417600:	stur	x8, [x29, #-56]
  417604:	b	4179e4 <error@@Base+0x15c28>
  417608:	ldur	x8, [x29, #-64]
  41760c:	ldr	x8, [x8, #184]
  417610:	cbz	x8, 4176e4 <error@@Base+0x15928>
  417614:	ldr	x8, [sp, #32]
  417618:	ldur	x9, [x29, #-64]
  41761c:	ldr	x9, [x9, #184]
  417620:	ldr	x10, [sp, #40]
  417624:	mov	x11, #0x8                   	// #8
  417628:	mul	x10, x11, x10
  41762c:	add	x9, x9, x10
  417630:	str	x8, [x9]
  417634:	ldr	x8, [sp, #72]
  417638:	ldr	x8, [x8, #152]
  41763c:	cbz	x8, 4176e4 <error@@Base+0x15928>
  417640:	mov	w8, #0x0                   	// #0
  417644:	strb	w8, [sp, #31]
  417648:	ldur	x0, [x29, #-64]
  41764c:	ldr	x9, [sp, #32]
  417650:	add	x1, x9, #0x8
  417654:	mov	x9, xzr
  417658:	mov	x2, x9
  41765c:	bl	4186f4 <error@@Base+0x16938>
  417660:	str	w0, [sp, #68]
  417664:	ldr	w8, [sp, #68]
  417668:	cmp	w8, #0x0
  41766c:	cset	w8, ne  // ne = any
  417670:	and	w8, w8, #0x1
  417674:	mov	w1, w8
  417678:	sxtw	x9, w1
  41767c:	cbz	x9, 41768c <error@@Base+0x158d0>
  417680:	ldrsw	x8, [sp, #68]
  417684:	stur	x8, [x29, #-56]
  417688:	b	4179e4 <error@@Base+0x15c28>
  41768c:	ldr	x8, [sp, #32]
  417690:	ldrb	w9, [x8, #104]
  417694:	mov	w10, #0x6                   	// #6
  417698:	lsr	w9, w9, w10
  41769c:	and	w9, w9, #0x1
  4176a0:	and	w9, w9, #0xff
  4176a4:	cbz	w9, 4176e4 <error@@Base+0x15928>
  4176a8:	ldur	x0, [x29, #-64]
  4176ac:	ldr	x8, [sp, #32]
  4176b0:	add	x1, x8, #0x8
  4176b4:	bl	41881c <error@@Base+0x16a60>
  4176b8:	str	w0, [sp, #68]
  4176bc:	ldr	w9, [sp, #68]
  4176c0:	cmp	w9, #0x0
  4176c4:	cset	w9, ne  // ne = any
  4176c8:	and	w9, w9, #0x1
  4176cc:	mov	w1, w9
  4176d0:	sxtw	x8, w1
  4176d4:	cbz	x8, 4176e4 <error@@Base+0x15928>
  4176d8:	ldrsw	x8, [sp, #68]
  4176dc:	stur	x8, [x29, #-56]
  4176e0:	b	4179e4 <error@@Base+0x15c28>
  4176e4:	ldr	x8, [sp, #32]
  4176e8:	ldrb	w9, [x8, #104]
  4176ec:	mov	w10, #0x4                   	// #4
  4176f0:	lsr	w9, w9, w10
  4176f4:	and	w9, w9, #0x1
  4176f8:	and	w9, w9, #0xff
  4176fc:	mov	w8, w9
  417700:	ubfx	x8, x8, #0, #32
  417704:	cbz	x8, 417758 <error@@Base+0x1599c>
  417708:	ldr	x8, [sp, #32]
  41770c:	ldrb	w9, [x8, #104]
  417710:	mov	w10, #0x7                   	// #7
  417714:	lsr	w9, w9, w10
  417718:	and	w9, w9, #0xff
  41771c:	cbz	w9, 417734 <error@@Base+0x15978>
  417720:	ldur	x0, [x29, #-64]
  417724:	ldr	x1, [sp, #32]
  417728:	ldr	x2, [sp, #40]
  41772c:	bl	4179f4 <error@@Base+0x15c38>
  417730:	cbz	x0, 417758 <error@@Base+0x1599c>
  417734:	ldurb	w8, [x29, #-65]
  417738:	tbnz	w8, #0, 417748 <error@@Base+0x1598c>
  41773c:	ldr	x8, [sp, #40]
  417740:	stur	x8, [x29, #-56]
  417744:	b	4179e4 <error@@Base+0x15c28>
  417748:	ldr	x8, [sp, #40]
  41774c:	str	x8, [sp, #48]
  417750:	mov	x8, #0x1                   	// #1
  417754:	str	x8, [sp, #56]
  417758:	ldur	x8, [x29, #-64]
  41775c:	ldr	x8, [x8, #104]
  417760:	ldur	x9, [x29, #-64]
  417764:	ldr	x9, [x9, #72]
  417768:	cmp	x8, x9
  41776c:	cset	w10, le
  417770:	eor	w10, w10, #0x1
  417774:	tbnz	w10, #0, 41777c <error@@Base+0x159c0>
  417778:	b	4179c0 <error@@Base+0x15c04>
  41777c:	ldr	x8, [sp, #32]
  417780:	str	x8, [sp, #8]
  417784:	ldur	x8, [x29, #-64]
  417788:	ldr	x8, [x8, #72]
  41778c:	add	x8, x8, #0x1
  417790:	str	x8, [sp]
  417794:	ldr	x8, [sp]
  417798:	ldur	x9, [x29, #-64]
  41779c:	ldr	x9, [x9, #64]
  4177a0:	cmp	x8, x9
  4177a4:	cset	w10, ge  // ge = tcont
  4177a8:	and	w10, w10, #0x1
  4177ac:	mov	w0, w10
  4177b0:	sxtw	x8, w0
  4177b4:	cbz	x8, 4177d0 <error@@Base+0x15a14>
  4177b8:	ldur	x8, [x29, #-64]
  4177bc:	ldr	x8, [x8, #64]
  4177c0:	ldur	x9, [x29, #-64]
  4177c4:	ldr	x9, [x9, #88]
  4177c8:	cmp	x8, x9
  4177cc:	b.lt	41780c <error@@Base+0x15a50>  // b.tstop
  4177d0:	ldr	x8, [sp]
  4177d4:	ldur	x9, [x29, #-64]
  4177d8:	ldr	x9, [x9, #48]
  4177dc:	cmp	x8, x9
  4177e0:	cset	w10, ge  // ge = tcont
  4177e4:	and	w10, w10, #0x1
  4177e8:	mov	w0, w10
  4177ec:	sxtw	x8, w0
  4177f0:	cbz	x8, 41787c <error@@Base+0x15ac0>
  4177f4:	ldur	x8, [x29, #-64]
  4177f8:	ldr	x8, [x8, #48]
  4177fc:	ldur	x9, [x29, #-64]
  417800:	ldr	x9, [x9, #88]
  417804:	cmp	x8, x9
  417808:	b.ge	41787c <error@@Base+0x15ac0>  // b.tcont
  41780c:	ldur	x0, [x29, #-64]
  417810:	ldr	x8, [sp]
  417814:	add	x8, x8, #0x1
  417818:	mov	w1, w8
  41781c:	bl	418d80 <error@@Base+0x16fc4>
  417820:	str	w0, [sp, #68]
  417824:	ldr	w8, [sp, #68]
  417828:	cmp	w8, #0x0
  41782c:	cset	w8, ne  // ne = any
  417830:	and	w8, w8, #0x1
  417834:	mov	w2, w8
  417838:	sxtw	x9, w2
  41783c:	cbz	x9, 41787c <error@@Base+0x15ac0>
  417840:	ldr	w8, [sp, #68]
  417844:	cmp	w8, #0xc
  417848:	b.ne	417850 <error@@Base+0x15a94>  // b.any
  41784c:	b	417870 <error@@Base+0x15ab4>
  417850:	adrp	x0, 422000 <error@@Base+0x20244>
  417854:	add	x0, x0, #0xbac
  417858:	adrp	x1, 422000 <error@@Base+0x20244>
  41785c:	add	x1, x1, #0xaa9
  417860:	mov	w2, #0x46c                 	// #1132
  417864:	adrp	x3, 422000 <error@@Base+0x20244>
  417868:	add	x3, x3, #0xbbe
  41786c:	bl	401b70 <__assert_fail@plt>
  417870:	mov	x8, #0xfffffffffffffffe    	// #-2
  417874:	stur	x8, [x29, #-56]
  417878:	b	4179e4 <error@@Base+0x15c28>
  41787c:	ldur	x1, [x29, #-64]
  417880:	ldr	x2, [sp, #32]
  417884:	add	x0, sp, #0x44
  417888:	bl	418fcc <error@@Base+0x17210>
  41788c:	str	x0, [sp, #32]
  417890:	ldur	x8, [x29, #-64]
  417894:	ldr	x8, [x8, #184]
  417898:	cbz	x8, 4178b0 <error@@Base+0x15af4>
  41789c:	ldur	x1, [x29, #-64]
  4178a0:	ldr	x2, [sp, #32]
  4178a4:	add	x0, sp, #0x44
  4178a8:	bl	4191a0 <error@@Base+0x173e4>
  4178ac:	str	x0, [sp, #32]
  4178b0:	ldr	x8, [sp, #32]
  4178b4:	cbnz	x8, 417918 <error@@Base+0x15b5c>
  4178b8:	ldr	w8, [sp, #68]
  4178bc:	cmp	w8, #0x0
  4178c0:	cset	w8, ne  // ne = any
  4178c4:	and	w8, w8, #0x1
  4178c8:	mov	w0, w8
  4178cc:	sxtw	x9, w0
  4178d0:	cbz	x9, 4178e0 <error@@Base+0x15b24>
  4178d4:	mov	x8, #0xfffffffffffffffe    	// #-2
  4178d8:	stur	x8, [x29, #-56]
  4178dc:	b	4179e4 <error@@Base+0x15c28>
  4178e0:	ldur	x8, [x29, #-64]
  4178e4:	ldr	x8, [x8, #184]
  4178e8:	cbz	x8, 417914 <error@@Base+0x15b58>
  4178ec:	ldr	x8, [sp, #56]
  4178f0:	cbz	x8, 417900 <error@@Base+0x15b44>
  4178f4:	ldurb	w8, [x29, #-65]
  4178f8:	tbnz	w8, #0, 417900 <error@@Base+0x15b44>
  4178fc:	b	417914 <error@@Base+0x15b58>
  417900:	ldur	x1, [x29, #-64]
  417904:	add	x0, sp, #0x44
  417908:	bl	419458 <error@@Base+0x1769c>
  41790c:	str	x0, [sp, #32]
  417910:	cbnz	x0, 417918 <error@@Base+0x15b5c>
  417914:	b	4179c0 <error@@Base+0x15c04>
  417918:	ldrb	w8, [sp, #31]
  41791c:	tbnz	w8, #0, 417924 <error@@Base+0x15b68>
  417920:	b	417948 <error@@Base+0x15b8c>
  417924:	ldr	x8, [sp, #8]
  417928:	ldr	x9, [sp, #32]
  41792c:	cmp	x8, x9
  417930:	b.ne	417940 <error@@Base+0x15b84>  // b.any
  417934:	ldr	x8, [sp]
  417938:	str	x8, [sp, #16]
  41793c:	b	417948 <error@@Base+0x15b8c>
  417940:	mov	w8, #0x0                   	// #0
  417944:	strb	w8, [sp, #31]
  417948:	ldr	x8, [sp, #32]
  41794c:	ldrb	w9, [x8, #104]
  417950:	mov	w10, #0x4                   	// #4
  417954:	lsr	w9, w9, w10
  417958:	and	w9, w9, #0x1
  41795c:	and	w9, w9, #0xff
  417960:	cbz	w9, 4179bc <error@@Base+0x15c00>
  417964:	ldr	x8, [sp, #32]
  417968:	ldrb	w9, [x8, #104]
  41796c:	mov	w10, #0x7                   	// #7
  417970:	lsr	w9, w9, w10
  417974:	and	w9, w9, #0xff
  417978:	cbz	w9, 417994 <error@@Base+0x15bd8>
  41797c:	ldur	x0, [x29, #-64]
  417980:	ldr	x1, [sp, #32]
  417984:	ldur	x8, [x29, #-64]
  417988:	ldr	x2, [x8, #72]
  41798c:	bl	4179f4 <error@@Base+0x15c38>
  417990:	cbz	x0, 4179bc <error@@Base+0x15c00>
  417994:	ldur	x8, [x29, #-64]
  417998:	ldr	x8, [x8, #72]
  41799c:	str	x8, [sp, #48]
  4179a0:	mov	x8, #0x1                   	// #1
  4179a4:	str	x8, [sp, #56]
  4179a8:	mov	x8, xzr
  4179ac:	str	x8, [sp, #80]
  4179b0:	ldurb	w9, [x29, #-65]
  4179b4:	tbnz	w9, #0, 4179bc <error@@Base+0x15c00>
  4179b8:	b	4179c0 <error@@Base+0x15c04>
  4179bc:	b	417758 <error@@Base+0x1599c>
  4179c0:	ldr	x8, [sp, #80]
  4179c4:	cbz	x8, 4179dc <error@@Base+0x15c20>
  4179c8:	ldr	x8, [sp, #16]
  4179cc:	ldr	x9, [sp, #80]
  4179d0:	ldr	x10, [x9]
  4179d4:	add	x8, x10, x8
  4179d8:	str	x8, [x9]
  4179dc:	ldr	x8, [sp, #48]
  4179e0:	stur	x8, [x29, #-56]
  4179e4:	ldur	x0, [x29, #-56]
  4179e8:	ldp	x29, x30, [sp, #160]
  4179ec:	add	sp, sp, #0xb0
  4179f0:	ret
  4179f4:	sub	sp, sp, #0x40
  4179f8:	stp	x29, x30, [sp, #48]
  4179fc:	add	x29, sp, #0x30
  417a00:	stur	x0, [x29, #-16]
  417a04:	str	x1, [sp, #24]
  417a08:	str	x2, [sp, #16]
  417a0c:	ldur	x0, [x29, #-16]
  417a10:	ldr	x1, [sp, #16]
  417a14:	ldur	x8, [x29, #-16]
  417a18:	ldr	w2, [x8, #160]
  417a1c:	bl	418340 <error@@Base+0x16584>
  417a20:	str	w0, [sp, #4]
  417a24:	str	xzr, [sp, #8]
  417a28:	ldr	x8, [sp, #8]
  417a2c:	ldr	x9, [sp, #24]
  417a30:	ldr	x9, [x9, #16]
  417a34:	cmp	x8, x9
  417a38:	b.ge	417a8c <error@@Base+0x15cd0>  // b.tcont
  417a3c:	ldur	x8, [x29, #-16]
  417a40:	ldr	x0, [x8, #152]
  417a44:	ldr	x8, [sp, #24]
  417a48:	ldr	x8, [x8, #24]
  417a4c:	ldr	x9, [sp, #8]
  417a50:	ldr	x1, [x8, x9, lsl #3]
  417a54:	ldr	w2, [sp, #4]
  417a58:	bl	41dcd4 <error@@Base+0x1bf18>
  417a5c:	tbnz	w0, #0, 417a64 <error@@Base+0x15ca8>
  417a60:	b	417a7c <error@@Base+0x15cc0>
  417a64:	ldr	x8, [sp, #24]
  417a68:	ldr	x8, [x8, #24]
  417a6c:	ldr	x9, [sp, #8]
  417a70:	ldr	x8, [x8, x9, lsl #3]
  417a74:	stur	x8, [x29, #-8]
  417a78:	b	417a90 <error@@Base+0x15cd4>
  417a7c:	ldr	x8, [sp, #8]
  417a80:	add	x8, x8, #0x1
  417a84:	str	x8, [sp, #8]
  417a88:	b	417a28 <error@@Base+0x15c6c>
  417a8c:	stur	xzr, [x29, #-8]
  417a90:	ldur	x0, [x29, #-8]
  417a94:	ldp	x29, x30, [sp, #48]
  417a98:	add	sp, sp, #0x40
  417a9c:	ret
  417aa0:	sub	sp, sp, #0xa0
  417aa4:	stp	x29, x30, [sp, #144]
  417aa8:	add	x29, sp, #0x90
  417aac:	mov	x8, xzr
  417ab0:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  417ab4:	stur	x0, [x29, #-16]
  417ab8:	ldur	x10, [x29, #-16]
  417abc:	ldr	x10, [x10, #152]
  417ac0:	stur	x10, [x29, #-24]
  417ac4:	stur	x8, [x29, #-64]
  417ac8:	ldur	x8, [x29, #-16]
  417acc:	ldr	x8, [x8, #168]
  417ad0:	stur	x8, [x29, #-40]
  417ad4:	ldur	x8, [x29, #-16]
  417ad8:	ldr	x8, [x8, #176]
  417adc:	stur	x8, [x29, #-32]
  417ae0:	ldur	x8, [x29, #-40]
  417ae4:	cmp	x9, x8
  417ae8:	cset	w11, ls  // ls = plast
  417aec:	and	w11, w11, #0x1
  417af0:	mov	w0, w11
  417af4:	sxtw	x8, w0
  417af8:	cbz	x8, 417b08 <error@@Base+0x15d4c>
  417afc:	mov	w8, #0xc                   	// #12
  417b00:	stur	w8, [x29, #-4]
  417b04:	b	417e0c <error@@Base+0x16050>
  417b08:	ldur	x8, [x29, #-40]
  417b0c:	add	x8, x8, #0x1
  417b10:	mov	x9, #0x8                   	// #8
  417b14:	mul	x0, x8, x9
  417b18:	bl	401890 <malloc@plt>
  417b1c:	stur	x0, [x29, #-56]
  417b20:	ldur	x8, [x29, #-56]
  417b24:	cmp	x8, #0x0
  417b28:	cset	w10, eq  // eq = none
  417b2c:	and	w10, w10, #0x1
  417b30:	mov	w0, w10
  417b34:	sxtw	x8, w0
  417b38:	cbz	x8, 417b48 <error@@Base+0x15d8c>
  417b3c:	mov	w8, #0xc                   	// #12
  417b40:	stur	w8, [x29, #-44]
  417b44:	b	417df4 <error@@Base+0x16038>
  417b48:	ldur	x8, [x29, #-24]
  417b4c:	ldr	x8, [x8, #152]
  417b50:	cbz	x8, 417d44 <error@@Base+0x15f88>
  417b54:	ldur	x8, [x29, #-40]
  417b58:	add	x8, x8, #0x1
  417b5c:	mov	x9, #0x8                   	// #8
  417b60:	mul	x0, x8, x9
  417b64:	bl	401890 <malloc@plt>
  417b68:	stur	x0, [x29, #-64]
  417b6c:	ldur	x8, [x29, #-64]
  417b70:	cmp	x8, #0x0
  417b74:	cset	w10, eq  // eq = none
  417b78:	and	w10, w10, #0x1
  417b7c:	mov	w0, w10
  417b80:	sxtw	x8, w0
  417b84:	cbz	x8, 417b94 <error@@Base+0x15dd8>
  417b88:	mov	w8, #0xc                   	// #12
  417b8c:	stur	w8, [x29, #-44]
  417b90:	b	417df4 <error@@Base+0x16038>
  417b94:	ldur	x0, [x29, #-64]
  417b98:	ldur	x8, [x29, #-40]
  417b9c:	add	x8, x8, #0x1
  417ba0:	mov	x9, #0x8                   	// #8
  417ba4:	mul	x2, x9, x8
  417ba8:	mov	w10, wzr
  417bac:	mov	w1, w10
  417bb0:	bl	401920 <memset@plt>
  417bb4:	ldur	x1, [x29, #-56]
  417bb8:	ldur	x2, [x29, #-64]
  417bbc:	ldur	x3, [x29, #-32]
  417bc0:	ldur	x4, [x29, #-40]
  417bc4:	add	x8, sp, #0x18
  417bc8:	mov	x0, x8
  417bcc:	str	x8, [sp, #16]
  417bd0:	bl	41ddf0 <error@@Base+0x1c034>
  417bd4:	ldur	x0, [x29, #-16]
  417bd8:	ldr	x1, [sp, #16]
  417bdc:	bl	41de50 <error@@Base+0x1c094>
  417be0:	stur	w0, [x29, #-44]
  417be4:	ldr	x8, [sp, #16]
  417be8:	ldr	x0, [x8, #48]
  417bec:	bl	401a90 <free@plt>
  417bf0:	ldur	w10, [x29, #-44]
  417bf4:	cmp	w10, #0x0
  417bf8:	cset	w10, ne  // ne = any
  417bfc:	and	w10, w10, #0x1
  417c00:	mov	w0, w10
  417c04:	sxtw	x8, w0
  417c08:	cbz	x8, 417c10 <error@@Base+0x15e54>
  417c0c:	b	417df4 <error@@Base+0x16038>
  417c10:	ldur	x8, [x29, #-56]
  417c14:	ldr	x8, [x8]
  417c18:	cbnz	x8, 417c28 <error@@Base+0x15e6c>
  417c1c:	ldur	x8, [x29, #-64]
  417c20:	ldr	x8, [x8]
  417c24:	cbz	x8, 417c2c <error@@Base+0x15e70>
  417c28:	b	417cf4 <error@@Base+0x15f38>
  417c2c:	ldur	x8, [x29, #-40]
  417c30:	subs	x8, x8, #0x1
  417c34:	stur	x8, [x29, #-40]
  417c38:	ldur	x8, [x29, #-40]
  417c3c:	cmp	x8, #0x0
  417c40:	cset	w9, ge  // ge = tcont
  417c44:	tbnz	w9, #0, 417c54 <error@@Base+0x15e98>
  417c48:	mov	w8, #0x1                   	// #1
  417c4c:	stur	w8, [x29, #-44]
  417c50:	b	417df4 <error@@Base+0x16038>
  417c54:	ldur	x8, [x29, #-16]
  417c58:	ldr	x8, [x8, #184]
  417c5c:	ldur	x9, [x29, #-40]
  417c60:	mov	x10, #0x8                   	// #8
  417c64:	mul	x9, x10, x9
  417c68:	add	x8, x8, x9
  417c6c:	ldr	x8, [x8]
  417c70:	mov	w11, #0x1                   	// #1
  417c74:	str	w11, [sp, #12]
  417c78:	cbz	x8, 417cbc <error@@Base+0x15f00>
  417c7c:	ldur	x8, [x29, #-16]
  417c80:	ldr	x8, [x8, #184]
  417c84:	ldur	x9, [x29, #-40]
  417c88:	mov	x10, #0x8                   	// #8
  417c8c:	mul	x9, x10, x9
  417c90:	add	x8, x8, x9
  417c94:	ldr	x8, [x8]
  417c98:	ldrb	w11, [x8, #104]
  417c9c:	mov	w12, #0x4                   	// #4
  417ca0:	lsr	w11, w11, w12
  417ca4:	mov	w12, #0x1                   	// #1
  417ca8:	and	w11, w11, #0x1
  417cac:	tst	w11, #0xff
  417cb0:	cset	w11, ne  // ne = any
  417cb4:	eor	w11, w11, w12
  417cb8:	str	w11, [sp, #12]
  417cbc:	ldr	w8, [sp, #12]
  417cc0:	tbnz	w8, #0, 417c2c <error@@Base+0x15e70>
  417cc4:	ldur	x0, [x29, #-16]
  417cc8:	ldur	x8, [x29, #-16]
  417ccc:	ldr	x8, [x8, #184]
  417cd0:	ldur	x9, [x29, #-40]
  417cd4:	mov	x10, #0x8                   	// #8
  417cd8:	mul	x9, x10, x9
  417cdc:	add	x8, x8, x9
  417ce0:	ldr	x1, [x8]
  417ce4:	ldur	x2, [x29, #-40]
  417ce8:	bl	4179f4 <error@@Base+0x15c38>
  417cec:	stur	x0, [x29, #-32]
  417cf0:	b	417b94 <error@@Base+0x15dd8>
  417cf4:	ldur	x0, [x29, #-24]
  417cf8:	ldur	x1, [x29, #-56]
  417cfc:	ldur	x2, [x29, #-64]
  417d00:	ldur	x8, [x29, #-40]
  417d04:	add	x3, x8, #0x1
  417d08:	bl	41e050 <error@@Base+0x1c294>
  417d0c:	stur	w0, [x29, #-44]
  417d10:	ldur	x0, [x29, #-64]
  417d14:	bl	401a90 <free@plt>
  417d18:	mov	x8, xzr
  417d1c:	stur	x8, [x29, #-64]
  417d20:	ldur	w9, [x29, #-44]
  417d24:	cmp	w9, #0x0
  417d28:	cset	w9, ne  // ne = any
  417d2c:	and	w9, w9, #0x1
  417d30:	mov	w0, w9
  417d34:	sxtw	x8, w0
  417d38:	cbz	x8, 417d40 <error@@Base+0x15f84>
  417d3c:	b	417df4 <error@@Base+0x16038>
  417d40:	b	417db8 <error@@Base+0x15ffc>
  417d44:	ldur	x1, [x29, #-56]
  417d48:	ldur	x2, [x29, #-64]
  417d4c:	ldur	x3, [x29, #-32]
  417d50:	ldur	x4, [x29, #-40]
  417d54:	add	x8, sp, #0x18
  417d58:	mov	x0, x8
  417d5c:	str	x8, [sp]
  417d60:	bl	41ddf0 <error@@Base+0x1c034>
  417d64:	ldur	x0, [x29, #-16]
  417d68:	ldr	x1, [sp]
  417d6c:	bl	41de50 <error@@Base+0x1c094>
  417d70:	stur	w0, [x29, #-44]
  417d74:	ldr	x8, [sp]
  417d78:	ldr	x0, [x8, #48]
  417d7c:	bl	401a90 <free@plt>
  417d80:	ldur	w9, [x29, #-44]
  417d84:	cmp	w9, #0x0
  417d88:	cset	w9, ne  // ne = any
  417d8c:	and	w9, w9, #0x1
  417d90:	mov	w0, w9
  417d94:	sxtw	x8, w0
  417d98:	cbz	x8, 417da0 <error@@Base+0x15fe4>
  417d9c:	b	417df4 <error@@Base+0x16038>
  417da0:	ldur	x8, [x29, #-56]
  417da4:	ldr	x8, [x8]
  417da8:	cbnz	x8, 417db8 <error@@Base+0x15ffc>
  417dac:	mov	w8, #0x1                   	// #1
  417db0:	stur	w8, [x29, #-44]
  417db4:	b	417df4 <error@@Base+0x16038>
  417db8:	ldur	x8, [x29, #-16]
  417dbc:	ldr	x0, [x8, #184]
  417dc0:	bl	401a90 <free@plt>
  417dc4:	ldur	x8, [x29, #-56]
  417dc8:	ldur	x9, [x29, #-16]
  417dcc:	str	x8, [x9, #184]
  417dd0:	mov	x8, xzr
  417dd4:	stur	x8, [x29, #-56]
  417dd8:	ldur	x8, [x29, #-32]
  417ddc:	ldur	x9, [x29, #-16]
  417de0:	str	x8, [x9, #176]
  417de4:	ldur	x8, [x29, #-40]
  417de8:	ldur	x9, [x29, #-16]
  417dec:	str	x8, [x9, #168]
  417df0:	stur	wzr, [x29, #-44]
  417df4:	ldur	x0, [x29, #-56]
  417df8:	bl	401a90 <free@plt>
  417dfc:	ldur	x0, [x29, #-64]
  417e00:	bl	401a90 <free@plt>
  417e04:	ldur	w8, [x29, #-44]
  417e08:	stur	w8, [x29, #-4]
  417e0c:	ldur	w0, [x29, #-4]
  417e10:	ldp	x29, x30, [sp, #144]
  417e14:	add	sp, sp, #0xa0
  417e18:	ret
  417e1c:	sub	sp, sp, #0x40
  417e20:	stp	x29, x30, [sp, #48]
  417e24:	add	x29, sp, #0x30
  417e28:	stur	x0, [x29, #-8]
  417e2c:	stur	xzr, [x29, #-16]
  417e30:	ldur	x8, [x29, #-16]
  417e34:	ldur	x9, [x29, #-8]
  417e38:	ldr	x9, [x9, #232]
  417e3c:	cmp	x8, x9
  417e40:	b.ge	417f0c <error@@Base+0x16150>  // b.tcont
  417e44:	ldur	x8, [x29, #-8]
  417e48:	ldr	x8, [x8, #248]
  417e4c:	ldur	x9, [x29, #-16]
  417e50:	mov	x10, #0x8                   	// #8
  417e54:	mul	x9, x10, x9
  417e58:	add	x8, x8, x9
  417e5c:	ldr	x8, [x8]
  417e60:	str	x8, [sp, #16]
  417e64:	str	xzr, [sp, #24]
  417e68:	ldr	x8, [sp, #24]
  417e6c:	ldr	x9, [sp, #16]
  417e70:	ldr	x9, [x9, #32]
  417e74:	cmp	x8, x9
  417e78:	b.ge	417ec0 <error@@Base+0x16104>  // b.tcont
  417e7c:	ldr	x8, [sp, #16]
  417e80:	ldr	x8, [x8, #40]
  417e84:	ldr	x9, [sp, #24]
  417e88:	mov	x10, #0x8                   	// #8
  417e8c:	mul	x9, x10, x9
  417e90:	add	x8, x8, x9
  417e94:	ldr	x8, [x8]
  417e98:	str	x8, [sp, #8]
  417e9c:	ldr	x8, [sp, #8]
  417ea0:	ldr	x0, [x8, #32]
  417ea4:	bl	401a90 <free@plt>
  417ea8:	ldr	x0, [sp, #8]
  417eac:	bl	401a90 <free@plt>
  417eb0:	ldr	x8, [sp, #24]
  417eb4:	add	x8, x8, #0x1
  417eb8:	str	x8, [sp, #24]
  417ebc:	b	417e68 <error@@Base+0x160ac>
  417ec0:	ldr	x8, [sp, #16]
  417ec4:	ldr	x0, [x8, #40]
  417ec8:	bl	401a90 <free@plt>
  417ecc:	ldr	x8, [sp, #16]
  417ed0:	ldr	x8, [x8, #16]
  417ed4:	cbz	x8, 417ef4 <error@@Base+0x16138>
  417ed8:	ldr	x8, [sp, #16]
  417edc:	ldr	x8, [x8, #16]
  417ee0:	ldr	x0, [x8, #16]
  417ee4:	bl	401a90 <free@plt>
  417ee8:	ldr	x8, [sp, #16]
  417eec:	ldr	x0, [x8, #16]
  417ef0:	bl	401a90 <free@plt>
  417ef4:	ldr	x0, [sp, #16]
  417ef8:	bl	401a90 <free@plt>
  417efc:	ldur	x8, [x29, #-16]
  417f00:	add	x8, x8, #0x1
  417f04:	stur	x8, [x29, #-16]
  417f08:	b	417e30 <error@@Base+0x16074>
  417f0c:	ldur	x8, [x29, #-8]
  417f10:	str	xzr, [x8, #232]
  417f14:	ldur	x8, [x29, #-8]
  417f18:	str	xzr, [x8, #200]
  417f1c:	ldp	x29, x30, [sp, #48]
  417f20:	add	sp, sp, #0x40
  417f24:	ret
  417f28:	stp	x29, x30, [sp, #-16]!
  417f2c:	mov	x29, sp
  417f30:	sub	sp, sp, #0xa0
  417f34:	adrp	x8, 422000 <error@@Base+0x20244>
  417f38:	add	x8, x8, #0x940
  417f3c:	mov	w9, #0x0                   	// #0
  417f40:	mov	w10, #0x1                   	// #1
  417f44:	stur	x0, [x29, #-16]
  417f48:	stur	x1, [x29, #-24]
  417f4c:	stur	x2, [x29, #-32]
  417f50:	stur	x3, [x29, #-40]
  417f54:	and	w10, w4, w10
  417f58:	sturb	w10, [x29, #-41]
  417f5c:	ldur	x11, [x29, #-16]
  417f60:	ldr	x11, [x11]
  417f64:	stur	x11, [x29, #-56]
  417f68:	ldr	q0, [x8]
  417f6c:	stur	q0, [x29, #-128]
  417f70:	ldr	x8, [x8, #16]
  417f74:	stur	x8, [x29, #-112]
  417f78:	sturb	w9, [x29, #-137]
  417f7c:	ldurb	w9, [x29, #-41]
  417f80:	tbnz	w9, #0, 417f88 <error@@Base+0x161cc>
  417f84:	b	417fc8 <error@@Base+0x1620c>
  417f88:	sub	x8, x29, #0x80
  417f8c:	stur	x8, [x29, #-104]
  417f90:	ldur	x8, [x29, #-104]
  417f94:	ldr	x8, [x8, #8]
  417f98:	mov	x9, #0x30                  	// #48
  417f9c:	mul	x0, x8, x9
  417fa0:	bl	401890 <malloc@plt>
  417fa4:	ldur	x8, [x29, #-104]
  417fa8:	str	x0, [x8, #16]
  417fac:	ldur	x8, [x29, #-104]
  417fb0:	ldr	x8, [x8, #16]
  417fb4:	cbnz	x8, 417fc4 <error@@Base+0x16208>
  417fb8:	mov	w8, #0xc                   	// #12
  417fbc:	stur	w8, [x29, #-4]
  417fc0:	b	4182f4 <error@@Base+0x16538>
  417fc4:	b	417fd0 <error@@Base+0x16214>
  417fc8:	mov	x8, xzr
  417fcc:	stur	x8, [x29, #-104]
  417fd0:	ldur	x8, [x29, #-56]
  417fd4:	ldr	x8, [x8, #144]
  417fd8:	stur	x8, [x29, #-72]
  417fdc:	stur	xzr, [x29, #-96]
  417fe0:	stur	xzr, [x29, #-88]
  417fe4:	stur	xzr, [x29, #-80]
  417fe8:	ldur	x8, [x29, #-32]
  417fec:	mov	x9, #0x10                  	// #16
  417ff0:	mul	x8, x8, x9
  417ff4:	cmp	x8, #0xfc0
  417ff8:	b.cs	41802c <error@@Base+0x16270>  // b.hs, b.nlast
  417ffc:	ldur	x8, [x29, #-32]
  418000:	mov	x9, #0x10                  	// #16
  418004:	mul	x8, x8, x9
  418008:	mov	x9, #0x1                   	// #1
  41800c:	mul	x8, x8, x9
  418010:	add	x8, x8, #0xf
  418014:	and	x8, x8, #0xfffffffffffffff0
  418018:	mov	x9, sp
  41801c:	subs	x8, x9, x8
  418020:	mov	sp, x8
  418024:	stur	x8, [x29, #-136]
  418028:	b	418064 <error@@Base+0x162a8>
  41802c:	ldur	x8, [x29, #-32]
  418030:	mov	x9, #0x10                  	// #16
  418034:	mul	x0, x8, x9
  418038:	bl	401890 <malloc@plt>
  41803c:	stur	x0, [x29, #-136]
  418040:	ldur	x8, [x29, #-136]
  418044:	cbnz	x8, 41805c <error@@Base+0x162a0>
  418048:	ldur	x0, [x29, #-104]
  41804c:	bl	41fcb0 <error@@Base+0x1def4>
  418050:	mov	w8, #0xc                   	// #12
  418054:	stur	w8, [x29, #-4]
  418058:	b	4182f4 <error@@Base+0x16538>
  41805c:	mov	w8, #0x1                   	// #1
  418060:	sturb	w8, [x29, #-137]
  418064:	ldur	x0, [x29, #-136]
  418068:	ldur	x1, [x29, #-40]
  41806c:	ldur	x8, [x29, #-32]
  418070:	mov	x9, #0x10                  	// #16
  418074:	mul	x2, x9, x8
  418078:	bl	401770 <memcpy@plt>
  41807c:	ldur	x8, [x29, #-40]
  418080:	ldr	x8, [x8]
  418084:	stur	x8, [x29, #-64]
  418088:	ldur	x8, [x29, #-64]
  41808c:	ldur	x9, [x29, #-40]
  418090:	ldr	x9, [x9, #8]
  418094:	cmp	x8, x9
  418098:	b.gt	4182c8 <error@@Base+0x1650c>
  41809c:	ldur	x0, [x29, #-56]
  4180a0:	ldur	x1, [x29, #-40]
  4180a4:	ldur	x2, [x29, #-136]
  4180a8:	ldur	x3, [x29, #-72]
  4180ac:	ldur	x4, [x29, #-64]
  4180b0:	ldur	x5, [x29, #-32]
  4180b4:	bl	41fd54 <error@@Base+0x1df98>
  4180b8:	ldur	x8, [x29, #-64]
  4180bc:	ldur	x9, [x29, #-40]
  4180c0:	ldr	x9, [x9, #8]
  4180c4:	cmp	x8, x9
  4180c8:	b.ne	4181dc <error@@Base+0x16420>  // b.any
  4180cc:	ldur	x8, [x29, #-72]
  4180d0:	ldur	x9, [x29, #-24]
  4180d4:	ldr	x9, [x9, #176]
  4180d8:	cmp	x8, x9
  4180dc:	b.ne	4181dc <error@@Base+0x16420>  // b.any
  4180e0:	ldur	x8, [x29, #-104]
  4180e4:	cbz	x8, 4181b4 <error@@Base+0x163f8>
  4180e8:	stur	xzr, [x29, #-152]
  4180ec:	ldur	x8, [x29, #-152]
  4180f0:	ldur	x9, [x29, #-32]
  4180f4:	cmp	x8, x9
  4180f8:	b.cs	418154 <error@@Base+0x16398>  // b.hs, b.nlast
  4180fc:	ldur	x8, [x29, #-40]
  418100:	ldur	x9, [x29, #-152]
  418104:	mov	x10, #0x10                  	// #16
  418108:	mul	x9, x10, x9
  41810c:	ldr	x8, [x8, x9]
  418110:	mov	x9, #0xffffffffffffffff    	// #-1
  418114:	cmp	x8, x9
  418118:	b.le	418144 <error@@Base+0x16388>
  41811c:	ldur	x8, [x29, #-40]
  418120:	ldur	x9, [x29, #-152]
  418124:	mov	x10, #0x10                  	// #16
  418128:	mul	x9, x10, x9
  41812c:	add	x8, x8, x9
  418130:	ldr	x8, [x8, #8]
  418134:	mov	x9, #0xffffffffffffffff    	// #-1
  418138:	cmp	x8, x9
  41813c:	b.ne	418144 <error@@Base+0x16388>  // b.any
  418140:	b	418154 <error@@Base+0x16398>
  418144:	ldur	x8, [x29, #-152]
  418148:	add	x8, x8, #0x1
  41814c:	stur	x8, [x29, #-152]
  418150:	b	4180ec <error@@Base+0x16330>
  418154:	ldur	x8, [x29, #-152]
  418158:	ldur	x9, [x29, #-32]
  41815c:	cmp	x8, x9
  418160:	b.ne	418194 <error@@Base+0x163d8>  // b.any
  418164:	sub	x8, x29, #0x60
  418168:	ldr	x0, [x8, #16]
  41816c:	bl	401a90 <free@plt>
  418170:	ldurb	w9, [x29, #-137]
  418174:	tbnz	w9, #0, 41817c <error@@Base+0x163c0>
  418178:	b	418184 <error@@Base+0x163c8>
  41817c:	ldur	x0, [x29, #-136]
  418180:	bl	401a90 <free@plt>
  418184:	ldur	x0, [x29, #-104]
  418188:	bl	41fcb0 <error@@Base+0x1def4>
  41818c:	stur	w0, [x29, #-4]
  418190:	b	4182f4 <error@@Base+0x16538>
  418194:	ldur	x0, [x29, #-104]
  418198:	ldur	x2, [x29, #-32]
  41819c:	ldur	x3, [x29, #-40]
  4181a0:	sub	x1, x29, #0x40
  4181a4:	sub	x4, x29, #0x60
  4181a8:	bl	41ff2c <error@@Base+0x1e170>
  4181ac:	stur	x0, [x29, #-72]
  4181b0:	b	4181dc <error@@Base+0x16420>
  4181b4:	sub	x8, x29, #0x60
  4181b8:	ldr	x0, [x8, #16]
  4181bc:	bl	401a90 <free@plt>
  4181c0:	ldurb	w9, [x29, #-137]
  4181c4:	tbnz	w9, #0, 4181cc <error@@Base+0x16410>
  4181c8:	b	4181d4 <error@@Base+0x16418>
  4181cc:	ldur	x0, [x29, #-136]
  4181d0:	bl	401a90 <free@plt>
  4181d4:	stur	wzr, [x29, #-4]
  4181d8:	b	4182f4 <error@@Base+0x16538>
  4181dc:	ldur	x0, [x29, #-24]
  4181e0:	ldur	x1, [x29, #-32]
  4181e4:	ldur	x2, [x29, #-40]
  4181e8:	ldur	x4, [x29, #-72]
  4181ec:	ldur	x6, [x29, #-104]
  4181f0:	sub	x3, x29, #0x40
  4181f4:	sub	x5, x29, #0x60
  4181f8:	bl	420060 <error@@Base+0x1e2a4>
  4181fc:	stur	x0, [x29, #-72]
  418200:	ldur	x8, [x29, #-72]
  418204:	cmp	x8, #0x0
  418208:	cset	w9, lt  // lt = tstop
  41820c:	and	w9, w9, #0x1
  418210:	mov	w0, w9
  418214:	sxtw	x8, w0
  418218:	cbz	x8, 4182c4 <error@@Base+0x16508>
  41821c:	ldur	x8, [x29, #-72]
  418220:	mov	x9, #0xfffffffffffffffe    	// #-2
  418224:	cmp	x8, x9
  418228:	cset	w10, eq  // eq = none
  41822c:	and	w10, w10, #0x1
  418230:	mov	w0, w10
  418234:	sxtw	x8, w0
  418238:	cbz	x8, 418270 <error@@Base+0x164b4>
  41823c:	sub	x8, x29, #0x60
  418240:	ldr	x0, [x8, #16]
  418244:	bl	401a90 <free@plt>
  418248:	ldurb	w9, [x29, #-137]
  41824c:	tbnz	w9, #0, 418254 <error@@Base+0x16498>
  418250:	b	41825c <error@@Base+0x164a0>
  418254:	ldur	x0, [x29, #-136]
  418258:	bl	401a90 <free@plt>
  41825c:	ldur	x0, [x29, #-104]
  418260:	bl	41fcb0 <error@@Base+0x1def4>
  418264:	mov	w8, #0xc                   	// #12
  418268:	stur	w8, [x29, #-4]
  41826c:	b	4182f4 <error@@Base+0x16538>
  418270:	ldur	x8, [x29, #-104]
  418274:	cbz	x8, 418298 <error@@Base+0x164dc>
  418278:	ldur	x0, [x29, #-104]
  41827c:	ldur	x2, [x29, #-32]
  418280:	ldur	x3, [x29, #-40]
  418284:	sub	x1, x29, #0x40
  418288:	sub	x4, x29, #0x60
  41828c:	bl	41ff2c <error@@Base+0x1e170>
  418290:	stur	x0, [x29, #-72]
  418294:	b	4182c4 <error@@Base+0x16508>
  418298:	sub	x8, x29, #0x60
  41829c:	ldr	x0, [x8, #16]
  4182a0:	bl	401a90 <free@plt>
  4182a4:	ldurb	w9, [x29, #-137]
  4182a8:	tbnz	w9, #0, 4182b0 <error@@Base+0x164f4>
  4182ac:	b	4182b8 <error@@Base+0x164fc>
  4182b0:	ldur	x0, [x29, #-136]
  4182b4:	bl	401a90 <free@plt>
  4182b8:	mov	w8, #0x1                   	// #1
  4182bc:	stur	w8, [x29, #-4]
  4182c0:	b	4182f4 <error@@Base+0x16538>
  4182c4:	b	418088 <error@@Base+0x162cc>
  4182c8:	sub	x8, x29, #0x60
  4182cc:	ldr	x0, [x8, #16]
  4182d0:	bl	401a90 <free@plt>
  4182d4:	ldurb	w9, [x29, #-137]
  4182d8:	tbnz	w9, #0, 4182e0 <error@@Base+0x16524>
  4182dc:	b	4182e8 <error@@Base+0x1652c>
  4182e0:	ldur	x0, [x29, #-136]
  4182e4:	bl	401a90 <free@plt>
  4182e8:	ldur	x0, [x29, #-104]
  4182ec:	bl	41fcb0 <error@@Base+0x1def4>
  4182f0:	stur	w0, [x29, #-4]
  4182f4:	ldur	w0, [x29, #-4]
  4182f8:	mov	sp, x29
  4182fc:	ldp	x29, x30, [sp], #16
  418300:	ret
  418304:	sub	sp, sp, #0x20
  418308:	stp	x29, x30, [sp, #16]
  41830c:	add	x29, sp, #0x10
  418310:	str	x0, [sp, #8]
  418314:	ldr	x0, [sp, #8]
  418318:	bl	417e1c <error@@Base+0x16060>
  41831c:	ldr	x8, [sp, #8]
  418320:	ldr	x0, [x8, #248]
  418324:	bl	401a90 <free@plt>
  418328:	ldr	x8, [sp, #8]
  41832c:	ldr	x0, [x8, #216]
  418330:	bl	401a90 <free@plt>
  418334:	ldp	x29, x30, [sp, #16]
  418338:	add	sp, sp, #0x20
  41833c:	ret
  418340:	sub	sp, sp, #0x50
  418344:	stp	x29, x30, [sp, #64]
  418348:	add	x29, sp, #0x40
  41834c:	stur	x0, [x29, #-16]
  418350:	stur	x1, [x29, #-24]
  418354:	stur	w2, [x29, #-28]
  418358:	ldur	x8, [x29, #-24]
  41835c:	cmp	x8, #0x0
  418360:	cset	w9, lt  // lt = tstop
  418364:	and	w9, w9, #0x1
  418368:	mov	w0, w9
  41836c:	sxtw	x8, w0
  418370:	cbz	x8, 418384 <error@@Base+0x165c8>
  418374:	ldur	x8, [x29, #-16]
  418378:	ldr	w9, [x8, #112]
  41837c:	stur	w9, [x29, #-4]
  418380:	b	41853c <error@@Base+0x16780>
  418384:	ldur	x8, [x29, #-24]
  418388:	ldur	x9, [x29, #-16]
  41838c:	ldr	x9, [x9, #88]
  418390:	cmp	x8, x9
  418394:	cset	w10, eq  // eq = none
  418398:	and	w10, w10, #0x1
  41839c:	mov	w0, w10
  4183a0:	sxtw	x8, w0
  4183a4:	cbz	x8, 4183c4 <error@@Base+0x16608>
  4183a8:	ldur	w8, [x29, #-28]
  4183ac:	mov	w9, #0x8                   	// #8
  4183b0:	mov	w10, #0xa                   	// #10
  4183b4:	tst	w8, #0x2
  4183b8:	csel	w8, w9, w10, ne  // ne = any
  4183bc:	stur	w8, [x29, #-4]
  4183c0:	b	41853c <error@@Base+0x16780>
  4183c4:	ldur	x8, [x29, #-16]
  4183c8:	ldr	w9, [x8, #144]
  4183cc:	cmp	w9, #0x1
  4183d0:	b.le	4184c4 <error@@Base+0x16708>
  4183d4:	ldur	x8, [x29, #-24]
  4183d8:	str	x8, [sp, #16]
  4183dc:	ldur	x8, [x29, #-16]
  4183e0:	ldr	x8, [x8, #16]
  4183e4:	ldr	x9, [sp, #16]
  4183e8:	ldr	w10, [x8, x9, lsl #2]
  4183ec:	mov	w11, #0xffffffff            	// #-1
  4183f0:	cmp	w10, w11
  4183f4:	b.ne	418428 <error@@Base+0x1666c>  // b.any
  4183f8:	ldr	x8, [sp, #16]
  4183fc:	subs	x8, x8, #0x1
  418400:	str	x8, [sp, #16]
  418404:	ldr	x8, [sp, #16]
  418408:	cmp	x8, #0x0
  41840c:	cset	w9, ge  // ge = tcont
  418410:	tbnz	w9, #0, 418424 <error@@Base+0x16668>
  418414:	ldur	x8, [x29, #-16]
  418418:	ldr	w9, [x8, #112]
  41841c:	stur	w9, [x29, #-4]
  418420:	b	41853c <error@@Base+0x16780>
  418424:	b	4183dc <error@@Base+0x16620>
  418428:	ldur	x8, [x29, #-16]
  41842c:	ldr	x8, [x8, #16]
  418430:	ldr	x9, [sp, #16]
  418434:	ldr	w10, [x8, x9, lsl #2]
  418438:	str	w10, [sp, #28]
  41843c:	ldur	x8, [x29, #-16]
  418440:	ldrb	w10, [x8, #142]
  418444:	cmp	w10, #0x0
  418448:	cset	w10, ne  // ne = any
  41844c:	and	w10, w10, #0x1
  418450:	mov	w0, w10
  418454:	sxtw	x8, w0
  418458:	cbz	x8, 418480 <error@@Base+0x166c4>
  41845c:	ldr	w0, [sp, #28]
  418460:	bl	401b10 <iswalnum@plt>
  418464:	cbnz	w0, 418474 <error@@Base+0x166b8>
  418468:	ldr	w8, [sp, #28]
  41846c:	cmp	w8, #0x5f
  418470:	b.ne	418480 <error@@Base+0x166c4>  // b.any
  418474:	mov	w8, #0x1                   	// #1
  418478:	stur	w8, [x29, #-4]
  41847c:	b	41853c <error@@Base+0x16780>
  418480:	ldr	w8, [sp, #28]
  418484:	mov	w9, #0x0                   	// #0
  418488:	cmp	w8, #0xa
  41848c:	str	w9, [sp, #12]
  418490:	b.ne	4184a8 <error@@Base+0x166ec>  // b.any
  418494:	ldur	x8, [x29, #-16]
  418498:	ldrb	w9, [x8, #141]
  41849c:	cmp	w9, #0x0
  4184a0:	cset	w9, ne  // ne = any
  4184a4:	str	w9, [sp, #12]
  4184a8:	ldr	w8, [sp, #12]
  4184ac:	mov	w9, #0x2                   	// #2
  4184b0:	mov	w10, wzr
  4184b4:	tst	w8, #0x1
  4184b8:	csel	w8, w9, w10, ne  // ne = any
  4184bc:	stur	w8, [x29, #-4]
  4184c0:	b	41853c <error@@Base+0x16780>
  4184c4:	ldur	x8, [x29, #-16]
  4184c8:	ldr	x8, [x8, #8]
  4184cc:	ldur	x9, [x29, #-24]
  4184d0:	ldrb	w10, [x8, x9]
  4184d4:	str	w10, [sp, #32]
  4184d8:	ldur	x8, [x29, #-16]
  4184dc:	ldr	x0, [x8, #128]
  4184e0:	ldrsw	x1, [sp, #32]
  4184e4:	bl	4186ac <error@@Base+0x168f0>
  4184e8:	tbnz	w0, #0, 4184f0 <error@@Base+0x16734>
  4184ec:	b	4184fc <error@@Base+0x16740>
  4184f0:	mov	w8, #0x1                   	// #1
  4184f4:	stur	w8, [x29, #-4]
  4184f8:	b	41853c <error@@Base+0x16780>
  4184fc:	ldr	w8, [sp, #32]
  418500:	mov	w9, #0x0                   	// #0
  418504:	cmp	w8, #0xa
  418508:	str	w9, [sp, #8]
  41850c:	b.ne	418524 <error@@Base+0x16768>  // b.any
  418510:	ldur	x8, [x29, #-16]
  418514:	ldrb	w9, [x8, #141]
  418518:	cmp	w9, #0x0
  41851c:	cset	w9, ne  // ne = any
  418520:	str	w9, [sp, #8]
  418524:	ldr	w8, [sp, #8]
  418528:	mov	w9, #0x2                   	// #2
  41852c:	mov	w10, wzr
  418530:	tst	w8, #0x1
  418534:	csel	w8, w9, w10, ne  // ne = any
  418538:	stur	w8, [x29, #-4]
  41853c:	ldur	w0, [x29, #-4]
  418540:	ldp	x29, x30, [sp, #64]
  418544:	add	sp, sp, #0x50
  418548:	ret
  41854c:	sub	sp, sp, #0x60
  418550:	stp	x29, x30, [sp, #80]
  418554:	add	x29, sp, #0x50
  418558:	mov	w8, #0xffffffff            	// #-1
  41855c:	stur	x0, [x29, #-8]
  418560:	stur	x1, [x29, #-16]
  418564:	stur	x2, [x29, #-24]
  418568:	str	w8, [sp, #28]
  41856c:	ldur	x9, [x29, #-8]
  418570:	ldr	x9, [x9, #40]
  418574:	ldur	x10, [x29, #-8]
  418578:	ldr	x10, [x10, #56]
  41857c:	add	x9, x9, x10
  418580:	str	x9, [sp, #40]
  418584:	ldr	x8, [sp, #40]
  418588:	ldur	x9, [x29, #-16]
  41858c:	cmp	x8, x9
  418590:	b.ge	418690 <error@@Base+0x168d4>  // b.tcont
  418594:	ldur	x8, [x29, #-8]
  418598:	ldr	x8, [x8, #80]
  41859c:	ldr	x9, [sp, #40]
  4185a0:	subs	x8, x8, x9
  4185a4:	str	x8, [sp, #16]
  4185a8:	ldur	x8, [x29, #-8]
  4185ac:	ldr	x8, [x8, #32]
  4185b0:	stur	x8, [x29, #-32]
  4185b4:	ldur	x8, [x29, #-8]
  4185b8:	ldr	x8, [x8]
  4185bc:	ldr	x9, [sp, #40]
  4185c0:	add	x1, x8, x9
  4185c4:	ldr	x2, [sp, #16]
  4185c8:	ldur	x8, [x29, #-8]
  4185cc:	add	x3, x8, #0x20
  4185d0:	add	x0, sp, #0x18
  4185d4:	bl	4088a0 <error@@Base+0x6ae4>
  4185d8:	str	x0, [sp, #32]
  4185dc:	ldr	x8, [sp, #32]
  4185e0:	mov	x9, #0xfffffffffffffffe    	// #-2
  4185e4:	mov	w10, #0x1                   	// #1
  4185e8:	cmp	x8, x9
  4185ec:	str	w10, [sp, #12]
  4185f0:	b.eq	41861c <error@@Base+0x16860>  // b.none
  4185f4:	ldr	x8, [sp, #32]
  4185f8:	mov	x9, #0xffffffffffffffff    	// #-1
  4185fc:	mov	w10, #0x1                   	// #1
  418600:	cmp	x8, x9
  418604:	str	w10, [sp, #12]
  418608:	b.eq	41861c <error@@Base+0x16860>  // b.none
  41860c:	ldr	x8, [sp, #32]
  418610:	cmp	x8, #0x0
  418614:	cset	w9, eq  // eq = none
  418618:	str	w9, [sp, #12]
  41861c:	ldr	w8, [sp, #12]
  418620:	and	w8, w8, #0x1
  418624:	mov	w0, w8
  418628:	sxtw	x9, w0
  41862c:	cbz	x9, 418674 <error@@Base+0x168b8>
  418630:	ldr	x8, [sp, #32]
  418634:	cbz	x8, 418640 <error@@Base+0x16884>
  418638:	ldr	x8, [sp, #16]
  41863c:	cbnz	x8, 418648 <error@@Base+0x1688c>
  418640:	str	wzr, [sp, #28]
  418644:	b	41865c <error@@Base+0x168a0>
  418648:	ldur	x8, [x29, #-8]
  41864c:	ldr	x8, [x8]
  418650:	ldr	x9, [sp, #40]
  418654:	ldrb	w10, [x8, x9]
  418658:	str	w10, [sp, #28]
  41865c:	mov	x8, #0x1                   	// #1
  418660:	str	x8, [sp, #32]
  418664:	ldur	x8, [x29, #-8]
  418668:	ldur	x9, [x29, #-32]
  41866c:	str	x9, [x8, #32]
  418670:	b	41867c <error@@Base+0x168c0>
  418674:	ldr	w8, [sp, #24]
  418678:	str	w8, [sp, #28]
  41867c:	ldr	x8, [sp, #32]
  418680:	ldr	x9, [sp, #40]
  418684:	add	x8, x9, x8
  418688:	str	x8, [sp, #40]
  41868c:	b	418584 <error@@Base+0x167c8>
  418690:	ldr	w8, [sp, #28]
  418694:	ldur	x9, [x29, #-24]
  418698:	str	w8, [x9]
  41869c:	ldr	x0, [sp, #40]
  4186a0:	ldp	x29, x30, [sp, #80]
  4186a4:	add	sp, sp, #0x60
  4186a8:	ret
  4186ac:	sub	sp, sp, #0x10
  4186b0:	mov	x8, #0x40                  	// #64
  4186b4:	str	x0, [sp, #8]
  4186b8:	str	x1, [sp]
  4186bc:	ldr	x9, [sp, #8]
  4186c0:	ldr	x10, [sp]
  4186c4:	sdiv	x10, x10, x8
  4186c8:	ldr	x9, [x9, x10, lsl #3]
  4186cc:	ldr	x10, [sp]
  4186d0:	sdiv	x11, x10, x8
  4186d4:	mul	x8, x11, x8
  4186d8:	subs	x8, x10, x8
  4186dc:	lsr	x8, x9, x8
  4186e0:	tst	x8, #0x1
  4186e4:	cset	w12, ne  // ne = any
  4186e8:	and	w0, w12, #0x1
  4186ec:	add	sp, sp, #0x10
  4186f0:	ret
  4186f4:	sub	sp, sp, #0x50
  4186f8:	stp	x29, x30, [sp, #64]
  4186fc:	add	x29, sp, #0x40
  418700:	stur	x0, [x29, #-16]
  418704:	stur	x1, [x29, #-24]
  418708:	str	x2, [sp, #32]
  41870c:	ldur	x8, [x29, #-16]
  418710:	ldr	x8, [x8, #152]
  418714:	str	x8, [sp, #24]
  418718:	str	xzr, [sp, #16]
  41871c:	ldr	x8, [sp, #16]
  418720:	ldur	x9, [x29, #-24]
  418724:	ldr	x9, [x9, #8]
  418728:	cmp	x8, x9
  41872c:	b.ge	418808 <error@@Base+0x16a4c>  // b.tcont
  418730:	ldur	x8, [x29, #-24]
  418734:	mov	x9, #0x10                  	// #16
  418738:	ldr	x8, [x8, #16]
  41873c:	ldr	x10, [sp, #16]
  418740:	ldr	x8, [x8, x10, lsl #3]
  418744:	str	x8, [sp]
  418748:	ldr	x8, [sp, #24]
  41874c:	ldr	x8, [x8]
  418750:	ldr	x10, [sp]
  418754:	mul	x9, x9, x10
  418758:	add	x8, x8, x9
  41875c:	ldr	w11, [x8, #8]
  418760:	and	w11, w11, #0xff
  418764:	cmp	w11, #0x8
  418768:	b.ne	4187f8 <error@@Base+0x16a3c>  // b.any
  41876c:	ldr	x8, [sp, #24]
  418770:	ldr	x8, [x8]
  418774:	ldr	x9, [sp]
  418778:	mov	x10, #0x10                  	// #16
  41877c:	mul	x9, x10, x9
  418780:	ldr	x8, [x8, x9]
  418784:	cmp	x8, #0x40
  418788:	b.ge	4187f8 <error@@Base+0x16a3c>  // b.tcont
  41878c:	ldr	x8, [sp, #24]
  418790:	ldr	x8, [x8, #160]
  418794:	ldr	x9, [sp, #24]
  418798:	ldr	x9, [x9]
  41879c:	ldr	x10, [sp]
  4187a0:	mov	x11, #0x10                  	// #16
  4187a4:	mul	x10, x11, x10
  4187a8:	ldr	x9, [x9, x10]
  4187ac:	mov	x10, #0x1                   	// #1
  4187b0:	lsl	x9, x10, x9
  4187b4:	and	x8, x8, x9
  4187b8:	cbz	x8, 4187f8 <error@@Base+0x16a3c>
  4187bc:	ldur	x0, [x29, #-16]
  4187c0:	ldr	x1, [sp]
  4187c4:	ldr	x2, [sp, #32]
  4187c8:	bl	419534 <error@@Base+0x17778>
  4187cc:	str	w0, [sp, #12]
  4187d0:	ldr	w8, [sp, #12]
  4187d4:	cmp	w8, #0x0
  4187d8:	cset	w8, ne  // ne = any
  4187dc:	and	w8, w8, #0x1
  4187e0:	mov	w1, w8
  4187e4:	sxtw	x9, w1
  4187e8:	cbz	x9, 4187f8 <error@@Base+0x16a3c>
  4187ec:	ldr	w8, [sp, #12]
  4187f0:	stur	w8, [x29, #-4]
  4187f4:	b	41880c <error@@Base+0x16a50>
  4187f8:	ldr	x8, [sp, #16]
  4187fc:	add	x8, x8, #0x1
  418800:	str	x8, [sp, #16]
  418804:	b	41871c <error@@Base+0x16960>
  418808:	stur	wzr, [x29, #-4]
  41880c:	ldur	w0, [x29, #-4]
  418810:	ldp	x29, x30, [sp, #64]
  418814:	add	sp, sp, #0x50
  418818:	ret
  41881c:	sub	sp, sp, #0xe0
  418820:	stp	x29, x30, [sp, #208]
  418824:	add	x29, sp, #0xd0
  418828:	stur	x0, [x29, #-8]
  41882c:	stur	x1, [x29, #-16]
  418830:	ldur	x8, [x29, #-8]
  418834:	ldr	x8, [x8, #152]
  418838:	stur	x8, [x29, #-24]
  41883c:	ldur	x8, [x29, #-8]
  418840:	ldr	x8, [x8, #72]
  418844:	stur	x8, [x29, #-48]
  418848:	stur	xzr, [x29, #-40]
  41884c:	ldur	x8, [x29, #-40]
  418850:	ldur	x9, [x29, #-16]
  418854:	ldr	x9, [x9, #8]
  418858:	cmp	x8, x9
  41885c:	b.ge	418d6c <error@@Base+0x16fb0>  // b.tcont
  418860:	ldur	x8, [x29, #-16]
  418864:	mov	x9, #0x10                  	// #16
  418868:	ldr	x8, [x8, #16]
  41886c:	ldur	x10, [x29, #-40]
  418870:	ldr	x8, [x8, x10, lsl #3]
  418874:	stur	x8, [x29, #-80]
  418878:	ldur	x8, [x29, #-24]
  41887c:	ldr	x8, [x8]
  418880:	ldur	x10, [x29, #-80]
  418884:	mul	x9, x9, x10
  418888:	add	x8, x8, x9
  41888c:	stur	x8, [x29, #-96]
  418890:	ldur	x8, [x29, #-96]
  418894:	ldr	w11, [x8, #8]
  418898:	and	w11, w11, #0xff
  41889c:	cmp	w11, #0x4
  4188a0:	b.eq	4188a8 <error@@Base+0x16aec>  // b.none
  4188a4:	b	418d5c <error@@Base+0x16fa0>
  4188a8:	ldur	x8, [x29, #-96]
  4188ac:	mov	x9, #0x8                   	// #8
  4188b0:	ldr	w10, [x8, #8]
  4188b4:	lsr	w9, w10, w9
  4188b8:	and	w9, w9, #0x3ff
  4188bc:	cbz	w9, 41897c <error@@Base+0x16bc0>
  4188c0:	ldur	x0, [x29, #-8]
  4188c4:	ldur	x1, [x29, #-48]
  4188c8:	ldur	x8, [x29, #-8]
  4188cc:	ldr	w2, [x8, #160]
  4188d0:	bl	418340 <error@@Base+0x16584>
  4188d4:	stur	w0, [x29, #-84]
  4188d8:	ldur	x8, [x29, #-96]
  4188dc:	mov	x9, #0x8                   	// #8
  4188e0:	ldr	w10, [x8, #8]
  4188e4:	lsr	w9, w10, w9
  4188e8:	and	w9, w9, #0x3ff
  4188ec:	and	w9, w9, #0x4
  4188f0:	cbz	w9, 418900 <error@@Base+0x16b44>
  4188f4:	ldur	w8, [x29, #-84]
  4188f8:	and	w8, w8, #0x1
  4188fc:	cbz	w8, 418978 <error@@Base+0x16bbc>
  418900:	ldur	x8, [x29, #-96]
  418904:	mov	x9, #0x8                   	// #8
  418908:	ldr	w10, [x8, #8]
  41890c:	lsr	w9, w10, w9
  418910:	and	w9, w9, #0x3ff
  418914:	and	w9, w9, #0x8
  418918:	cbz	w9, 418928 <error@@Base+0x16b6c>
  41891c:	ldur	w8, [x29, #-84]
  418920:	and	w8, w8, #0x1
  418924:	cbnz	w8, 418978 <error@@Base+0x16bbc>
  418928:	ldur	x8, [x29, #-96]
  41892c:	mov	x9, #0x8                   	// #8
  418930:	ldr	w10, [x8, #8]
  418934:	lsr	w9, w10, w9
  418938:	and	w9, w9, #0x3ff
  41893c:	and	w9, w9, #0x20
  418940:	cbz	w9, 418950 <error@@Base+0x16b94>
  418944:	ldur	w8, [x29, #-84]
  418948:	and	w8, w8, #0x2
  41894c:	cbz	w8, 418978 <error@@Base+0x16bbc>
  418950:	ldur	x8, [x29, #-96]
  418954:	mov	x9, #0x8                   	// #8
  418958:	ldr	w10, [x8, #8]
  41895c:	lsr	w9, w10, w9
  418960:	and	w9, w9, #0x3ff
  418964:	and	w9, w9, #0x80
  418968:	cbz	w9, 41897c <error@@Base+0x16bc0>
  41896c:	ldur	w8, [x29, #-84]
  418970:	and	w8, w8, #0x8
  418974:	cbnz	w8, 41897c <error@@Base+0x16bc0>
  418978:	b	418d5c <error@@Base+0x16fa0>
  41897c:	ldur	x8, [x29, #-8]
  418980:	ldr	x8, [x8, #200]
  418984:	stur	x8, [x29, #-72]
  418988:	ldur	x0, [x29, #-8]
  41898c:	ldur	x1, [x29, #-80]
  418990:	ldur	x2, [x29, #-48]
  418994:	bl	4196b8 <error@@Base+0x178fc>
  418998:	stur	w0, [x29, #-28]
  41899c:	ldur	w9, [x29, #-28]
  4189a0:	cmp	w9, #0x0
  4189a4:	cset	w9, ne  // ne = any
  4189a8:	and	w9, w9, #0x1
  4189ac:	mov	w1, w9
  4189b0:	sxtw	x8, w1
  4189b4:	cbz	x8, 4189bc <error@@Base+0x16c00>
  4189b8:	b	418d70 <error@@Base+0x16fb4>
  4189bc:	ldur	x8, [x29, #-72]
  4189c0:	ldur	x9, [x29, #-8]
  4189c4:	ldr	x9, [x9, #200]
  4189c8:	cmp	x8, x9
  4189cc:	b.ge	418d5c <error@@Base+0x16fa0>  // b.tcont
  4189d0:	ldur	x8, [x29, #-8]
  4189d4:	ldr	x8, [x8, #216]
  4189d8:	ldur	x9, [x29, #-72]
  4189dc:	mov	x10, #0x28                  	// #40
  4189e0:	mul	x9, x10, x9
  4189e4:	add	x8, x8, x9
  4189e8:	str	x8, [sp, #80]
  4189ec:	ldr	x8, [sp, #80]
  4189f0:	ldr	x8, [x8]
  4189f4:	ldur	x9, [x29, #-80]
  4189f8:	cmp	x8, x9
  4189fc:	b.ne	418a14 <error@@Base+0x16c58>  // b.any
  418a00:	ldr	x8, [sp, #80]
  418a04:	ldr	x8, [x8, #8]
  418a08:	ldur	x9, [x29, #-48]
  418a0c:	cmp	x8, x9
  418a10:	b.eq	418a18 <error@@Base+0x16c5c>  // b.none
  418a14:	b	418d4c <error@@Base+0x16f90>
  418a18:	ldr	x8, [sp, #80]
  418a1c:	ldr	x8, [x8, #24]
  418a20:	ldr	x9, [sp, #80]
  418a24:	ldr	x9, [x9, #16]
  418a28:	subs	x8, x8, x9
  418a2c:	str	x8, [sp, #96]
  418a30:	ldr	x8, [sp, #96]
  418a34:	cbnz	x8, 418a70 <error@@Base+0x16cb4>
  418a38:	ldur	x8, [x29, #-24]
  418a3c:	ldr	x8, [x8, #48]
  418a40:	ldur	x9, [x29, #-24]
  418a44:	ldr	x9, [x9, #40]
  418a48:	ldur	x10, [x29, #-80]
  418a4c:	mov	x11, #0x18                  	// #24
  418a50:	mul	x10, x11, x10
  418a54:	add	x9, x9, x10
  418a58:	ldr	x9, [x9, #16]
  418a5c:	ldr	x9, [x9]
  418a60:	mul	x9, x11, x9
  418a64:	add	x8, x8, x9
  418a68:	str	x8, [sp, #48]
  418a6c:	b	418a98 <error@@Base+0x16cdc>
  418a70:	ldur	x8, [x29, #-24]
  418a74:	ldr	x8, [x8, #48]
  418a78:	ldur	x9, [x29, #-24]
  418a7c:	mov	x10, #0x18                  	// #24
  418a80:	ldr	x9, [x9, #24]
  418a84:	ldur	x11, [x29, #-80]
  418a88:	ldr	x9, [x9, x11, lsl #3]
  418a8c:	mul	x9, x10, x9
  418a90:	add	x8, x8, x9
  418a94:	str	x8, [sp, #48]
  418a98:	ldr	x8, [sp, #48]
  418a9c:	str	x8, [sp, #104]
  418aa0:	ldur	x8, [x29, #-48]
  418aa4:	ldr	x9, [sp, #80]
  418aa8:	ldr	x9, [x9, #24]
  418aac:	add	x8, x8, x9
  418ab0:	ldr	x9, [sp, #80]
  418ab4:	ldr	x9, [x9, #16]
  418ab8:	subs	x8, x8, x9
  418abc:	stur	x8, [x29, #-56]
  418ac0:	ldur	x0, [x29, #-8]
  418ac4:	ldur	x8, [x29, #-56]
  418ac8:	subs	x1, x8, #0x1
  418acc:	ldur	x8, [x29, #-8]
  418ad0:	ldr	w2, [x8, #160]
  418ad4:	bl	418340 <error@@Base+0x16584>
  418ad8:	stur	w0, [x29, #-84]
  418adc:	ldur	x8, [x29, #-8]
  418ae0:	ldr	x8, [x8, #184]
  418ae4:	ldur	x9, [x29, #-56]
  418ae8:	mov	x10, #0x8                   	// #8
  418aec:	mul	x9, x10, x9
  418af0:	add	x8, x8, x9
  418af4:	ldr	x8, [x8]
  418af8:	str	x8, [sp, #88]
  418afc:	ldur	x8, [x29, #-8]
  418b00:	ldr	x8, [x8, #184]
  418b04:	ldur	x9, [x29, #-48]
  418b08:	mul	x9, x10, x9
  418b0c:	add	x8, x8, x9
  418b10:	ldr	x8, [x8]
  418b14:	cbnz	x8, 418b24 <error@@Base+0x16d68>
  418b18:	mov	x8, xzr
  418b1c:	str	x8, [sp, #40]
  418b20:	b	418b48 <error@@Base+0x16d8c>
  418b24:	ldur	x8, [x29, #-8]
  418b28:	ldr	x8, [x8, #184]
  418b2c:	ldur	x9, [x29, #-48]
  418b30:	mov	x10, #0x8                   	// #8
  418b34:	mul	x9, x10, x9
  418b38:	add	x8, x8, x9
  418b3c:	ldr	x8, [x8]
  418b40:	ldr	x8, [x8, #16]
  418b44:	str	x8, [sp, #40]
  418b48:	ldr	x8, [sp, #40]
  418b4c:	stur	x8, [x29, #-64]
  418b50:	ldr	x8, [sp, #88]
  418b54:	cbnz	x8, 418bd8 <error@@Base+0x16e1c>
  418b58:	ldur	x1, [x29, #-24]
  418b5c:	ldr	x2, [sp, #104]
  418b60:	ldur	w3, [x29, #-84]
  418b64:	sub	x0, x29, #0x1c
  418b68:	bl	4158fc <error@@Base+0x13b40>
  418b6c:	ldur	x8, [x29, #-8]
  418b70:	ldr	x8, [x8, #184]
  418b74:	ldur	x9, [x29, #-56]
  418b78:	mov	x10, #0x8                   	// #8
  418b7c:	mul	x9, x10, x9
  418b80:	add	x8, x8, x9
  418b84:	str	x0, [x8]
  418b88:	ldur	x8, [x29, #-8]
  418b8c:	ldr	x8, [x8, #184]
  418b90:	ldur	x9, [x29, #-56]
  418b94:	mul	x9, x10, x9
  418b98:	add	x8, x8, x9
  418b9c:	ldr	x8, [x8]
  418ba0:	mov	w11, #0x0                   	// #0
  418ba4:	str	w11, [sp, #36]
  418ba8:	cbnz	x8, 418bbc <error@@Base+0x16e00>
  418bac:	ldur	w8, [x29, #-28]
  418bb0:	cmp	w8, #0x0
  418bb4:	cset	w8, ne  // ne = any
  418bb8:	str	w8, [sp, #36]
  418bbc:	ldr	w8, [sp, #36]
  418bc0:	and	w8, w8, #0x1
  418bc4:	mov	w0, w8
  418bc8:	sxtw	x9, w0
  418bcc:	cbz	x9, 418bd4 <error@@Base+0x16e18>
  418bd0:	b	418d70 <error@@Base+0x16fb4>
  418bd4:	b	418cb4 <error@@Base+0x16ef8>
  418bd8:	ldr	x8, [sp, #88]
  418bdc:	ldr	x1, [x8, #80]
  418be0:	ldr	x2, [sp, #104]
  418be4:	add	x0, sp, #0x38
  418be8:	bl	419cb0 <error@@Base+0x17ef4>
  418bec:	stur	w0, [x29, #-28]
  418bf0:	ldur	w9, [x29, #-28]
  418bf4:	cmp	w9, #0x0
  418bf8:	cset	w9, ne  // ne = any
  418bfc:	and	w9, w9, #0x1
  418c00:	mov	w1, w9
  418c04:	sxtw	x8, w1
  418c08:	cbz	x8, 418c1c <error@@Base+0x16e60>
  418c0c:	add	x8, sp, #0x38
  418c10:	ldr	x0, [x8, #16]
  418c14:	bl	401a90 <free@plt>
  418c18:	b	418d70 <error@@Base+0x16fb4>
  418c1c:	ldur	x1, [x29, #-24]
  418c20:	ldur	w3, [x29, #-84]
  418c24:	sub	x0, x29, #0x1c
  418c28:	add	x8, sp, #0x38
  418c2c:	mov	x2, x8
  418c30:	str	x8, [sp, #24]
  418c34:	bl	4158fc <error@@Base+0x13b40>
  418c38:	ldur	x8, [x29, #-8]
  418c3c:	ldr	x8, [x8, #184]
  418c40:	ldur	x9, [x29, #-56]
  418c44:	mov	x10, #0x8                   	// #8
  418c48:	mul	x9, x10, x9
  418c4c:	add	x8, x8, x9
  418c50:	str	x0, [x8]
  418c54:	ldr	x8, [sp, #24]
  418c58:	ldr	x0, [x8, #16]
  418c5c:	str	x10, [sp, #16]
  418c60:	bl	401a90 <free@plt>
  418c64:	ldur	x8, [x29, #-8]
  418c68:	ldr	x8, [x8, #184]
  418c6c:	ldur	x9, [x29, #-56]
  418c70:	ldr	x10, [sp, #16]
  418c74:	mul	x9, x10, x9
  418c78:	add	x8, x8, x9
  418c7c:	ldr	x8, [x8]
  418c80:	mov	w11, #0x0                   	// #0
  418c84:	str	w11, [sp, #12]
  418c88:	cbnz	x8, 418c9c <error@@Base+0x16ee0>
  418c8c:	ldur	w8, [x29, #-28]
  418c90:	cmp	w8, #0x0
  418c94:	cset	w8, ne  // ne = any
  418c98:	str	w8, [sp, #12]
  418c9c:	ldr	w8, [sp, #12]
  418ca0:	and	w8, w8, #0x1
  418ca4:	mov	w0, w8
  418ca8:	sxtw	x9, w0
  418cac:	cbz	x9, 418cb4 <error@@Base+0x16ef8>
  418cb0:	b	418d70 <error@@Base+0x16fb4>
  418cb4:	ldr	x8, [sp, #96]
  418cb8:	cbnz	x8, 418d4c <error@@Base+0x16f90>
  418cbc:	ldur	x8, [x29, #-8]
  418cc0:	ldr	x8, [x8, #184]
  418cc4:	ldur	x9, [x29, #-48]
  418cc8:	mov	x10, #0x8                   	// #8
  418ccc:	mul	x9, x10, x9
  418cd0:	add	x8, x8, x9
  418cd4:	ldr	x8, [x8]
  418cd8:	ldr	x8, [x8, #16]
  418cdc:	ldur	x9, [x29, #-64]
  418ce0:	cmp	x8, x9
  418ce4:	b.le	418d4c <error@@Base+0x16f90>
  418ce8:	ldur	x0, [x29, #-8]
  418cec:	ldr	x1, [sp, #104]
  418cf0:	ldur	x2, [x29, #-48]
  418cf4:	bl	4186f4 <error@@Base+0x16938>
  418cf8:	stur	w0, [x29, #-28]
  418cfc:	ldur	w8, [x29, #-28]
  418d00:	cmp	w8, #0x0
  418d04:	cset	w8, ne  // ne = any
  418d08:	and	w8, w8, #0x1
  418d0c:	mov	w1, w8
  418d10:	sxtw	x9, w1
  418d14:	cbz	x9, 418d1c <error@@Base+0x16f60>
  418d18:	b	418d70 <error@@Base+0x16fb4>
  418d1c:	ldur	x0, [x29, #-8]
  418d20:	ldr	x1, [sp, #104]
  418d24:	bl	41881c <error@@Base+0x16a60>
  418d28:	stur	w0, [x29, #-28]
  418d2c:	ldur	w8, [x29, #-28]
  418d30:	cmp	w8, #0x0
  418d34:	cset	w8, ne  // ne = any
  418d38:	and	w8, w8, #0x1
  418d3c:	mov	w1, w8
  418d40:	sxtw	x9, w1
  418d44:	cbz	x9, 418d4c <error@@Base+0x16f90>
  418d48:	b	418d70 <error@@Base+0x16fb4>
  418d4c:	ldur	x8, [x29, #-72]
  418d50:	add	x8, x8, #0x1
  418d54:	stur	x8, [x29, #-72]
  418d58:	b	4189bc <error@@Base+0x16c00>
  418d5c:	ldur	x8, [x29, #-40]
  418d60:	add	x8, x8, #0x1
  418d64:	stur	x8, [x29, #-40]
  418d68:	b	41884c <error@@Base+0x16a90>
  418d6c:	stur	wzr, [x29, #-28]
  418d70:	ldur	w0, [x29, #-28]
  418d74:	ldp	x29, x30, [sp, #208]
  418d78:	add	sp, sp, #0xe0
  418d7c:	ret
  418d80:	sub	sp, sp, #0x60
  418d84:	stp	x29, x30, [sp, #80]
  418d88:	add	x29, sp, #0x50
  418d8c:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  418d90:	stur	x0, [x29, #-16]
  418d94:	stur	w1, [x29, #-20]
  418d98:	ldur	x9, [x29, #-16]
  418d9c:	stur	x9, [x29, #-32]
  418da0:	ldur	x9, [x29, #-32]
  418da4:	ldr	x9, [x9, #64]
  418da8:	cmp	x8, x9
  418dac:	cset	w10, ls  // ls = plast
  418db0:	and	w10, w10, #0x1
  418db4:	mov	w0, w10
  418db8:	sxtw	x8, w0
  418dbc:	cbz	x8, 418dcc <error@@Base+0x17010>
  418dc0:	mov	w8, #0xc                   	// #12
  418dc4:	stur	w8, [x29, #-4]
  418dc8:	b	418fbc <error@@Base+0x17200>
  418dcc:	ldur	x0, [x29, #-32]
  418dd0:	ldursw	x8, [x29, #-20]
  418dd4:	ldur	x9, [x29, #-32]
  418dd8:	ldr	x9, [x9, #88]
  418ddc:	ldur	x10, [x29, #-32]
  418de0:	ldr	x10, [x10, #64]
  418de4:	mov	x11, #0x2                   	// #2
  418de8:	mul	x10, x10, x11
  418dec:	cmp	x9, x10
  418df0:	str	x0, [sp, #32]
  418df4:	str	x8, [sp, #24]
  418df8:	b.ge	418e0c <error@@Base+0x17050>  // b.tcont
  418dfc:	ldur	x8, [x29, #-32]
  418e00:	ldr	x8, [x8, #88]
  418e04:	str	x8, [sp, #16]
  418e08:	b	418e20 <error@@Base+0x17064>
  418e0c:	ldur	x8, [x29, #-32]
  418e10:	ldr	x8, [x8, #64]
  418e14:	mov	x9, #0x2                   	// #2
  418e18:	mul	x8, x8, x9
  418e1c:	str	x8, [sp, #16]
  418e20:	ldr	x8, [sp, #16]
  418e24:	ldr	x9, [sp, #24]
  418e28:	cmp	x9, x8
  418e2c:	b.ge	418e80 <error@@Base+0x170c4>  // b.tcont
  418e30:	ldur	x8, [x29, #-32]
  418e34:	ldr	x8, [x8, #88]
  418e38:	ldur	x9, [x29, #-32]
  418e3c:	ldr	x9, [x9, #64]
  418e40:	mov	x10, #0x2                   	// #2
  418e44:	mul	x9, x9, x10
  418e48:	cmp	x8, x9
  418e4c:	b.ge	418e60 <error@@Base+0x170a4>  // b.tcont
  418e50:	ldur	x8, [x29, #-32]
  418e54:	ldr	x8, [x8, #88]
  418e58:	str	x8, [sp, #8]
  418e5c:	b	418e74 <error@@Base+0x170b8>
  418e60:	ldur	x8, [x29, #-32]
  418e64:	ldr	x8, [x8, #64]
  418e68:	mov	x9, #0x2                   	// #2
  418e6c:	mul	x8, x8, x9
  418e70:	str	x8, [sp, #8]
  418e74:	ldr	x8, [sp, #8]
  418e78:	str	x8, [sp]
  418e7c:	b	418e88 <error@@Base+0x170cc>
  418e80:	ldursw	x8, [x29, #-20]
  418e84:	str	x8, [sp]
  418e88:	ldr	x8, [sp]
  418e8c:	ldr	x0, [sp, #32]
  418e90:	mov	x1, x8
  418e94:	bl	40cce8 <error@@Base+0xaf2c>
  418e98:	stur	w0, [x29, #-24]
  418e9c:	ldur	w9, [x29, #-24]
  418ea0:	cmp	w9, #0x0
  418ea4:	cset	w9, ne  // ne = any
  418ea8:	and	w9, w9, #0x1
  418eac:	mov	w1, w9
  418eb0:	sxtw	x8, w1
  418eb4:	cbz	x8, 418ec4 <error@@Base+0x17108>
  418eb8:	ldur	w8, [x29, #-24]
  418ebc:	stur	w8, [x29, #-4]
  418ec0:	b	418fbc <error@@Base+0x17200>
  418ec4:	ldur	x8, [x29, #-16]
  418ec8:	ldr	x8, [x8, #184]
  418ecc:	cbz	x8, 418f28 <error@@Base+0x1716c>
  418ed0:	ldur	x8, [x29, #-16]
  418ed4:	ldr	x0, [x8, #184]
  418ed8:	ldur	x8, [x29, #-32]
  418edc:	ldr	x8, [x8, #64]
  418ee0:	add	x8, x8, #0x1
  418ee4:	mov	x9, #0x8                   	// #8
  418ee8:	mul	x1, x8, x9
  418eec:	bl	401940 <realloc@plt>
  418ef0:	str	x0, [sp, #40]
  418ef4:	ldr	x8, [sp, #40]
  418ef8:	cmp	x8, #0x0
  418efc:	cset	w10, eq  // eq = none
  418f00:	and	w10, w10, #0x1
  418f04:	mov	w0, w10
  418f08:	sxtw	x8, w0
  418f0c:	cbz	x8, 418f1c <error@@Base+0x17160>
  418f10:	mov	w8, #0xc                   	// #12
  418f14:	stur	w8, [x29, #-4]
  418f18:	b	418fbc <error@@Base+0x17200>
  418f1c:	ldr	x8, [sp, #40]
  418f20:	ldur	x9, [x29, #-16]
  418f24:	str	x8, [x9, #184]
  418f28:	ldur	x8, [x29, #-32]
  418f2c:	ldrb	w9, [x8, #136]
  418f30:	cbz	w9, 418f88 <error@@Base+0x171cc>
  418f34:	ldur	x8, [x29, #-32]
  418f38:	ldr	w9, [x8, #144]
  418f3c:	cmp	w9, #0x1
  418f40:	b.le	418f7c <error@@Base+0x171c0>
  418f44:	ldur	x0, [x29, #-32]
  418f48:	bl	40ce68 <error@@Base+0xb0ac>
  418f4c:	stur	w0, [x29, #-24]
  418f50:	ldur	w8, [x29, #-24]
  418f54:	cmp	w8, #0x0
  418f58:	cset	w8, ne  // ne = any
  418f5c:	and	w8, w8, #0x1
  418f60:	mov	w1, w8
  418f64:	sxtw	x9, w1
  418f68:	cbz	x9, 418f78 <error@@Base+0x171bc>
  418f6c:	ldur	w8, [x29, #-24]
  418f70:	stur	w8, [x29, #-4]
  418f74:	b	418fbc <error@@Base+0x17200>
  418f78:	b	418f84 <error@@Base+0x171c8>
  418f7c:	ldur	x0, [x29, #-32]
  418f80:	bl	40da54 <error@@Base+0xbc98>
  418f84:	b	418fb8 <error@@Base+0x171fc>
  418f88:	ldur	x8, [x29, #-32]
  418f8c:	ldr	w9, [x8, #144]
  418f90:	cmp	w9, #0x1
  418f94:	b.le	418fa4 <error@@Base+0x171e8>
  418f98:	ldur	x0, [x29, #-32]
  418f9c:	bl	40db60 <error@@Base+0xbda4>
  418fa0:	b	418fb8 <error@@Base+0x171fc>
  418fa4:	ldur	x8, [x29, #-32]
  418fa8:	ldr	x8, [x8, #120]
  418fac:	cbz	x8, 418fb8 <error@@Base+0x171fc>
  418fb0:	ldur	x0, [x29, #-32]
  418fb4:	bl	40dea4 <error@@Base+0xc0e8>
  418fb8:	stur	wzr, [x29, #-4]
  418fbc:	ldur	w0, [x29, #-4]
  418fc0:	ldp	x29, x30, [sp, #80]
  418fc4:	add	sp, sp, #0x60
  418fc8:	ret
  418fcc:	sub	sp, sp, #0x40
  418fd0:	stp	x29, x30, [sp, #48]
  418fd4:	add	x29, sp, #0x30
  418fd8:	mov	w8, #0x1                   	// #1
  418fdc:	stur	x0, [x29, #-16]
  418fe0:	str	x1, [sp, #24]
  418fe4:	str	x2, [sp, #16]
  418fe8:	ldr	x9, [sp, #16]
  418fec:	ldrb	w10, [x9, #104]
  418ff0:	mov	w11, #0x5                   	// #5
  418ff4:	lsr	w10, w10, w11
  418ff8:	and	w8, w10, w8
  418ffc:	and	w8, w8, #0xff
  419000:	mov	w9, w8
  419004:	ubfx	x9, x9, #0, #32
  419008:	cbz	x9, 41904c <error@@Base+0x17290>
  41900c:	ldr	x0, [sp, #24]
  419010:	ldr	x1, [sp, #16]
  419014:	bl	41c578 <error@@Base+0x1a7bc>
  419018:	ldur	x8, [x29, #-16]
  41901c:	str	w0, [x8]
  419020:	ldur	x8, [x29, #-16]
  419024:	ldr	w9, [x8]
  419028:	cmp	w9, #0x0
  41902c:	cset	w9, ne  // ne = any
  419030:	and	w9, w9, #0x1
  419034:	mov	w1, w9
  419038:	sxtw	x8, w1
  41903c:	cbz	x8, 41904c <error@@Base+0x17290>
  419040:	mov	x8, xzr
  419044:	stur	x8, [x29, #-8]
  419048:	b	419190 <error@@Base+0x173d4>
  41904c:	ldr	x8, [sp, #24]
  419050:	ldr	x8, [x8, #8]
  419054:	ldr	x9, [sp, #24]
  419058:	ldr	x10, [x9, #72]
  41905c:	add	x11, x10, #0x1
  419060:	str	x11, [x9, #72]
  419064:	add	x8, x8, x10
  419068:	ldrb	w12, [x8]
  41906c:	strb	w12, [sp, #7]
  419070:	ldr	x8, [sp, #16]
  419074:	ldr	x8, [x8, #88]
  419078:	str	x8, [sp, #8]
  41907c:	ldr	x8, [sp, #8]
  419080:	cmp	x8, #0x0
  419084:	cset	w9, ne  // ne = any
  419088:	and	w9, w9, #0x1
  41908c:	mov	w0, w9
  419090:	sxtw	x8, w0
  419094:	cbz	x8, 4190bc <error@@Base+0x17300>
  419098:	ldr	x8, [sp, #8]
  41909c:	ldrb	w9, [sp, #7]
  4190a0:	mov	w10, w9
  4190a4:	mov	x11, #0x8                   	// #8
  4190a8:	mul	x10, x11, x10
  4190ac:	add	x8, x8, x10
  4190b0:	ldr	x8, [x8]
  4190b4:	stur	x8, [x29, #-8]
  4190b8:	b	419190 <error@@Base+0x173d4>
  4190bc:	ldr	x8, [sp, #16]
  4190c0:	ldr	x8, [x8, #96]
  4190c4:	str	x8, [sp, #8]
  4190c8:	ldr	x8, [sp, #8]
  4190cc:	cmp	x8, #0x0
  4190d0:	cset	w9, ne  // ne = any
  4190d4:	and	w9, w9, #0x1
  4190d8:	mov	w0, w9
  4190dc:	sxtw	x8, w0
  4190e0:	cbz	x8, 419160 <error@@Base+0x173a4>
  4190e4:	ldr	x0, [sp, #24]
  4190e8:	ldr	x8, [sp, #24]
  4190ec:	ldr	x8, [x8, #72]
  4190f0:	subs	x1, x8, #0x1
  4190f4:	ldr	x8, [sp, #24]
  4190f8:	ldr	w2, [x8, #160]
  4190fc:	bl	418340 <error@@Base+0x16584>
  419100:	str	w0, [sp]
  419104:	ldr	w9, [sp]
  419108:	and	w9, w9, #0x1
  41910c:	cbz	w9, 41913c <error@@Base+0x17380>
  419110:	ldr	x8, [sp, #8]
  419114:	ldrb	w9, [sp, #7]
  419118:	add	w9, w9, #0x100
  41911c:	mov	w0, w9
  419120:	sxtw	x10, w0
  419124:	mov	x11, #0x8                   	// #8
  419128:	mul	x10, x11, x10
  41912c:	add	x8, x8, x10
  419130:	ldr	x8, [x8]
  419134:	stur	x8, [x29, #-8]
  419138:	b	419190 <error@@Base+0x173d4>
  41913c:	ldr	x8, [sp, #8]
  419140:	ldrb	w9, [sp, #7]
  419144:	mov	w10, w9
  419148:	mov	x11, #0x8                   	// #8
  41914c:	mul	x10, x11, x10
  419150:	add	x8, x8, x10
  419154:	ldr	x8, [x8]
  419158:	stur	x8, [x29, #-8]
  41915c:	b	419190 <error@@Base+0x173d4>
  419160:	ldr	x8, [sp, #24]
  419164:	ldr	x0, [x8, #152]
  419168:	ldr	x1, [sp, #16]
  41916c:	bl	41c95c <error@@Base+0x1aba0>
  419170:	tbnz	w0, #0, 41918c <error@@Base+0x173d0>
  419174:	ldur	x8, [x29, #-16]
  419178:	mov	w9, #0xc                   	// #12
  41917c:	str	w9, [x8]
  419180:	mov	x8, xzr
  419184:	stur	x8, [x29, #-8]
  419188:	b	419190 <error@@Base+0x173d4>
  41918c:	b	419070 <error@@Base+0x172b4>
  419190:	ldur	x0, [x29, #-8]
  419194:	ldp	x29, x30, [sp, #48]
  419198:	add	sp, sp, #0x40
  41919c:	ret
  4191a0:	sub	sp, sp, #0x80
  4191a4:	stp	x29, x30, [sp, #112]
  4191a8:	add	x29, sp, #0x70
  4191ac:	stur	x0, [x29, #-16]
  4191b0:	stur	x1, [x29, #-24]
  4191b4:	stur	x2, [x29, #-32]
  4191b8:	ldur	x8, [x29, #-24]
  4191bc:	ldr	x8, [x8, #152]
  4191c0:	stur	x8, [x29, #-40]
  4191c4:	ldur	x8, [x29, #-24]
  4191c8:	ldr	x8, [x8, #72]
  4191cc:	stur	x8, [x29, #-48]
  4191d0:	ldur	x8, [x29, #-48]
  4191d4:	ldur	x9, [x29, #-24]
  4191d8:	ldr	x9, [x9, #192]
  4191dc:	cmp	x8, x9
  4191e0:	b.le	419214 <error@@Base+0x17458>
  4191e4:	ldur	x8, [x29, #-32]
  4191e8:	ldur	x9, [x29, #-24]
  4191ec:	ldr	x9, [x9, #184]
  4191f0:	ldur	x10, [x29, #-48]
  4191f4:	mov	x11, #0x8                   	// #8
  4191f8:	mul	x10, x11, x10
  4191fc:	add	x9, x9, x10
  419200:	str	x8, [x9]
  419204:	ldur	x8, [x29, #-48]
  419208:	ldur	x9, [x29, #-24]
  41920c:	str	x8, [x9, #192]
  419210:	b	419364 <error@@Base+0x175a8>
  419214:	ldur	x8, [x29, #-24]
  419218:	ldr	x8, [x8, #184]
  41921c:	ldur	x9, [x29, #-48]
  419220:	mov	x10, #0x8                   	// #8
  419224:	mul	x9, x10, x9
  419228:	add	x8, x8, x9
  41922c:	ldr	x8, [x8]
  419230:	cbnz	x8, 419258 <error@@Base+0x1749c>
  419234:	ldur	x8, [x29, #-32]
  419238:	ldur	x9, [x29, #-24]
  41923c:	ldr	x9, [x9, #184]
  419240:	ldur	x10, [x29, #-48]
  419244:	mov	x11, #0x8                   	// #8
  419248:	mul	x10, x11, x10
  41924c:	add	x9, x9, x10
  419250:	str	x8, [x9]
  419254:	b	419364 <error@@Base+0x175a8>
  419258:	mov	x8, xzr
  41925c:	str	x8, [sp]
  419260:	ldur	x8, [x29, #-24]
  419264:	ldr	x8, [x8, #184]
  419268:	ldur	x9, [x29, #-48]
  41926c:	mov	x10, #0x8                   	// #8
  419270:	mul	x9, x10, x9
  419274:	add	x8, x8, x9
  419278:	ldr	x8, [x8]
  41927c:	str	x8, [sp, #56]
  419280:	ldr	x8, [sp, #56]
  419284:	ldr	x8, [x8, #80]
  419288:	str	x8, [sp, #8]
  41928c:	ldur	x8, [x29, #-32]
  419290:	cbz	x8, 4192e8 <error@@Base+0x1752c>
  419294:	ldur	x8, [x29, #-32]
  419298:	ldr	x8, [x8, #80]
  41929c:	str	x8, [sp]
  4192a0:	ldr	x1, [sp]
  4192a4:	ldr	x2, [sp, #8]
  4192a8:	add	x0, sp, #0x10
  4192ac:	bl	419cb0 <error@@Base+0x17ef4>
  4192b0:	ldur	x8, [x29, #-16]
  4192b4:	str	w0, [x8]
  4192b8:	ldur	x8, [x29, #-16]
  4192bc:	ldr	w9, [x8]
  4192c0:	cmp	w9, #0x0
  4192c4:	cset	w9, ne  // ne = any
  4192c8:	and	w9, w9, #0x1
  4192cc:	mov	w1, w9
  4192d0:	sxtw	x8, w1
  4192d4:	cbz	x8, 4192e4 <error@@Base+0x17528>
  4192d8:	mov	x8, xzr
  4192dc:	stur	x8, [x29, #-8]
  4192e0:	b	419448 <error@@Base+0x1768c>
  4192e4:	b	4192fc <error@@Base+0x17540>
  4192e8:	ldr	x8, [sp, #8]
  4192ec:	ldr	q0, [x8]
  4192f0:	str	q0, [sp, #16]
  4192f4:	ldr	x8, [x8, #16]
  4192f8:	str	x8, [sp, #32]
  4192fc:	ldur	x0, [x29, #-24]
  419300:	ldur	x8, [x29, #-24]
  419304:	ldr	x8, [x8, #72]
  419308:	subs	x1, x8, #0x1
  41930c:	ldur	x8, [x29, #-24]
  419310:	ldr	w2, [x8, #160]
  419314:	bl	418340 <error@@Base+0x16584>
  419318:	str	w0, [sp, #52]
  41931c:	ldur	x0, [x29, #-16]
  419320:	ldur	x1, [x29, #-40]
  419324:	ldr	w3, [sp, #52]
  419328:	add	x2, sp, #0x10
  41932c:	bl	4158fc <error@@Base+0x13b40>
  419330:	ldur	x8, [x29, #-24]
  419334:	ldr	x8, [x8, #184]
  419338:	ldur	x9, [x29, #-48]
  41933c:	mov	x10, #0x8                   	// #8
  419340:	mul	x9, x10, x9
  419344:	add	x8, x8, x9
  419348:	str	x0, [x8]
  41934c:	stur	x0, [x29, #-32]
  419350:	ldr	x8, [sp]
  419354:	cbz	x8, 419364 <error@@Base+0x175a8>
  419358:	add	x8, sp, #0x10
  41935c:	ldr	x0, [x8, #16]
  419360:	bl	401a90 <free@plt>
  419364:	ldur	x8, [x29, #-40]
  419368:	ldr	x8, [x8, #152]
  41936c:	cbz	x8, 419440 <error@@Base+0x17684>
  419370:	ldur	x8, [x29, #-32]
  419374:	cbz	x8, 419440 <error@@Base+0x17684>
  419378:	ldur	x0, [x29, #-24]
  41937c:	ldur	x8, [x29, #-32]
  419380:	add	x1, x8, #0x8
  419384:	ldur	x2, [x29, #-48]
  419388:	bl	4186f4 <error@@Base+0x16938>
  41938c:	ldur	x8, [x29, #-16]
  419390:	str	w0, [x8]
  419394:	ldur	x8, [x29, #-16]
  419398:	ldr	w9, [x8]
  41939c:	cmp	w9, #0x0
  4193a0:	cset	w9, ne  // ne = any
  4193a4:	and	w9, w9, #0x1
  4193a8:	mov	w1, w9
  4193ac:	sxtw	x8, w1
  4193b0:	cbz	x8, 4193c0 <error@@Base+0x17604>
  4193b4:	mov	x8, xzr
  4193b8:	stur	x8, [x29, #-8]
  4193bc:	b	419448 <error@@Base+0x1768c>
  4193c0:	ldur	x8, [x29, #-32]
  4193c4:	ldrb	w9, [x8, #104]
  4193c8:	mov	w10, #0x6                   	// #6
  4193cc:	lsr	w9, w9, w10
  4193d0:	and	w9, w9, #0x1
  4193d4:	and	w9, w9, #0xff
  4193d8:	cbz	w9, 419440 <error@@Base+0x17684>
  4193dc:	ldur	x0, [x29, #-24]
  4193e0:	ldur	x8, [x29, #-32]
  4193e4:	add	x1, x8, #0x8
  4193e8:	bl	41881c <error@@Base+0x16a60>
  4193ec:	ldur	x8, [x29, #-16]
  4193f0:	str	w0, [x8]
  4193f4:	ldur	x8, [x29, #-16]
  4193f8:	ldr	w9, [x8]
  4193fc:	cmp	w9, #0x0
  419400:	cset	w9, ne  // ne = any
  419404:	and	w9, w9, #0x1
  419408:	mov	w1, w9
  41940c:	sxtw	x8, w1
  419410:	cbz	x8, 419420 <error@@Base+0x17664>
  419414:	mov	x8, xzr
  419418:	stur	x8, [x29, #-8]
  41941c:	b	419448 <error@@Base+0x1768c>
  419420:	ldur	x8, [x29, #-24]
  419424:	ldr	x8, [x8, #184]
  419428:	ldur	x9, [x29, #-48]
  41942c:	mov	x10, #0x8                   	// #8
  419430:	mul	x9, x10, x9
  419434:	add	x8, x8, x9
  419438:	ldr	x8, [x8]
  41943c:	stur	x8, [x29, #-32]
  419440:	ldur	x8, [x29, #-32]
  419444:	stur	x8, [x29, #-8]
  419448:	ldur	x0, [x29, #-8]
  41944c:	ldp	x29, x30, [sp, #112]
  419450:	add	sp, sp, #0x80
  419454:	ret
  419458:	sub	sp, sp, #0x50
  41945c:	stp	x29, x30, [sp, #64]
  419460:	add	x29, sp, #0x40
  419464:	stur	x0, [x29, #-16]
  419468:	stur	x1, [x29, #-24]
  41946c:	ldur	x8, [x29, #-24]
  419470:	ldr	x8, [x8, #192]
  419474:	str	x8, [sp, #24]
  419478:	ldur	x8, [x29, #-24]
  41947c:	ldr	x8, [x8, #72]
  419480:	str	x8, [sp, #16]
  419484:	ldr	x8, [sp, #16]
  419488:	add	x8, x8, #0x1
  41948c:	str	x8, [sp, #16]
  419490:	ldr	x9, [sp, #24]
  419494:	cmp	x8, x9
  419498:	b.le	4194a8 <error@@Base+0x176ec>
  41949c:	mov	x8, xzr
  4194a0:	stur	x8, [x29, #-8]
  4194a4:	b	419524 <error@@Base+0x17768>
  4194a8:	ldur	x8, [x29, #-24]
  4194ac:	ldr	x9, [x8, #72]
  4194b0:	add	x9, x9, #0x1
  4194b4:	str	x9, [x8, #72]
  4194b8:	ldur	x8, [x29, #-24]
  4194bc:	ldr	x8, [x8, #184]
  4194c0:	ldr	x9, [sp, #16]
  4194c4:	mov	x10, #0x8                   	// #8
  4194c8:	mul	x9, x10, x9
  4194cc:	add	x8, x8, x9
  4194d0:	ldr	x8, [x8]
  4194d4:	cbz	x8, 419484 <error@@Base+0x176c8>
  4194d8:	ldur	x0, [x29, #-16]
  4194dc:	ldur	x1, [x29, #-24]
  4194e0:	mov	x8, xzr
  4194e4:	mov	x2, x8
  4194e8:	bl	4191a0 <error@@Base+0x173e4>
  4194ec:	str	x0, [sp, #32]
  4194f0:	ldur	x8, [x29, #-16]
  4194f4:	ldr	w9, [x8]
  4194f8:	mov	w10, #0x0                   	// #0
  4194fc:	str	w10, [sp, #12]
  419500:	cbnz	w9, 419514 <error@@Base+0x17758>
  419504:	ldr	x8, [sp, #32]
  419508:	cmp	x8, #0x0
  41950c:	cset	w9, eq  // eq = none
  419510:	str	w9, [sp, #12]
  419514:	ldr	w8, [sp, #12]
  419518:	tbnz	w8, #0, 41946c <error@@Base+0x176b0>
  41951c:	ldr	x8, [sp, #32]
  419520:	stur	x8, [x29, #-8]
  419524:	ldur	x0, [x29, #-8]
  419528:	ldp	x29, x30, [sp, #64]
  41952c:	add	sp, sp, #0x50
  419530:	ret
  419534:	sub	sp, sp, #0x40
  419538:	stp	x29, x30, [sp, #48]
  41953c:	add	x29, sp, #0x30
  419540:	stur	x0, [x29, #-16]
  419544:	str	x1, [sp, #24]
  419548:	str	x2, [sp, #16]
  41954c:	ldur	x8, [x29, #-16]
  419550:	ldr	x8, [x8, #232]
  419554:	ldur	x9, [x29, #-16]
  419558:	ldr	x9, [x9, #240]
  41955c:	cmp	x8, x9
  419560:	cset	w10, eq  // eq = none
  419564:	and	w10, w10, #0x1
  419568:	mov	w0, w10
  41956c:	sxtw	x8, w0
  419570:	cbz	x8, 4195e4 <error@@Base+0x17828>
  419574:	ldur	x8, [x29, #-16]
  419578:	ldr	x8, [x8, #240]
  41957c:	mov	x9, #0x2                   	// #2
  419580:	mul	x8, x8, x9
  419584:	str	x8, [sp, #8]
  419588:	ldur	x8, [x29, #-16]
  41958c:	ldr	x0, [x8, #248]
  419590:	ldr	x8, [sp, #8]
  419594:	mov	x9, #0x8                   	// #8
  419598:	mul	x1, x8, x9
  41959c:	bl	401940 <realloc@plt>
  4195a0:	str	x0, [sp]
  4195a4:	ldr	x8, [sp]
  4195a8:	cmp	x8, #0x0
  4195ac:	cset	w10, eq  // eq = none
  4195b0:	and	w10, w10, #0x1
  4195b4:	mov	w0, w10
  4195b8:	sxtw	x8, w0
  4195bc:	cbz	x8, 4195cc <error@@Base+0x17810>
  4195c0:	mov	w8, #0xc                   	// #12
  4195c4:	stur	w8, [x29, #-4]
  4195c8:	b	4196a8 <error@@Base+0x178ec>
  4195cc:	ldr	x8, [sp]
  4195d0:	ldur	x9, [x29, #-16]
  4195d4:	str	x8, [x9, #248]
  4195d8:	ldr	x8, [sp, #8]
  4195dc:	ldur	x9, [x29, #-16]
  4195e0:	str	x8, [x9, #240]
  4195e4:	mov	x0, #0x1                   	// #1
  4195e8:	mov	x1, #0x30                  	// #48
  4195ec:	bl	401930 <calloc@plt>
  4195f0:	ldur	x8, [x29, #-16]
  4195f4:	ldr	x8, [x8, #248]
  4195f8:	ldur	x9, [x29, #-16]
  4195fc:	ldr	x9, [x9, #232]
  419600:	mov	x10, #0x8                   	// #8
  419604:	mul	x9, x10, x9
  419608:	add	x8, x8, x9
  41960c:	str	x0, [x8]
  419610:	ldur	x8, [x29, #-16]
  419614:	ldr	x8, [x8, #248]
  419618:	ldur	x9, [x29, #-16]
  41961c:	ldr	x9, [x9, #232]
  419620:	mul	x9, x10, x9
  419624:	add	x8, x8, x9
  419628:	ldr	x8, [x8]
  41962c:	cmp	x8, #0x0
  419630:	cset	w11, eq  // eq = none
  419634:	and	w11, w11, #0x1
  419638:	mov	w0, w11
  41963c:	sxtw	x8, w0
  419640:	cbz	x8, 419650 <error@@Base+0x17894>
  419644:	mov	w8, #0xc                   	// #12
  419648:	stur	w8, [x29, #-4]
  41964c:	b	4196a8 <error@@Base+0x178ec>
  419650:	ldr	x8, [sp, #24]
  419654:	ldur	x9, [x29, #-16]
  419658:	ldr	x9, [x9, #248]
  41965c:	ldur	x10, [x29, #-16]
  419660:	ldr	x10, [x10, #232]
  419664:	mov	x11, #0x8                   	// #8
  419668:	mul	x10, x11, x10
  41966c:	add	x9, x9, x10
  419670:	ldr	x9, [x9]
  419674:	str	x8, [x9, #8]
  419678:	ldr	x8, [sp, #16]
  41967c:	ldur	x9, [x29, #-16]
  419680:	ldr	x9, [x9, #248]
  419684:	ldur	x10, [x29, #-16]
  419688:	ldr	x12, [x10, #232]
  41968c:	add	x13, x12, #0x1
  419690:	str	x13, [x10, #232]
  419694:	mul	x10, x11, x12
  419698:	add	x9, x9, x10
  41969c:	ldr	x9, [x9]
  4196a0:	str	x8, [x9]
  4196a4:	stur	wzr, [x29, #-4]
  4196a8:	ldur	w0, [x29, #-4]
  4196ac:	ldp	x29, x30, [sp, #48]
  4196b0:	add	sp, sp, #0x40
  4196b4:	ret
  4196b8:	sub	sp, sp, #0xc0
  4196bc:	stp	x29, x30, [sp, #176]
  4196c0:	add	x29, sp, #0xb0
  4196c4:	mov	x8, #0xffffffffffffffff    	// #-1
  4196c8:	stur	x0, [x29, #-16]
  4196cc:	stur	x1, [x29, #-24]
  4196d0:	stur	x2, [x29, #-32]
  4196d4:	ldur	x9, [x29, #-16]
  4196d8:	ldr	x9, [x9, #152]
  4196dc:	stur	x9, [x29, #-40]
  4196e0:	ldur	x9, [x29, #-16]
  4196e4:	ldr	x9, [x9, #8]
  4196e8:	stur	x9, [x29, #-64]
  4196ec:	ldur	x0, [x29, #-16]
  4196f0:	ldur	x1, [x29, #-32]
  4196f4:	str	x8, [sp, #8]
  4196f8:	bl	41a004 <error@@Base+0x18248>
  4196fc:	stur	x0, [x29, #-72]
  419700:	ldur	x8, [x29, #-72]
  419704:	ldr	x9, [sp, #8]
  419708:	cmp	x8, x9
  41970c:	b.eq	41975c <error@@Base+0x179a0>  // b.none
  419710:	ldur	x8, [x29, #-16]
  419714:	ldr	x8, [x8, #216]
  419718:	ldur	x9, [x29, #-72]
  41971c:	mov	x10, #0x28                  	// #40
  419720:	mul	x9, x10, x9
  419724:	add	x8, x8, x9
  419728:	stur	x8, [x29, #-80]
  41972c:	ldur	x8, [x29, #-80]
  419730:	ldr	x8, [x8]
  419734:	ldur	x9, [x29, #-24]
  419738:	cmp	x8, x9
  41973c:	b.ne	419748 <error@@Base+0x1798c>  // b.any
  419740:	stur	wzr, [x29, #-4]
  419744:	b	419ca0 <error@@Base+0x17ee4>
  419748:	ldur	x8, [x29, #-80]
  41974c:	add	x9, x8, #0x28
  419750:	stur	x9, [x29, #-80]
  419754:	ldrb	w10, [x8, #32]
  419758:	cbnz	w10, 41972c <error@@Base+0x17970>
  41975c:	ldur	x8, [x29, #-40]
  419760:	ldr	x8, [x8]
  419764:	ldur	x9, [x29, #-24]
  419768:	mov	x10, #0x10                  	// #16
  41976c:	mul	x9, x10, x9
  419770:	ldr	x8, [x8, x9]
  419774:	stur	x8, [x29, #-48]
  419778:	stur	xzr, [x29, #-56]
  41977c:	ldur	x8, [x29, #-56]
  419780:	ldur	x9, [x29, #-16]
  419784:	ldr	x9, [x9, #232]
  419788:	cmp	x8, x9
  41978c:	b.ge	419c9c <error@@Base+0x17ee0>  // b.tcont
  419790:	ldur	x8, [x29, #-16]
  419794:	ldr	x8, [x8, #248]
  419798:	ldur	x9, [x29, #-56]
  41979c:	mov	x10, #0x8                   	// #8
  4197a0:	mul	x9, x10, x9
  4197a4:	add	x8, x8, x9
  4197a8:	ldr	x8, [x8]
  4197ac:	str	x8, [sp, #80]
  4197b0:	ldur	x8, [x29, #-40]
  4197b4:	ldr	x8, [x8]
  4197b8:	ldr	x9, [sp, #80]
  4197bc:	ldr	x9, [x9, #8]
  4197c0:	mov	x10, #0x10                  	// #16
  4197c4:	mul	x9, x10, x9
  4197c8:	ldr	x8, [x8, x9]
  4197cc:	ldur	x9, [x29, #-48]
  4197d0:	cmp	x8, x9
  4197d4:	b.eq	4197dc <error@@Base+0x17a20>  // b.none
  4197d8:	b	419c8c <error@@Base+0x17ed0>
  4197dc:	ldr	x8, [sp, #80]
  4197e0:	ldr	x8, [x8]
  4197e4:	str	x8, [sp, #56]
  4197e8:	ldur	x8, [x29, #-32]
  4197ec:	str	x8, [sp, #48]
  4197f0:	str	xzr, [sp, #64]
  4197f4:	ldr	x8, [sp, #64]
  4197f8:	ldr	x9, [sp, #80]
  4197fc:	ldr	x9, [x9, #32]
  419800:	cmp	x8, x9
  419804:	b.ge	41999c <error@@Base+0x17be0>  // b.tcont
  419808:	ldr	x8, [sp, #80]
  41980c:	ldr	x8, [x8, #40]
  419810:	ldr	x9, [sp, #64]
  419814:	mov	x10, #0x8                   	// #8
  419818:	mul	x9, x10, x9
  41981c:	add	x8, x8, x9
  419820:	ldr	x8, [x8]
  419824:	str	x8, [sp, #72]
  419828:	ldr	x8, [sp, #72]
  41982c:	ldr	x8, [x8, #8]
  419830:	ldr	x9, [sp, #56]
  419834:	subs	x8, x8, x9
  419838:	str	x8, [sp, #40]
  41983c:	ldr	x8, [sp, #40]
  419840:	cmp	x8, #0x0
  419844:	cset	w11, le
  419848:	tbnz	w11, #0, 41990c <error@@Base+0x17b50>
  41984c:	ldr	x8, [sp, #48]
  419850:	ldr	x9, [sp, #40]
  419854:	add	x8, x8, x9
  419858:	ldur	x9, [x29, #-16]
  41985c:	ldr	x9, [x9, #48]
  419860:	cmp	x8, x9
  419864:	cset	w10, gt
  419868:	and	w10, w10, #0x1
  41986c:	mov	w0, w10
  419870:	sxtw	x8, w0
  419874:	cbz	x8, 4198e4 <error@@Base+0x17b28>
  419878:	ldr	x8, [sp, #48]
  41987c:	ldr	x9, [sp, #40]
  419880:	add	x8, x8, x9
  419884:	ldur	x9, [x29, #-16]
  419888:	ldr	x9, [x9, #88]
  41988c:	cmp	x8, x9
  419890:	b.le	419898 <error@@Base+0x17adc>
  419894:	b	41999c <error@@Base+0x17be0>
  419898:	ldur	x0, [x29, #-16]
  41989c:	ldr	x8, [sp, #48]
  4198a0:	ldr	x9, [sp, #40]
  4198a4:	add	x1, x8, x9
  4198a8:	bl	41a0e8 <error@@Base+0x1832c>
  4198ac:	stur	w0, [x29, #-84]
  4198b0:	ldur	w10, [x29, #-84]
  4198b4:	cmp	w10, #0x0
  4198b8:	cset	w10, ne  // ne = any
  4198bc:	and	w10, w10, #0x1
  4198c0:	mov	w1, w10
  4198c4:	sxtw	x8, w1
  4198c8:	cbz	x8, 4198d8 <error@@Base+0x17b1c>
  4198cc:	ldur	w8, [x29, #-84]
  4198d0:	stur	w8, [x29, #-4]
  4198d4:	b	419ca0 <error@@Base+0x17ee4>
  4198d8:	ldur	x8, [x29, #-16]
  4198dc:	ldr	x8, [x8, #8]
  4198e0:	stur	x8, [x29, #-64]
  4198e4:	ldur	x8, [x29, #-64]
  4198e8:	ldr	x9, [sp, #48]
  4198ec:	add	x0, x8, x9
  4198f0:	ldur	x8, [x29, #-64]
  4198f4:	ldr	x9, [sp, #56]
  4198f8:	add	x1, x8, x9
  4198fc:	ldr	x2, [sp, #40]
  419900:	bl	401a20 <memcmp@plt>
  419904:	cbz	w0, 41990c <error@@Base+0x17b50>
  419908:	b	41999c <error@@Base+0x17be0>
  41990c:	ldr	x8, [sp, #40]
  419910:	ldr	x9, [sp, #48]
  419914:	add	x8, x9, x8
  419918:	str	x8, [sp, #48]
  41991c:	ldr	x8, [sp, #40]
  419920:	ldr	x9, [sp, #56]
  419924:	add	x8, x9, x8
  419928:	str	x8, [sp, #56]
  41992c:	ldur	x0, [x29, #-16]
  419930:	ldr	x1, [sp, #80]
  419934:	ldr	x2, [sp, #72]
  419938:	ldur	x3, [x29, #-24]
  41993c:	ldur	x4, [x29, #-32]
  419940:	bl	41a20c <error@@Base+0x18450>
  419944:	stur	w0, [x29, #-84]
  419948:	ldur	x8, [x29, #-16]
  41994c:	ldr	x8, [x8, #8]
  419950:	stur	x8, [x29, #-64]
  419954:	ldur	w10, [x29, #-84]
  419958:	cmp	w10, #0x1
  41995c:	b.ne	419964 <error@@Base+0x17ba8>  // b.any
  419960:	b	41998c <error@@Base+0x17bd0>
  419964:	ldur	w8, [x29, #-84]
  419968:	cmp	w8, #0x0
  41996c:	cset	w8, ne  // ne = any
  419970:	and	w8, w8, #0x1
  419974:	mov	w0, w8
  419978:	sxtw	x9, w0
  41997c:	cbz	x9, 41998c <error@@Base+0x17bd0>
  419980:	ldur	w8, [x29, #-84]
  419984:	stur	w8, [x29, #-4]
  419988:	b	419ca0 <error@@Base+0x17ee4>
  41998c:	ldr	x8, [sp, #64]
  419990:	add	x8, x8, #0x1
  419994:	str	x8, [sp, #64]
  419998:	b	4197f4 <error@@Base+0x17a38>
  41999c:	ldr	x8, [sp, #64]
  4199a0:	ldr	x9, [sp, #80]
  4199a4:	ldr	x9, [x9, #32]
  4199a8:	cmp	x8, x9
  4199ac:	b.ge	4199b4 <error@@Base+0x17bf8>  // b.tcont
  4199b0:	b	419c8c <error@@Base+0x17ed0>
  4199b4:	ldr	x8, [sp, #64]
  4199b8:	cmp	x8, #0x0
  4199bc:	cset	w9, le
  4199c0:	tbnz	w9, #0, 4199d0 <error@@Base+0x17c14>
  4199c4:	ldr	x8, [sp, #56]
  4199c8:	add	x8, x8, #0x1
  4199cc:	str	x8, [sp, #56]
  4199d0:	ldr	x8, [sp, #56]
  4199d4:	ldur	x9, [x29, #-32]
  4199d8:	cmp	x8, x9
  4199dc:	b.gt	419c8c <error@@Base+0x17ed0>
  4199e0:	ldr	x8, [sp, #56]
  4199e4:	ldr	x9, [sp, #80]
  4199e8:	ldr	x9, [x9]
  4199ec:	subs	x8, x8, x9
  4199f0:	str	x8, [sp, #24]
  4199f4:	ldr	x8, [sp, #24]
  4199f8:	cmp	x8, #0x0
  4199fc:	cset	w10, le
  419a00:	tbnz	w10, #0, 419abc <error@@Base+0x17d00>
  419a04:	ldr	x8, [sp, #48]
  419a08:	ldur	x9, [x29, #-16]
  419a0c:	ldr	x9, [x9, #48]
  419a10:	cmp	x8, x9
  419a14:	cset	w10, ge  // ge = tcont
  419a18:	and	w10, w10, #0x1
  419a1c:	mov	w0, w10
  419a20:	sxtw	x8, w0
  419a24:	cbz	x8, 419a8c <error@@Base+0x17cd0>
  419a28:	ldr	x8, [sp, #48]
  419a2c:	ldur	x9, [x29, #-16]
  419a30:	ldr	x9, [x9, #88]
  419a34:	cmp	x8, x9
  419a38:	b.lt	419a40 <error@@Base+0x17c84>  // b.tstop
  419a3c:	b	419c8c <error@@Base+0x17ed0>
  419a40:	ldur	x0, [x29, #-16]
  419a44:	ldr	x8, [sp, #48]
  419a48:	add	x8, x8, #0x1
  419a4c:	mov	w1, w8
  419a50:	bl	418d80 <error@@Base+0x16fc4>
  419a54:	stur	w0, [x29, #-84]
  419a58:	ldur	w8, [x29, #-84]
  419a5c:	cmp	w8, #0x0
  419a60:	cset	w8, ne  // ne = any
  419a64:	and	w8, w8, #0x1
  419a68:	mov	w2, w8
  419a6c:	sxtw	x9, w2
  419a70:	cbz	x9, 419a80 <error@@Base+0x17cc4>
  419a74:	ldur	w8, [x29, #-84]
  419a78:	stur	w8, [x29, #-4]
  419a7c:	b	419ca0 <error@@Base+0x17ee4>
  419a80:	ldur	x8, [x29, #-16]
  419a84:	ldr	x8, [x8, #8]
  419a88:	stur	x8, [x29, #-64]
  419a8c:	ldur	x8, [x29, #-64]
  419a90:	ldr	x9, [sp, #48]
  419a94:	add	x10, x9, #0x1
  419a98:	str	x10, [sp, #48]
  419a9c:	ldrb	w11, [x8, x9]
  419aa0:	ldur	x8, [x29, #-64]
  419aa4:	ldr	x9, [sp, #56]
  419aa8:	subs	x9, x9, #0x1
  419aac:	ldrb	w12, [x8, x9]
  419ab0:	cmp	w11, w12
  419ab4:	b.eq	419abc <error@@Base+0x17d00>  // b.none
  419ab8:	b	419c8c <error@@Base+0x17ed0>
  419abc:	ldur	x8, [x29, #-16]
  419ac0:	ldr	x8, [x8, #184]
  419ac4:	ldr	x9, [sp, #56]
  419ac8:	mov	x10, #0x8                   	// #8
  419acc:	mul	x9, x10, x9
  419ad0:	add	x8, x8, x9
  419ad4:	ldr	x8, [x8]
  419ad8:	cbnz	x8, 419ae0 <error@@Base+0x17d24>
  419adc:	b	419c7c <error@@Base+0x17ec0>
  419ae0:	ldur	x8, [x29, #-16]
  419ae4:	ldr	x8, [x8, #184]
  419ae8:	ldr	x9, [sp, #56]
  419aec:	mov	x10, #0x8                   	// #8
  419af0:	mul	x9, x10, x9
  419af4:	add	x8, x8, x9
  419af8:	ldr	x8, [x8]
  419afc:	add	x8, x8, #0x8
  419b00:	str	x8, [sp, #16]
  419b04:	ldur	x0, [x29, #-40]
  419b08:	ldr	x1, [sp, #16]
  419b0c:	ldur	x2, [x29, #-48]
  419b10:	mov	w3, #0x9                   	// #9
  419b14:	bl	41a2fc <error@@Base+0x18540>
  419b18:	str	x0, [sp, #32]
  419b1c:	ldr	x8, [sp, #32]
  419b20:	mov	x9, #0xffffffffffffffff    	// #-1
  419b24:	cmp	x8, x9
  419b28:	b.ne	419b30 <error@@Base+0x17d74>  // b.any
  419b2c:	b	419c7c <error@@Base+0x17ec0>
  419b30:	ldr	x8, [sp, #80]
  419b34:	ldr	x8, [x8, #16]
  419b38:	cbnz	x8, 419b78 <error@@Base+0x17dbc>
  419b3c:	ldr	x8, [sp, #56]
  419b40:	ldr	x9, [sp, #80]
  419b44:	ldr	x9, [x9]
  419b48:	subs	x8, x8, x9
  419b4c:	add	x1, x8, #0x1
  419b50:	mov	x0, #0x18                  	// #24
  419b54:	bl	401930 <calloc@plt>
  419b58:	ldr	x8, [sp, #80]
  419b5c:	str	x0, [x8, #16]
  419b60:	ldr	x8, [sp, #80]
  419b64:	ldr	x8, [x8, #16]
  419b68:	cbnz	x8, 419b78 <error@@Base+0x17dbc>
  419b6c:	mov	w8, #0xc                   	// #12
  419b70:	stur	w8, [x29, #-4]
  419b74:	b	419ca0 <error@@Base+0x17ee4>
  419b78:	ldur	x0, [x29, #-16]
  419b7c:	ldr	x8, [sp, #80]
  419b80:	ldr	x1, [x8, #16]
  419b84:	ldr	x8, [sp, #80]
  419b88:	ldr	x2, [x8, #8]
  419b8c:	ldr	x8, [sp, #80]
  419b90:	ldr	x3, [x8]
  419b94:	ldr	x4, [sp, #32]
  419b98:	ldr	x5, [sp, #56]
  419b9c:	mov	w6, #0x9                   	// #9
  419ba0:	bl	41a3b4 <error@@Base+0x185f8>
  419ba4:	stur	w0, [x29, #-84]
  419ba8:	ldur	w9, [x29, #-84]
  419bac:	cmp	w9, #0x1
  419bb0:	b.ne	419bb8 <error@@Base+0x17dfc>  // b.any
  419bb4:	b	419c7c <error@@Base+0x17ec0>
  419bb8:	ldur	w8, [x29, #-84]
  419bbc:	cmp	w8, #0x0
  419bc0:	cset	w8, ne  // ne = any
  419bc4:	and	w8, w8, #0x1
  419bc8:	mov	w0, w8
  419bcc:	sxtw	x9, w0
  419bd0:	cbz	x9, 419be0 <error@@Base+0x17e24>
  419bd4:	ldur	w8, [x29, #-84]
  419bd8:	stur	w8, [x29, #-4]
  419bdc:	b	419ca0 <error@@Base+0x17ee4>
  419be0:	ldr	x0, [sp, #80]
  419be4:	ldr	x1, [sp, #32]
  419be8:	ldr	x2, [sp, #56]
  419bec:	bl	41ab80 <error@@Base+0x18dc4>
  419bf0:	str	x0, [sp, #72]
  419bf4:	ldr	x8, [sp, #72]
  419bf8:	cmp	x8, #0x0
  419bfc:	cset	w9, eq  // eq = none
  419c00:	and	w9, w9, #0x1
  419c04:	mov	w0, w9
  419c08:	sxtw	x8, w0
  419c0c:	cbz	x8, 419c1c <error@@Base+0x17e60>
  419c10:	mov	w8, #0xc                   	// #12
  419c14:	stur	w8, [x29, #-4]
  419c18:	b	419ca0 <error@@Base+0x17ee4>
  419c1c:	ldur	x0, [x29, #-16]
  419c20:	ldr	x1, [sp, #80]
  419c24:	ldr	x2, [sp, #72]
  419c28:	ldur	x3, [x29, #-24]
  419c2c:	ldur	x4, [x29, #-32]
  419c30:	bl	41a20c <error@@Base+0x18450>
  419c34:	stur	w0, [x29, #-84]
  419c38:	ldur	x8, [x29, #-16]
  419c3c:	ldr	x8, [x8, #8]
  419c40:	stur	x8, [x29, #-64]
  419c44:	ldur	w9, [x29, #-84]
  419c48:	cmp	w9, #0x1
  419c4c:	b.ne	419c54 <error@@Base+0x17e98>  // b.any
  419c50:	b	419c7c <error@@Base+0x17ec0>
  419c54:	ldur	w8, [x29, #-84]
  419c58:	cmp	w8, #0x0
  419c5c:	cset	w8, ne  // ne = any
  419c60:	and	w8, w8, #0x1
  419c64:	mov	w0, w8
  419c68:	sxtw	x9, w0
  419c6c:	cbz	x9, 419c7c <error@@Base+0x17ec0>
  419c70:	ldur	w8, [x29, #-84]
  419c74:	stur	w8, [x29, #-4]
  419c78:	b	419ca0 <error@@Base+0x17ee4>
  419c7c:	ldr	x8, [sp, #56]
  419c80:	add	x8, x8, #0x1
  419c84:	str	x8, [sp, #56]
  419c88:	b	4199d0 <error@@Base+0x17c14>
  419c8c:	ldur	x8, [x29, #-56]
  419c90:	add	x8, x8, #0x1
  419c94:	stur	x8, [x29, #-56]
  419c98:	b	41977c <error@@Base+0x179c0>
  419c9c:	stur	wzr, [x29, #-4]
  419ca0:	ldur	w0, [x29, #-4]
  419ca4:	ldp	x29, x30, [sp, #176]
  419ca8:	add	sp, sp, #0xc0
  419cac:	ret
  419cb0:	sub	sp, sp, #0x50
  419cb4:	stp	x29, x30, [sp, #64]
  419cb8:	add	x29, sp, #0x40
  419cbc:	stur	x0, [x29, #-16]
  419cc0:	stur	x1, [x29, #-24]
  419cc4:	str	x2, [sp, #32]
  419cc8:	ldur	x8, [x29, #-24]
  419ccc:	cbz	x8, 419d68 <error@@Base+0x17fac>
  419cd0:	ldur	x8, [x29, #-24]
  419cd4:	ldr	x8, [x8, #8]
  419cd8:	cmp	x8, #0x0
  419cdc:	cset	w9, le
  419ce0:	tbnz	w9, #0, 419d68 <error@@Base+0x17fac>
  419ce4:	ldr	x8, [sp, #32]
  419ce8:	cbz	x8, 419d68 <error@@Base+0x17fac>
  419cec:	ldr	x8, [sp, #32]
  419cf0:	ldr	x8, [x8, #8]
  419cf4:	cmp	x8, #0x0
  419cf8:	cset	w9, le
  419cfc:	tbnz	w9, #0, 419d68 <error@@Base+0x17fac>
  419d00:	ldur	x8, [x29, #-24]
  419d04:	ldr	x8, [x8, #8]
  419d08:	ldr	x9, [sp, #32]
  419d0c:	ldr	x9, [x9, #8]
  419d10:	add	x8, x8, x9
  419d14:	ldur	x9, [x29, #-16]
  419d18:	str	x8, [x9]
  419d1c:	ldur	x8, [x29, #-16]
  419d20:	ldr	x8, [x8]
  419d24:	mov	x9, #0x8                   	// #8
  419d28:	mul	x0, x8, x9
  419d2c:	bl	401890 <malloc@plt>
  419d30:	ldur	x8, [x29, #-16]
  419d34:	str	x0, [x8, #16]
  419d38:	ldur	x8, [x29, #-16]
  419d3c:	ldr	x8, [x8, #16]
  419d40:	cmp	x8, #0x0
  419d44:	cset	w10, eq  // eq = none
  419d48:	and	w10, w10, #0x1
  419d4c:	mov	w0, w10
  419d50:	sxtw	x8, w0
  419d54:	cbz	x8, 419d64 <error@@Base+0x17fa8>
  419d58:	mov	w8, #0xc                   	// #12
  419d5c:	stur	w8, [x29, #-4]
  419d60:	b	419ff4 <error@@Base+0x18238>
  419d64:	b	419de0 <error@@Base+0x18024>
  419d68:	ldur	x8, [x29, #-24]
  419d6c:	cbz	x8, 419d98 <error@@Base+0x17fdc>
  419d70:	ldur	x8, [x29, #-24]
  419d74:	ldr	x8, [x8, #8]
  419d78:	cmp	x8, #0x0
  419d7c:	cset	w9, le
  419d80:	tbnz	w9, #0, 419d98 <error@@Base+0x17fdc>
  419d84:	ldur	x0, [x29, #-16]
  419d88:	ldur	x1, [x29, #-24]
  419d8c:	bl	41572c <error@@Base+0x13970>
  419d90:	stur	w0, [x29, #-4]
  419d94:	b	419ff4 <error@@Base+0x18238>
  419d98:	ldr	x8, [sp, #32]
  419d9c:	cbz	x8, 419dc8 <error@@Base+0x1800c>
  419da0:	ldr	x8, [sp, #32]
  419da4:	ldr	x8, [x8, #8]
  419da8:	cmp	x8, #0x0
  419dac:	cset	w9, le
  419db0:	tbnz	w9, #0, 419dc8 <error@@Base+0x1800c>
  419db4:	ldur	x0, [x29, #-16]
  419db8:	ldr	x1, [sp, #32]
  419dbc:	bl	41572c <error@@Base+0x13970>
  419dc0:	stur	w0, [x29, #-4]
  419dc4:	b	419ff4 <error@@Base+0x18238>
  419dc8:	ldur	x8, [x29, #-16]
  419dcc:	str	xzr, [x8]
  419dd0:	str	xzr, [x8, #8]
  419dd4:	str	xzr, [x8, #16]
  419dd8:	stur	wzr, [x29, #-4]
  419ddc:	b	419ff4 <error@@Base+0x18238>
  419de0:	str	xzr, [sp, #8]
  419de4:	str	xzr, [sp, #16]
  419de8:	str	xzr, [sp, #24]
  419dec:	ldr	x8, [sp, #24]
  419df0:	ldur	x9, [x29, #-24]
  419df4:	ldr	x9, [x9, #8]
  419df8:	mov	w10, #0x0                   	// #0
  419dfc:	cmp	x8, x9
  419e00:	str	w10, [sp, #4]
  419e04:	b.ge	419e20 <error@@Base+0x18064>  // b.tcont
  419e08:	ldr	x8, [sp, #16]
  419e0c:	ldr	x9, [sp, #32]
  419e10:	ldr	x9, [x9, #8]
  419e14:	cmp	x8, x9
  419e18:	cset	w10, lt  // lt = tstop
  419e1c:	str	w10, [sp, #4]
  419e20:	ldr	w8, [sp, #4]
  419e24:	tbnz	w8, #0, 419e2c <error@@Base+0x18070>
  419e28:	b	419ef0 <error@@Base+0x18134>
  419e2c:	ldur	x8, [x29, #-24]
  419e30:	ldr	x8, [x8, #16]
  419e34:	ldr	x9, [sp, #24]
  419e38:	ldr	x8, [x8, x9, lsl #3]
  419e3c:	ldr	x9, [sp, #32]
  419e40:	ldr	x9, [x9, #16]
  419e44:	ldr	x10, [sp, #16]
  419e48:	ldr	x9, [x9, x10, lsl #3]
  419e4c:	cmp	x8, x9
  419e50:	b.le	419e88 <error@@Base+0x180cc>
  419e54:	ldr	x8, [sp, #32]
  419e58:	ldr	x8, [x8, #16]
  419e5c:	ldr	x9, [sp, #16]
  419e60:	add	x10, x9, #0x1
  419e64:	str	x10, [sp, #16]
  419e68:	ldr	x8, [x8, x9, lsl #3]
  419e6c:	ldur	x9, [x29, #-16]
  419e70:	ldr	x9, [x9, #16]
  419e74:	ldr	x10, [sp, #8]
  419e78:	add	x11, x10, #0x1
  419e7c:	str	x11, [sp, #8]
  419e80:	str	x8, [x9, x10, lsl #3]
  419e84:	b	419dec <error@@Base+0x18030>
  419e88:	ldur	x8, [x29, #-24]
  419e8c:	ldr	x8, [x8, #16]
  419e90:	ldr	x9, [sp, #24]
  419e94:	ldr	x8, [x8, x9, lsl #3]
  419e98:	ldr	x9, [sp, #32]
  419e9c:	ldr	x9, [x9, #16]
  419ea0:	ldr	x10, [sp, #16]
  419ea4:	ldr	x9, [x9, x10, lsl #3]
  419ea8:	cmp	x8, x9
  419eac:	b.ne	419ebc <error@@Base+0x18100>  // b.any
  419eb0:	ldr	x8, [sp, #16]
  419eb4:	add	x8, x8, #0x1
  419eb8:	str	x8, [sp, #16]
  419ebc:	ldur	x8, [x29, #-24]
  419ec0:	ldr	x8, [x8, #16]
  419ec4:	ldr	x9, [sp, #24]
  419ec8:	add	x10, x9, #0x1
  419ecc:	str	x10, [sp, #24]
  419ed0:	ldr	x8, [x8, x9, lsl #3]
  419ed4:	ldur	x9, [x29, #-16]
  419ed8:	ldr	x9, [x9, #16]
  419edc:	ldr	x10, [sp, #8]
  419ee0:	add	x11, x10, #0x1
  419ee4:	str	x11, [sp, #8]
  419ee8:	str	x8, [x9, x10, lsl #3]
  419eec:	b	419dec <error@@Base+0x18030>
  419ef0:	ldr	x8, [sp, #24]
  419ef4:	ldur	x9, [x29, #-24]
  419ef8:	ldr	x9, [x9, #8]
  419efc:	cmp	x8, x9
  419f00:	b.ge	419f6c <error@@Base+0x181b0>  // b.tcont
  419f04:	ldur	x8, [x29, #-16]
  419f08:	ldr	x8, [x8, #16]
  419f0c:	ldr	x9, [sp, #8]
  419f10:	mov	x10, #0x8                   	// #8
  419f14:	mul	x9, x10, x9
  419f18:	add	x0, x8, x9
  419f1c:	ldur	x8, [x29, #-24]
  419f20:	ldr	x8, [x8, #16]
  419f24:	ldr	x9, [sp, #24]
  419f28:	mul	x9, x10, x9
  419f2c:	add	x1, x8, x9
  419f30:	ldur	x8, [x29, #-24]
  419f34:	ldr	x8, [x8, #8]
  419f38:	ldr	x9, [sp, #24]
  419f3c:	subs	x8, x8, x9
  419f40:	mov	x9, #0x8                   	// #8
  419f44:	mul	x2, x8, x9
  419f48:	bl	401770 <memcpy@plt>
  419f4c:	ldur	x8, [x29, #-24]
  419f50:	ldr	x8, [x8, #8]
  419f54:	ldr	x9, [sp, #24]
  419f58:	subs	x8, x8, x9
  419f5c:	ldr	x9, [sp, #8]
  419f60:	add	x8, x9, x8
  419f64:	str	x8, [sp, #8]
  419f68:	b	419fe4 <error@@Base+0x18228>
  419f6c:	ldr	x8, [sp, #16]
  419f70:	ldr	x9, [sp, #32]
  419f74:	ldr	x9, [x9, #8]
  419f78:	cmp	x8, x9
  419f7c:	b.ge	419fe4 <error@@Base+0x18228>  // b.tcont
  419f80:	ldur	x8, [x29, #-16]
  419f84:	ldr	x8, [x8, #16]
  419f88:	ldr	x9, [sp, #8]
  419f8c:	mov	x10, #0x8                   	// #8
  419f90:	mul	x9, x10, x9
  419f94:	add	x0, x8, x9
  419f98:	ldr	x8, [sp, #32]
  419f9c:	ldr	x8, [x8, #16]
  419fa0:	ldr	x9, [sp, #16]
  419fa4:	mul	x9, x10, x9
  419fa8:	add	x1, x8, x9
  419fac:	ldr	x8, [sp, #32]
  419fb0:	ldr	x8, [x8, #8]
  419fb4:	ldr	x9, [sp, #16]
  419fb8:	subs	x8, x8, x9
  419fbc:	mov	x9, #0x8                   	// #8
  419fc0:	mul	x2, x8, x9
  419fc4:	bl	401770 <memcpy@plt>
  419fc8:	ldr	x8, [sp, #32]
  419fcc:	ldr	x8, [x8, #8]
  419fd0:	ldr	x9, [sp, #16]
  419fd4:	subs	x8, x8, x9
  419fd8:	ldr	x9, [sp, #8]
  419fdc:	add	x8, x9, x8
  419fe0:	str	x8, [sp, #8]
  419fe4:	ldr	x8, [sp, #8]
  419fe8:	ldur	x9, [x29, #-16]
  419fec:	str	x8, [x9, #8]
  419ff0:	stur	wzr, [x29, #-4]
  419ff4:	ldur	w0, [x29, #-4]
  419ff8:	ldp	x29, x30, [sp, #64]
  419ffc:	add	sp, sp, #0x50
  41a000:	ret
  41a004:	sub	sp, sp, #0x40
  41a008:	str	x0, [sp, #48]
  41a00c:	str	x1, [sp, #40]
  41a010:	ldr	x8, [sp, #48]
  41a014:	ldr	x8, [x8, #200]
  41a018:	str	x8, [sp, #24]
  41a01c:	str	x8, [sp, #8]
  41a020:	str	xzr, [sp, #32]
  41a024:	ldr	x8, [sp, #32]
  41a028:	ldr	x9, [sp, #24]
  41a02c:	cmp	x8, x9
  41a030:	b.ge	41a090 <error@@Base+0x182d4>  // b.tcont
  41a034:	ldr	x8, [sp, #32]
  41a038:	ldr	x9, [sp, #24]
  41a03c:	add	x8, x8, x9
  41a040:	mov	x9, #0x2                   	// #2
  41a044:	sdiv	x8, x8, x9
  41a048:	str	x8, [sp, #16]
  41a04c:	ldr	x8, [sp, #48]
  41a050:	ldr	x8, [x8, #216]
  41a054:	ldr	x9, [sp, #16]
  41a058:	mov	x10, #0x28                  	// #40
  41a05c:	mul	x9, x10, x9
  41a060:	add	x8, x8, x9
  41a064:	ldr	x8, [x8, #8]
  41a068:	ldr	x9, [sp, #40]
  41a06c:	cmp	x8, x9
  41a070:	b.ge	41a084 <error@@Base+0x182c8>  // b.tcont
  41a074:	ldr	x8, [sp, #16]
  41a078:	add	x8, x8, #0x1
  41a07c:	str	x8, [sp, #32]
  41a080:	b	41a08c <error@@Base+0x182d0>
  41a084:	ldr	x8, [sp, #16]
  41a088:	str	x8, [sp, #24]
  41a08c:	b	41a024 <error@@Base+0x18268>
  41a090:	ldr	x8, [sp, #32]
  41a094:	ldr	x9, [sp, #8]
  41a098:	cmp	x8, x9
  41a09c:	b.ge	41a0d4 <error@@Base+0x18318>  // b.tcont
  41a0a0:	ldr	x8, [sp, #48]
  41a0a4:	ldr	x8, [x8, #216]
  41a0a8:	ldr	x9, [sp, #32]
  41a0ac:	mov	x10, #0x28                  	// #40
  41a0b0:	mul	x9, x10, x9
  41a0b4:	add	x8, x8, x9
  41a0b8:	ldr	x8, [x8, #8]
  41a0bc:	ldr	x9, [sp, #40]
  41a0c0:	cmp	x8, x9
  41a0c4:	b.ne	41a0d4 <error@@Base+0x18318>  // b.any
  41a0c8:	ldr	x8, [sp, #32]
  41a0cc:	str	x8, [sp, #56]
  41a0d0:	b	41a0dc <error@@Base+0x18320>
  41a0d4:	mov	x8, #0xffffffffffffffff    	// #-1
  41a0d8:	str	x8, [sp, #56]
  41a0dc:	ldr	x0, [sp, #56]
  41a0e0:	add	sp, sp, #0x40
  41a0e4:	ret
  41a0e8:	sub	sp, sp, #0x40
  41a0ec:	stp	x29, x30, [sp, #48]
  41a0f0:	add	x29, sp, #0x30
  41a0f4:	stur	x0, [x29, #-16]
  41a0f8:	str	x1, [sp, #24]
  41a0fc:	ldur	x8, [x29, #-16]
  41a100:	ldr	x8, [x8, #192]
  41a104:	str	x8, [sp, #16]
  41a108:	ldr	x8, [sp, #24]
  41a10c:	ldur	x9, [x29, #-16]
  41a110:	ldr	x9, [x9, #64]
  41a114:	cmp	x8, x9
  41a118:	b.lt	41a134 <error@@Base+0x18378>  // b.tstop
  41a11c:	ldur	x8, [x29, #-16]
  41a120:	ldr	x8, [x8, #64]
  41a124:	ldur	x9, [x29, #-16]
  41a128:	ldr	x9, [x9, #88]
  41a12c:	cmp	x8, x9
  41a130:	b.lt	41a160 <error@@Base+0x183a4>  // b.tstop
  41a134:	ldr	x8, [sp, #24]
  41a138:	ldur	x9, [x29, #-16]
  41a13c:	ldr	x9, [x9, #48]
  41a140:	cmp	x8, x9
  41a144:	b.lt	41a1a0 <error@@Base+0x183e4>  // b.tstop
  41a148:	ldur	x8, [x29, #-16]
  41a14c:	ldr	x8, [x8, #48]
  41a150:	ldur	x9, [x29, #-16]
  41a154:	ldr	x9, [x9, #88]
  41a158:	cmp	x8, x9
  41a15c:	b.ge	41a1a0 <error@@Base+0x183e4>  // b.tcont
  41a160:	ldur	x0, [x29, #-16]
  41a164:	ldr	x8, [sp, #24]
  41a168:	add	x8, x8, #0x1
  41a16c:	mov	w1, w8
  41a170:	bl	418d80 <error@@Base+0x16fc4>
  41a174:	str	w0, [sp, #12]
  41a178:	ldr	w8, [sp, #12]
  41a17c:	cmp	w8, #0x0
  41a180:	cset	w8, ne  // ne = any
  41a184:	and	w8, w8, #0x1
  41a188:	mov	w2, w8
  41a18c:	sxtw	x9, w2
  41a190:	cbz	x9, 41a1a0 <error@@Base+0x183e4>
  41a194:	ldr	w8, [sp, #12]
  41a198:	stur	w8, [x29, #-4]
  41a19c:	b	41a1fc <error@@Base+0x18440>
  41a1a0:	ldr	x8, [sp, #16]
  41a1a4:	ldr	x9, [sp, #24]
  41a1a8:	cmp	x8, x9
  41a1ac:	b.ge	41a1f8 <error@@Base+0x1843c>  // b.tcont
  41a1b0:	ldur	x8, [x29, #-16]
  41a1b4:	ldr	x8, [x8, #184]
  41a1b8:	ldr	x9, [sp, #16]
  41a1bc:	mov	x10, #0x8                   	// #8
  41a1c0:	mul	x9, x10, x9
  41a1c4:	add	x8, x8, x9
  41a1c8:	add	x0, x8, #0x8
  41a1cc:	ldr	x8, [sp, #24]
  41a1d0:	ldr	x9, [sp, #16]
  41a1d4:	subs	x8, x8, x9
  41a1d8:	mov	x9, #0x8                   	// #8
  41a1dc:	mul	x2, x9, x8
  41a1e0:	mov	w11, wzr
  41a1e4:	mov	w1, w11
  41a1e8:	bl	401920 <memset@plt>
  41a1ec:	ldr	x8, [sp, #24]
  41a1f0:	ldur	x9, [x29, #-16]
  41a1f4:	str	x8, [x9, #192]
  41a1f8:	stur	wzr, [x29, #-4]
  41a1fc:	ldur	w0, [x29, #-4]
  41a200:	ldp	x29, x30, [sp, #48]
  41a204:	add	sp, sp, #0x40
  41a208:	ret
  41a20c:	sub	sp, sp, #0x50
  41a210:	stp	x29, x30, [sp, #64]
  41a214:	add	x29, sp, #0x40
  41a218:	mov	w6, #0x8                   	// #8
  41a21c:	stur	x0, [x29, #-16]
  41a220:	stur	x1, [x29, #-24]
  41a224:	str	x2, [sp, #32]
  41a228:	str	x3, [sp, #24]
  41a22c:	str	x4, [sp, #16]
  41a230:	ldur	x0, [x29, #-16]
  41a234:	ldr	x8, [sp, #32]
  41a238:	add	x1, x8, #0x10
  41a23c:	ldr	x8, [sp, #32]
  41a240:	ldr	x2, [x8]
  41a244:	ldr	x8, [sp, #32]
  41a248:	ldr	x3, [x8, #8]
  41a24c:	ldr	x4, [sp, #24]
  41a250:	ldr	x5, [sp, #16]
  41a254:	bl	41a3b4 <error@@Base+0x185f8>
  41a258:	str	w0, [sp, #12]
  41a25c:	ldr	w9, [sp, #12]
  41a260:	cbz	w9, 41a270 <error@@Base+0x184b4>
  41a264:	ldr	w8, [sp, #12]
  41a268:	stur	w8, [x29, #-4]
  41a26c:	b	41a2ec <error@@Base+0x18530>
  41a270:	ldur	x0, [x29, #-16]
  41a274:	ldr	x1, [sp, #24]
  41a278:	ldr	x2, [sp, #16]
  41a27c:	ldur	x8, [x29, #-24]
  41a280:	ldr	x3, [x8]
  41a284:	ldr	x8, [sp, #32]
  41a288:	ldr	x4, [x8, #8]
  41a28c:	bl	41acc4 <error@@Base+0x18f08>
  41a290:	str	w0, [sp, #12]
  41a294:	ldr	w9, [sp, #12]
  41a298:	cmp	w9, #0x0
  41a29c:	cset	w9, ne  // ne = any
  41a2a0:	and	w9, w9, #0x1
  41a2a4:	mov	w1, w9
  41a2a8:	sxtw	x8, w1
  41a2ac:	cbz	x8, 41a2bc <error@@Base+0x18500>
  41a2b0:	ldr	w8, [sp, #12]
  41a2b4:	stur	w8, [x29, #-4]
  41a2b8:	b	41a2ec <error@@Base+0x18530>
  41a2bc:	ldr	x8, [sp, #16]
  41a2c0:	ldr	x9, [sp, #32]
  41a2c4:	ldr	x9, [x9, #8]
  41a2c8:	add	x8, x8, x9
  41a2cc:	ldur	x9, [x29, #-24]
  41a2d0:	ldr	x9, [x9]
  41a2d4:	subs	x8, x8, x9
  41a2d8:	str	x8, [sp]
  41a2dc:	ldur	x0, [x29, #-16]
  41a2e0:	ldr	x1, [sp]
  41a2e4:	bl	41a0e8 <error@@Base+0x1832c>
  41a2e8:	stur	w0, [x29, #-4]
  41a2ec:	ldur	w0, [x29, #-4]
  41a2f0:	ldp	x29, x30, [sp, #64]
  41a2f4:	add	sp, sp, #0x50
  41a2f8:	ret
  41a2fc:	sub	sp, sp, #0x40
  41a300:	str	x0, [sp, #48]
  41a304:	str	x1, [sp, #40]
  41a308:	str	x2, [sp, #32]
  41a30c:	str	w3, [sp, #28]
  41a310:	str	xzr, [sp, #16]
  41a314:	ldr	x8, [sp, #16]
  41a318:	ldr	x9, [sp, #40]
  41a31c:	ldr	x9, [x9, #8]
  41a320:	cmp	x8, x9
  41a324:	b.ge	41a3a0 <error@@Base+0x185e4>  // b.tcont
  41a328:	ldr	x8, [sp, #40]
  41a32c:	mov	x9, #0x10                  	// #16
  41a330:	ldr	x8, [x8, #16]
  41a334:	ldr	x10, [sp, #16]
  41a338:	ldr	x8, [x8, x10, lsl #3]
  41a33c:	str	x8, [sp, #8]
  41a340:	ldr	x8, [sp, #48]
  41a344:	ldr	x8, [x8]
  41a348:	ldr	x10, [sp, #8]
  41a34c:	mul	x9, x9, x10
  41a350:	add	x8, x8, x9
  41a354:	str	x8, [sp]
  41a358:	ldr	x8, [sp]
  41a35c:	ldr	w11, [x8, #8]
  41a360:	and	w11, w11, #0xff
  41a364:	ldr	w12, [sp, #28]
  41a368:	cmp	w11, w12
  41a36c:	b.ne	41a390 <error@@Base+0x185d4>  // b.any
  41a370:	ldr	x8, [sp]
  41a374:	ldr	x8, [x8]
  41a378:	ldr	x9, [sp, #32]
  41a37c:	cmp	x8, x9
  41a380:	b.ne	41a390 <error@@Base+0x185d4>  // b.any
  41a384:	ldr	x8, [sp, #8]
  41a388:	str	x8, [sp, #56]
  41a38c:	b	41a3a8 <error@@Base+0x185ec>
  41a390:	ldr	x8, [sp, #16]
  41a394:	add	x8, x8, #0x1
  41a398:	str	x8, [sp, #16]
  41a39c:	b	41a314 <error@@Base+0x18558>
  41a3a0:	mov	x8, #0xffffffffffffffff    	// #-1
  41a3a4:	str	x8, [sp, #56]
  41a3a8:	ldr	x0, [sp, #56]
  41a3ac:	add	sp, sp, #0x40
  41a3b0:	ret
  41a3b4:	sub	sp, sp, #0x100
  41a3b8:	stp	x29, x30, [sp, #240]
  41a3bc:	add	x29, sp, #0xf0
  41a3c0:	mov	x8, xzr
  41a3c4:	stur	x0, [x29, #-16]
  41a3c8:	stur	x1, [x29, #-24]
  41a3cc:	stur	x2, [x29, #-32]
  41a3d0:	stur	x3, [x29, #-40]
  41a3d4:	stur	x4, [x29, #-48]
  41a3d8:	stur	x5, [x29, #-56]
  41a3dc:	stur	w6, [x29, #-60]
  41a3e0:	ldur	x9, [x29, #-16]
  41a3e4:	ldr	x9, [x9, #152]
  41a3e8:	stur	x9, [x29, #-72]
  41a3ec:	stur	wzr, [x29, #-76]
  41a3f0:	str	x8, [sp, #120]
  41a3f4:	ldur	x8, [x29, #-72]
  41a3f8:	ldr	x8, [x8]
  41a3fc:	ldur	x9, [x29, #-32]
  41a400:	mov	x10, #0x10                  	// #16
  41a404:	mul	x9, x10, x9
  41a408:	ldr	x8, [x8, x9]
  41a40c:	stur	x8, [x29, #-88]
  41a410:	ldur	x8, [x29, #-24]
  41a414:	ldr	x8, [x8, #8]
  41a418:	ldur	x9, [x29, #-56]
  41a41c:	ldur	x10, [x29, #-16]
  41a420:	ldrsw	x10, [x10, #224]
  41a424:	add	x9, x9, x10
  41a428:	add	x9, x9, #0x1
  41a42c:	cmp	x8, x9
  41a430:	cset	w11, lt  // lt = tstop
  41a434:	and	w11, w11, #0x1
  41a438:	mov	w0, w11
  41a43c:	sxtw	x8, w0
  41a440:	cbz	x8, 41a56c <error@@Base+0x187b0>
  41a444:	ldur	x8, [x29, #-24]
  41a448:	ldr	x8, [x8, #8]
  41a44c:	str	x8, [sp, #56]
  41a450:	ldur	x8, [x29, #-56]
  41a454:	ldur	x9, [x29, #-16]
  41a458:	ldrsw	x9, [x9, #224]
  41a45c:	add	x8, x8, x9
  41a460:	add	x8, x8, #0x1
  41a464:	str	x8, [sp, #48]
  41a468:	ldr	x8, [sp, #56]
  41a46c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  41a470:	subs	x8, x9, x8
  41a474:	ldr	x9, [sp, #48]
  41a478:	cmp	x8, x9
  41a47c:	cset	w10, lt  // lt = tstop
  41a480:	and	w10, w10, #0x1
  41a484:	mov	w0, w10
  41a488:	sxtw	x8, w0
  41a48c:	cbz	x8, 41a49c <error@@Base+0x186e0>
  41a490:	mov	w8, #0xc                   	// #12
  41a494:	stur	w8, [x29, #-4]
  41a498:	b	41ab70 <error@@Base+0x18db4>
  41a49c:	ldr	x8, [sp, #56]
  41a4a0:	ldr	x9, [sp, #48]
  41a4a4:	add	x8, x8, x9
  41a4a8:	str	x8, [sp, #40]
  41a4ac:	ldr	x8, [sp, #40]
  41a4b0:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  41a4b4:	cmp	x9, x8
  41a4b8:	cset	w10, cc  // cc = lo, ul, last
  41a4bc:	and	w10, w10, #0x1
  41a4c0:	mov	w0, w10
  41a4c4:	sxtw	x8, w0
  41a4c8:	cbz	x8, 41a4d8 <error@@Base+0x1871c>
  41a4cc:	mov	w8, #0xc                   	// #12
  41a4d0:	stur	w8, [x29, #-4]
  41a4d4:	b	41ab70 <error@@Base+0x18db4>
  41a4d8:	ldur	x8, [x29, #-24]
  41a4dc:	ldr	x0, [x8, #16]
  41a4e0:	ldr	x8, [sp, #40]
  41a4e4:	mov	x9, #0x8                   	// #8
  41a4e8:	mul	x1, x8, x9
  41a4ec:	bl	401940 <realloc@plt>
  41a4f0:	str	x0, [sp, #64]
  41a4f4:	ldr	x8, [sp, #64]
  41a4f8:	cmp	x8, #0x0
  41a4fc:	cset	w10, eq  // eq = none
  41a500:	and	w10, w10, #0x1
  41a504:	mov	w0, w10
  41a508:	sxtw	x8, w0
  41a50c:	cbz	x8, 41a51c <error@@Base+0x18760>
  41a510:	mov	w8, #0xc                   	// #12
  41a514:	stur	w8, [x29, #-4]
  41a518:	b	41ab70 <error@@Base+0x18db4>
  41a51c:	ldr	x8, [sp, #64]
  41a520:	ldur	x9, [x29, #-24]
  41a524:	str	x8, [x9, #16]
  41a528:	ldr	x8, [sp, #40]
  41a52c:	ldur	x9, [x29, #-24]
  41a530:	mov	x10, #0x8                   	// #8
  41a534:	str	x8, [x9, #8]
  41a538:	ldr	x8, [sp, #64]
  41a53c:	ldr	x9, [sp, #56]
  41a540:	mul	x9, x10, x9
  41a544:	add	x0, x8, x9
  41a548:	ldur	x8, [x29, #-24]
  41a54c:	ldr	x8, [x8, #8]
  41a550:	ldr	x9, [sp, #56]
  41a554:	subs	x8, x8, x9
  41a558:	mov	x9, #0x8                   	// #8
  41a55c:	mul	x2, x9, x8
  41a560:	mov	w11, wzr
  41a564:	mov	w1, w11
  41a568:	bl	401920 <memset@plt>
  41a56c:	ldur	x8, [x29, #-24]
  41a570:	ldr	x8, [x8]
  41a574:	cbz	x8, 41a588 <error@@Base+0x187cc>
  41a578:	ldur	x8, [x29, #-24]
  41a57c:	ldr	x8, [x8]
  41a580:	str	x8, [sp, #32]
  41a584:	b	41a590 <error@@Base+0x187d4>
  41a588:	ldur	x8, [x29, #-40]
  41a58c:	str	x8, [sp, #32]
  41a590:	ldr	x8, [sp, #32]
  41a594:	stur	x8, [x29, #-104]
  41a598:	ldur	x8, [x29, #-16]
  41a59c:	ldr	x8, [x8, #184]
  41a5a0:	str	x8, [sp, #80]
  41a5a4:	ldur	x8, [x29, #-16]
  41a5a8:	ldr	x8, [x8, #72]
  41a5ac:	stur	x8, [x29, #-96]
  41a5b0:	ldur	x8, [x29, #-24]
  41a5b4:	ldr	x8, [x8, #16]
  41a5b8:	ldur	x9, [x29, #-16]
  41a5bc:	str	x8, [x9, #184]
  41a5c0:	ldur	x8, [x29, #-104]
  41a5c4:	ldur	x9, [x29, #-16]
  41a5c8:	str	x8, [x9, #72]
  41a5cc:	ldur	x0, [x29, #-16]
  41a5d0:	ldur	x8, [x29, #-104]
  41a5d4:	subs	x1, x8, #0x1
  41a5d8:	ldur	x8, [x29, #-16]
  41a5dc:	ldr	w2, [x8, #160]
  41a5e0:	bl	418340 <error@@Base+0x16584>
  41a5e4:	str	w0, [sp, #76]
  41a5e8:	ldur	x8, [x29, #-104]
  41a5ec:	ldur	x9, [x29, #-40]
  41a5f0:	cmp	x8, x9
  41a5f4:	b.ne	41a680 <error@@Base+0x188c4>  // b.any
  41a5f8:	ldur	x1, [x29, #-32]
  41a5fc:	add	x0, sp, #0x58
  41a600:	bl	41431c <error@@Base+0x12560>
  41a604:	stur	w0, [x29, #-76]
  41a608:	ldur	w8, [x29, #-76]
  41a60c:	cmp	w8, #0x0
  41a610:	cset	w8, ne  // ne = any
  41a614:	and	w8, w8, #0x1
  41a618:	mov	w1, w8
  41a61c:	sxtw	x9, w1
  41a620:	cbz	x9, 41a630 <error@@Base+0x18874>
  41a624:	ldur	w8, [x29, #-76]
  41a628:	stur	w8, [x29, #-4]
  41a62c:	b	41ab70 <error@@Base+0x18db4>
  41a630:	ldur	x0, [x29, #-72]
  41a634:	ldur	x2, [x29, #-88]
  41a638:	ldur	w3, [x29, #-60]
  41a63c:	add	x1, sp, #0x58
  41a640:	bl	41af3c <error@@Base+0x19180>
  41a644:	stur	w0, [x29, #-76]
  41a648:	ldur	w8, [x29, #-76]
  41a64c:	cmp	w8, #0x0
  41a650:	cset	w8, ne  // ne = any
  41a654:	and	w8, w8, #0x1
  41a658:	mov	w1, w8
  41a65c:	sxtw	x9, w1
  41a660:	cbz	x9, 41a67c <error@@Base+0x188c0>
  41a664:	add	x8, sp, #0x58
  41a668:	ldr	x0, [x8, #16]
  41a66c:	bl	401a90 <free@plt>
  41a670:	ldur	w9, [x29, #-76]
  41a674:	stur	w9, [x29, #-4]
  41a678:	b	41ab70 <error@@Base+0x18db4>
  41a67c:	b	41a710 <error@@Base+0x18954>
  41a680:	ldur	x8, [x29, #-16]
  41a684:	ldr	x8, [x8, #184]
  41a688:	ldur	x9, [x29, #-104]
  41a68c:	mov	x10, #0x8                   	// #8
  41a690:	mul	x9, x10, x9
  41a694:	add	x8, x8, x9
  41a698:	ldr	x8, [x8]
  41a69c:	str	x8, [sp, #120]
  41a6a0:	ldr	x8, [sp, #120]
  41a6a4:	cbz	x8, 41a704 <error@@Base+0x18948>
  41a6a8:	ldr	x8, [sp, #120]
  41a6ac:	ldrb	w9, [x8, #104]
  41a6b0:	mov	w10, #0x6                   	// #6
  41a6b4:	lsr	w9, w9, w10
  41a6b8:	and	w9, w9, #0x1
  41a6bc:	and	w9, w9, #0xff
  41a6c0:	cbz	w9, 41a704 <error@@Base+0x18948>
  41a6c4:	ldr	x8, [sp, #120]
  41a6c8:	add	x1, x8, #0x8
  41a6cc:	add	x0, sp, #0x58
  41a6d0:	bl	41572c <error@@Base+0x13970>
  41a6d4:	stur	w0, [x29, #-76]
  41a6d8:	ldur	w9, [x29, #-76]
  41a6dc:	cmp	w9, #0x0
  41a6e0:	cset	w9, ne  // ne = any
  41a6e4:	and	w9, w9, #0x1
  41a6e8:	mov	w1, w9
  41a6ec:	sxtw	x8, w1
  41a6f0:	cbz	x8, 41a700 <error@@Base+0x18944>
  41a6f4:	ldur	w8, [x29, #-76]
  41a6f8:	stur	w8, [x29, #-4]
  41a6fc:	b	41ab70 <error@@Base+0x18db4>
  41a700:	b	41a710 <error@@Base+0x18954>
  41a704:	str	xzr, [sp, #88]
  41a708:	str	xzr, [sp, #96]
  41a70c:	str	xzr, [sp, #104]
  41a710:	ldur	x8, [x29, #-104]
  41a714:	ldur	x9, [x29, #-40]
  41a718:	cmp	x8, x9
  41a71c:	b.eq	41a744 <error@@Base+0x18988>  // b.none
  41a720:	ldr	x8, [sp, #120]
  41a724:	cbz	x8, 41a820 <error@@Base+0x18a64>
  41a728:	ldr	x8, [sp, #120]
  41a72c:	ldrb	w9, [x8, #104]
  41a730:	mov	w10, #0x6                   	// #6
  41a734:	lsr	w9, w9, w10
  41a738:	and	w9, w9, #0x1
  41a73c:	and	w9, w9, #0xff
  41a740:	cbz	w9, 41a820 <error@@Base+0x18a64>
  41a744:	ldr	x8, [sp, #96]
  41a748:	cbz	x8, 41a79c <error@@Base+0x189e0>
  41a74c:	ldur	x0, [x29, #-16]
  41a750:	ldur	x2, [x29, #-104]
  41a754:	ldur	x3, [x29, #-88]
  41a758:	ldur	w4, [x29, #-60]
  41a75c:	add	x1, sp, #0x58
  41a760:	bl	41b0e4 <error@@Base+0x19328>
  41a764:	stur	w0, [x29, #-76]
  41a768:	ldur	w8, [x29, #-76]
  41a76c:	cmp	w8, #0x0
  41a770:	cset	w8, ne  // ne = any
  41a774:	and	w8, w8, #0x1
  41a778:	mov	w1, w8
  41a77c:	sxtw	x9, w1
  41a780:	cbz	x9, 41a79c <error@@Base+0x189e0>
  41a784:	add	x8, sp, #0x58
  41a788:	ldr	x0, [x8, #16]
  41a78c:	bl	401a90 <free@plt>
  41a790:	ldur	w9, [x29, #-76]
  41a794:	stur	w9, [x29, #-4]
  41a798:	b	41ab70 <error@@Base+0x18db4>
  41a79c:	ldur	x1, [x29, #-72]
  41a7a0:	ldr	w3, [sp, #76]
  41a7a4:	sub	x0, x29, #0x4c
  41a7a8:	add	x2, sp, #0x58
  41a7ac:	bl	4158fc <error@@Base+0x13b40>
  41a7b0:	str	x0, [sp, #120]
  41a7b4:	ldr	x8, [sp, #120]
  41a7b8:	mov	w9, #0x0                   	// #0
  41a7bc:	str	w9, [sp, #28]
  41a7c0:	cbnz	x8, 41a7d4 <error@@Base+0x18a18>
  41a7c4:	ldur	w8, [x29, #-76]
  41a7c8:	cmp	w8, #0x0
  41a7cc:	cset	w8, ne  // ne = any
  41a7d0:	str	w8, [sp, #28]
  41a7d4:	ldr	w8, [sp, #28]
  41a7d8:	and	w8, w8, #0x1
  41a7dc:	mov	w0, w8
  41a7e0:	sxtw	x9, w0
  41a7e4:	cbz	x9, 41a800 <error@@Base+0x18a44>
  41a7e8:	add	x8, sp, #0x58
  41a7ec:	ldr	x0, [x8, #16]
  41a7f0:	bl	401a90 <free@plt>
  41a7f4:	ldur	w9, [x29, #-76]
  41a7f8:	stur	w9, [x29, #-4]
  41a7fc:	b	41ab70 <error@@Base+0x18db4>
  41a800:	ldr	x8, [sp, #120]
  41a804:	ldur	x9, [x29, #-16]
  41a808:	ldr	x9, [x9, #184]
  41a80c:	ldur	x10, [x29, #-104]
  41a810:	mov	x11, #0x8                   	// #8
  41a814:	mul	x10, x11, x10
  41a818:	add	x9, x9, x10
  41a81c:	str	x8, [x9]
  41a820:	stur	xzr, [x29, #-112]
  41a824:	ldur	x8, [x29, #-104]
  41a828:	ldur	x9, [x29, #-56]
  41a82c:	mov	w10, #0x0                   	// #0
  41a830:	cmp	x8, x9
  41a834:	str	w10, [sp, #24]
  41a838:	b.ge	41a854 <error@@Base+0x18a98>  // b.tcont
  41a83c:	ldur	x8, [x29, #-112]
  41a840:	ldur	x9, [x29, #-16]
  41a844:	ldrsw	x9, [x9, #224]
  41a848:	cmp	x8, x9
  41a84c:	cset	w10, le
  41a850:	str	w10, [sp, #24]
  41a854:	ldr	w8, [sp, #24]
  41a858:	tbnz	w8, #0, 41a860 <error@@Base+0x18aa4>
  41a85c:	b	41aac0 <error@@Base+0x18d04>
  41a860:	mov	x8, #0x8                   	// #8
  41a864:	str	xzr, [sp, #96]
  41a868:	ldur	x9, [x29, #-16]
  41a86c:	ldr	x9, [x9, #184]
  41a870:	ldur	x10, [x29, #-104]
  41a874:	add	x10, x10, #0x1
  41a878:	mul	x8, x8, x10
  41a87c:	add	x8, x9, x8
  41a880:	ldr	x8, [x8]
  41a884:	cbz	x8, 41a8ec <error@@Base+0x18b30>
  41a888:	ldur	x8, [x29, #-16]
  41a88c:	ldr	x8, [x8, #184]
  41a890:	ldur	x9, [x29, #-104]
  41a894:	add	x9, x9, #0x1
  41a898:	mov	x10, #0x8                   	// #8
  41a89c:	mul	x9, x10, x9
  41a8a0:	add	x8, x8, x9
  41a8a4:	ldr	x8, [x8]
  41a8a8:	add	x1, x8, #0x8
  41a8ac:	add	x0, sp, #0x58
  41a8b0:	bl	414dd4 <error@@Base+0x13018>
  41a8b4:	stur	w0, [x29, #-76]
  41a8b8:	ldur	w11, [x29, #-76]
  41a8bc:	cmp	w11, #0x0
  41a8c0:	cset	w11, ne  // ne = any
  41a8c4:	and	w11, w11, #0x1
  41a8c8:	mov	w1, w11
  41a8cc:	sxtw	x8, w1
  41a8d0:	cbz	x8, 41a8ec <error@@Base+0x18b30>
  41a8d4:	add	x8, sp, #0x58
  41a8d8:	ldr	x0, [x8, #16]
  41a8dc:	bl	401a90 <free@plt>
  41a8e0:	ldur	w9, [x29, #-76]
  41a8e4:	stur	w9, [x29, #-4]
  41a8e8:	b	41ab70 <error@@Base+0x18db4>
  41a8ec:	ldr	x8, [sp, #120]
  41a8f0:	cbz	x8, 41a944 <error@@Base+0x18b88>
  41a8f4:	ldur	x0, [x29, #-16]
  41a8f8:	ldur	x1, [x29, #-104]
  41a8fc:	ldr	x8, [sp, #120]
  41a900:	add	x2, x8, #0x20
  41a904:	add	x3, sp, #0x58
  41a908:	bl	41b524 <error@@Base+0x19768>
  41a90c:	stur	w0, [x29, #-76]
  41a910:	ldur	w9, [x29, #-76]
  41a914:	cmp	w9, #0x0
  41a918:	cset	w9, ne  // ne = any
  41a91c:	and	w9, w9, #0x1
  41a920:	mov	w1, w9
  41a924:	sxtw	x8, w1
  41a928:	cbz	x8, 41a944 <error@@Base+0x18b88>
  41a92c:	add	x8, sp, #0x58
  41a930:	ldr	x0, [x8, #16]
  41a934:	bl	401a90 <free@plt>
  41a938:	ldur	w9, [x29, #-76]
  41a93c:	stur	w9, [x29, #-4]
  41a940:	b	41ab70 <error@@Base+0x18db4>
  41a944:	ldur	x8, [x29, #-104]
  41a948:	add	x8, x8, #0x1
  41a94c:	stur	x8, [x29, #-104]
  41a950:	ldr	x8, [sp, #96]
  41a954:	cbz	x8, 41a9f4 <error@@Base+0x18c38>
  41a958:	ldur	x0, [x29, #-72]
  41a95c:	ldur	x2, [x29, #-88]
  41a960:	ldur	w3, [x29, #-60]
  41a964:	add	x1, sp, #0x58
  41a968:	bl	41af3c <error@@Base+0x19180>
  41a96c:	stur	w0, [x29, #-76]
  41a970:	ldur	w8, [x29, #-76]
  41a974:	cmp	w8, #0x0
  41a978:	cset	w8, ne  // ne = any
  41a97c:	and	w8, w8, #0x1
  41a980:	mov	w1, w8
  41a984:	sxtw	x9, w1
  41a988:	cbz	x9, 41a9a4 <error@@Base+0x18be8>
  41a98c:	add	x8, sp, #0x58
  41a990:	ldr	x0, [x8, #16]
  41a994:	bl	401a90 <free@plt>
  41a998:	ldur	w9, [x29, #-76]
  41a99c:	stur	w9, [x29, #-4]
  41a9a0:	b	41ab70 <error@@Base+0x18db4>
  41a9a4:	ldur	x0, [x29, #-16]
  41a9a8:	ldur	x2, [x29, #-104]
  41a9ac:	ldur	x3, [x29, #-88]
  41a9b0:	ldur	w4, [x29, #-60]
  41a9b4:	add	x1, sp, #0x58
  41a9b8:	bl	41b0e4 <error@@Base+0x19328>
  41a9bc:	stur	w0, [x29, #-76]
  41a9c0:	ldur	w8, [x29, #-76]
  41a9c4:	cmp	w8, #0x0
  41a9c8:	cset	w8, ne  // ne = any
  41a9cc:	and	w8, w8, #0x1
  41a9d0:	mov	w1, w8
  41a9d4:	sxtw	x9, w1
  41a9d8:	cbz	x9, 41a9f4 <error@@Base+0x18c38>
  41a9dc:	add	x8, sp, #0x58
  41a9e0:	ldr	x0, [x8, #16]
  41a9e4:	bl	401a90 <free@plt>
  41a9e8:	ldur	w9, [x29, #-76]
  41a9ec:	stur	w9, [x29, #-4]
  41a9f0:	b	41ab70 <error@@Base+0x18db4>
  41a9f4:	ldur	x0, [x29, #-16]
  41a9f8:	ldur	x8, [x29, #-104]
  41a9fc:	subs	x1, x8, #0x1
  41aa00:	ldur	x8, [x29, #-16]
  41aa04:	ldr	w2, [x8, #160]
  41aa08:	bl	418340 <error@@Base+0x16584>
  41aa0c:	str	w0, [sp, #76]
  41aa10:	ldur	x1, [x29, #-72]
  41aa14:	ldr	w3, [sp, #76]
  41aa18:	sub	x0, x29, #0x4c
  41aa1c:	add	x2, sp, #0x58
  41aa20:	bl	4158fc <error@@Base+0x13b40>
  41aa24:	str	x0, [sp, #120]
  41aa28:	ldr	x8, [sp, #120]
  41aa2c:	mov	w9, #0x0                   	// #0
  41aa30:	str	w9, [sp, #20]
  41aa34:	cbnz	x8, 41aa48 <error@@Base+0x18c8c>
  41aa38:	ldur	w8, [x29, #-76]
  41aa3c:	cmp	w8, #0x0
  41aa40:	cset	w8, ne  // ne = any
  41aa44:	str	w8, [sp, #20]
  41aa48:	ldr	w8, [sp, #20]
  41aa4c:	and	w8, w8, #0x1
  41aa50:	mov	w0, w8
  41aa54:	sxtw	x9, w0
  41aa58:	cbz	x9, 41aa74 <error@@Base+0x18cb8>
  41aa5c:	add	x8, sp, #0x58
  41aa60:	ldr	x0, [x8, #16]
  41aa64:	bl	401a90 <free@plt>
  41aa68:	ldur	w9, [x29, #-76]
  41aa6c:	stur	w9, [x29, #-4]
  41aa70:	b	41ab70 <error@@Base+0x18db4>
  41aa74:	ldr	x8, [sp, #120]
  41aa78:	ldur	x9, [x29, #-16]
  41aa7c:	ldr	x9, [x9, #184]
  41aa80:	ldur	x10, [x29, #-104]
  41aa84:	mov	x11, #0x8                   	// #8
  41aa88:	mul	x10, x11, x10
  41aa8c:	add	x9, x9, x10
  41aa90:	str	x8, [x9]
  41aa94:	ldr	x8, [sp, #120]
  41aa98:	cbnz	x8, 41aaac <error@@Base+0x18cf0>
  41aa9c:	ldur	x8, [x29, #-112]
  41aaa0:	add	x8, x8, #0x1
  41aaa4:	str	x8, [sp, #8]
  41aaa8:	b	41aab4 <error@@Base+0x18cf8>
  41aaac:	mov	x8, xzr
  41aab0:	str	x8, [sp, #8]
  41aab4:	ldr	x8, [sp, #8]
  41aab8:	stur	x8, [x29, #-112]
  41aabc:	b	41a824 <error@@Base+0x18a68>
  41aac0:	add	x8, sp, #0x58
  41aac4:	ldr	x0, [x8, #16]
  41aac8:	bl	401a90 <free@plt>
  41aacc:	ldur	x8, [x29, #-16]
  41aad0:	ldr	x8, [x8, #184]
  41aad4:	ldur	x9, [x29, #-56]
  41aad8:	mov	x10, #0x8                   	// #8
  41aadc:	mul	x9, x10, x9
  41aae0:	add	x8, x8, x9
  41aae4:	ldr	x8, [x8]
  41aae8:	cbnz	x8, 41aaf8 <error@@Base+0x18d3c>
  41aaec:	mov	x8, xzr
  41aaf0:	str	x8, [sp]
  41aaf4:	b	41ab1c <error@@Base+0x18d60>
  41aaf8:	ldur	x8, [x29, #-16]
  41aafc:	ldr	x8, [x8, #184]
  41ab00:	ldur	x9, [x29, #-56]
  41ab04:	mov	x10, #0x8                   	// #8
  41ab08:	mul	x9, x10, x9
  41ab0c:	add	x8, x8, x9
  41ab10:	ldr	x8, [x8]
  41ab14:	add	x8, x8, #0x8
  41ab18:	str	x8, [sp]
  41ab1c:	ldr	x8, [sp]
  41ab20:	str	x8, [sp, #112]
  41ab24:	ldur	x8, [x29, #-104]
  41ab28:	ldur	x9, [x29, #-24]
  41ab2c:	str	x8, [x9]
  41ab30:	ldr	x8, [sp, #80]
  41ab34:	ldur	x9, [x29, #-16]
  41ab38:	str	x8, [x9, #184]
  41ab3c:	ldur	x8, [x29, #-96]
  41ab40:	ldur	x9, [x29, #-16]
  41ab44:	str	x8, [x9, #72]
  41ab48:	ldr	x8, [sp, #112]
  41ab4c:	cbz	x8, 41ab68 <error@@Base+0x18dac>
  41ab50:	ldr	x0, [sp, #112]
  41ab54:	ldur	x1, [x29, #-48]
  41ab58:	bl	415818 <error@@Base+0x13a5c>
  41ab5c:	cbz	x0, 41ab68 <error@@Base+0x18dac>
  41ab60:	stur	wzr, [x29, #-4]
  41ab64:	b	41ab70 <error@@Base+0x18db4>
  41ab68:	mov	w8, #0x1                   	// #1
  41ab6c:	stur	w8, [x29, #-4]
  41ab70:	ldur	w0, [x29, #-4]
  41ab74:	ldp	x29, x30, [sp, #240]
  41ab78:	add	sp, sp, #0x100
  41ab7c:	ret
  41ab80:	sub	sp, sp, #0x50
  41ab84:	stp	x29, x30, [sp, #64]
  41ab88:	add	x29, sp, #0x40
  41ab8c:	stur	x0, [x29, #-16]
  41ab90:	stur	x1, [x29, #-24]
  41ab94:	str	x2, [sp, #32]
  41ab98:	ldur	x8, [x29, #-16]
  41ab9c:	ldr	x8, [x8, #32]
  41aba0:	ldur	x9, [x29, #-16]
  41aba4:	ldr	x9, [x9, #24]
  41aba8:	cmp	x8, x9
  41abac:	cset	w10, eq  // eq = none
  41abb0:	and	w10, w10, #0x1
  41abb4:	mov	w0, w10
  41abb8:	sxtw	x8, w0
  41abbc:	cbz	x8, 41ac34 <error@@Base+0x18e78>
  41abc0:	ldur	x8, [x29, #-16]
  41abc4:	ldr	x8, [x8, #24]
  41abc8:	mov	x9, #0x2                   	// #2
  41abcc:	mul	x8, x9, x8
  41abd0:	add	x8, x8, #0x1
  41abd4:	str	x8, [sp, #16]
  41abd8:	ldur	x8, [x29, #-16]
  41abdc:	ldr	x0, [x8, #40]
  41abe0:	ldr	x8, [sp, #16]
  41abe4:	mov	x9, #0x8                   	// #8
  41abe8:	mul	x1, x8, x9
  41abec:	bl	401940 <realloc@plt>
  41abf0:	str	x0, [sp, #8]
  41abf4:	ldr	x8, [sp, #8]
  41abf8:	cmp	x8, #0x0
  41abfc:	cset	w10, eq  // eq = none
  41ac00:	and	w10, w10, #0x1
  41ac04:	mov	w0, w10
  41ac08:	sxtw	x8, w0
  41ac0c:	cbz	x8, 41ac1c <error@@Base+0x18e60>
  41ac10:	mov	x8, xzr
  41ac14:	stur	x8, [x29, #-8]
  41ac18:	b	41acb4 <error@@Base+0x18ef8>
  41ac1c:	ldr	x8, [sp, #8]
  41ac20:	ldur	x9, [x29, #-16]
  41ac24:	str	x8, [x9, #40]
  41ac28:	ldr	x8, [sp, #16]
  41ac2c:	ldur	x9, [x29, #-16]
  41ac30:	str	x8, [x9, #24]
  41ac34:	mov	x0, #0x1                   	// #1
  41ac38:	mov	x1, #0x28                  	// #40
  41ac3c:	bl	401930 <calloc@plt>
  41ac40:	str	x0, [sp, #24]
  41ac44:	ldr	x8, [sp, #24]
  41ac48:	cmp	x8, #0x0
  41ac4c:	cset	w9, ne  // ne = any
  41ac50:	and	w9, w9, #0x1
  41ac54:	mov	w0, w9
  41ac58:	sxtw	x8, w0
  41ac5c:	cbz	x8, 41acac <error@@Base+0x18ef0>
  41ac60:	ldr	x8, [sp, #24]
  41ac64:	ldur	x9, [x29, #-16]
  41ac68:	ldr	x9, [x9, #40]
  41ac6c:	ldur	x10, [x29, #-16]
  41ac70:	ldr	x10, [x10, #32]
  41ac74:	mov	x11, #0x8                   	// #8
  41ac78:	mul	x10, x11, x10
  41ac7c:	add	x9, x9, x10
  41ac80:	str	x8, [x9]
  41ac84:	ldur	x8, [x29, #-24]
  41ac88:	ldr	x9, [sp, #24]
  41ac8c:	str	x8, [x9]
  41ac90:	ldr	x8, [sp, #32]
  41ac94:	ldr	x9, [sp, #24]
  41ac98:	str	x8, [x9, #8]
  41ac9c:	ldur	x8, [x29, #-16]
  41aca0:	ldr	x9, [x8, #32]
  41aca4:	add	x9, x9, #0x1
  41aca8:	str	x9, [x8, #32]
  41acac:	ldr	x8, [sp, #24]
  41acb0:	stur	x8, [x29, #-8]
  41acb4:	ldur	x0, [x29, #-8]
  41acb8:	ldp	x29, x30, [sp, #64]
  41acbc:	add	sp, sp, #0x50
  41acc0:	ret
  41acc4:	sub	sp, sp, #0x50
  41acc8:	stp	x29, x30, [sp, #64]
  41accc:	add	x29, sp, #0x40
  41acd0:	stur	x0, [x29, #-16]
  41acd4:	stur	x1, [x29, #-24]
  41acd8:	str	x2, [sp, #32]
  41acdc:	str	x3, [sp, #24]
  41ace0:	str	x4, [sp, #16]
  41ace4:	ldur	x8, [x29, #-16]
  41ace8:	ldr	x8, [x8, #200]
  41acec:	ldur	x9, [x29, #-16]
  41acf0:	ldr	x9, [x9, #208]
  41acf4:	cmp	x8, x9
  41acf8:	b.lt	41adb0 <error@@Base+0x18ff4>  // b.tstop
  41acfc:	ldur	x8, [x29, #-16]
  41ad00:	ldr	x0, [x8, #216]
  41ad04:	ldur	x8, [x29, #-16]
  41ad08:	ldr	x8, [x8, #208]
  41ad0c:	mov	x9, #0x2                   	// #2
  41ad10:	mul	x8, x8, x9
  41ad14:	mov	x9, #0x28                  	// #40
  41ad18:	mul	x1, x8, x9
  41ad1c:	bl	401940 <realloc@plt>
  41ad20:	str	x0, [sp, #8]
  41ad24:	ldr	x8, [sp, #8]
  41ad28:	cmp	x8, #0x0
  41ad2c:	cset	w10, eq  // eq = none
  41ad30:	and	w10, w10, #0x1
  41ad34:	mov	w0, w10
  41ad38:	sxtw	x8, w0
  41ad3c:	cbz	x8, 41ad58 <error@@Base+0x18f9c>
  41ad40:	ldur	x8, [x29, #-16]
  41ad44:	ldr	x0, [x8, #216]
  41ad48:	bl	401a90 <free@plt>
  41ad4c:	mov	w9, #0xc                   	// #12
  41ad50:	stur	w9, [x29, #-4]
  41ad54:	b	41af2c <error@@Base+0x19170>
  41ad58:	ldr	x8, [sp, #8]
  41ad5c:	ldur	x9, [x29, #-16]
  41ad60:	str	x8, [x9, #216]
  41ad64:	ldur	x8, [x29, #-16]
  41ad68:	ldr	x8, [x8, #216]
  41ad6c:	ldur	x9, [x29, #-16]
  41ad70:	ldr	x9, [x9, #200]
  41ad74:	mov	x10, #0x28                  	// #40
  41ad78:	mul	x9, x10, x9
  41ad7c:	add	x0, x8, x9
  41ad80:	ldur	x8, [x29, #-16]
  41ad84:	ldr	x8, [x8, #208]
  41ad88:	mov	x9, #0x28                  	// #40
  41ad8c:	mul	x2, x9, x8
  41ad90:	mov	w11, wzr
  41ad94:	mov	w1, w11
  41ad98:	bl	401920 <memset@plt>
  41ad9c:	ldur	x8, [x29, #-16]
  41ada0:	ldr	x9, [x8, #208]
  41ada4:	mov	x10, #0x2                   	// #2
  41ada8:	mul	x9, x9, x10
  41adac:	str	x9, [x8, #208]
  41adb0:	ldur	x8, [x29, #-16]
  41adb4:	ldr	x8, [x8, #200]
  41adb8:	cmp	x8, #0x0
  41adbc:	cset	w9, le
  41adc0:	tbnz	w9, #0, 41ae1c <error@@Base+0x19060>
  41adc4:	ldur	x8, [x29, #-16]
  41adc8:	ldr	x8, [x8, #216]
  41adcc:	ldur	x9, [x29, #-16]
  41add0:	ldr	x9, [x9, #200]
  41add4:	subs	x9, x9, #0x1
  41add8:	mov	x10, #0x28                  	// #40
  41addc:	mul	x9, x10, x9
  41ade0:	add	x8, x8, x9
  41ade4:	ldr	x8, [x8, #8]
  41ade8:	ldr	x9, [sp, #32]
  41adec:	cmp	x8, x9
  41adf0:	b.ne	41ae1c <error@@Base+0x19060>  // b.any
  41adf4:	ldur	x8, [x29, #-16]
  41adf8:	ldr	x8, [x8, #216]
  41adfc:	ldur	x9, [x29, #-16]
  41ae00:	ldr	x9, [x9, #200]
  41ae04:	subs	x9, x9, #0x1
  41ae08:	mov	x10, #0x28                  	// #40
  41ae0c:	mul	x9, x10, x9
  41ae10:	add	x8, x8, x9
  41ae14:	mov	w11, #0x1                   	// #1
  41ae18:	strb	w11, [x8, #32]
  41ae1c:	ldur	x8, [x29, #-24]
  41ae20:	ldur	x9, [x29, #-16]
  41ae24:	ldr	x9, [x9, #216]
  41ae28:	ldur	x10, [x29, #-16]
  41ae2c:	ldr	x10, [x10, #200]
  41ae30:	mov	x11, #0x28                  	// #40
  41ae34:	mul	x10, x11, x10
  41ae38:	str	x8, [x9, x10]
  41ae3c:	ldr	x8, [sp, #32]
  41ae40:	ldur	x9, [x29, #-16]
  41ae44:	ldr	x9, [x9, #216]
  41ae48:	ldur	x10, [x29, #-16]
  41ae4c:	ldr	x10, [x10, #200]
  41ae50:	mul	x10, x11, x10
  41ae54:	add	x9, x9, x10
  41ae58:	str	x8, [x9, #8]
  41ae5c:	ldr	x8, [sp, #24]
  41ae60:	ldur	x9, [x29, #-16]
  41ae64:	ldr	x9, [x9, #216]
  41ae68:	ldur	x10, [x29, #-16]
  41ae6c:	ldr	x10, [x10, #200]
  41ae70:	mul	x10, x11, x10
  41ae74:	add	x9, x9, x10
  41ae78:	str	x8, [x9, #16]
  41ae7c:	ldr	x8, [sp, #16]
  41ae80:	ldur	x9, [x29, #-16]
  41ae84:	ldr	x9, [x9, #216]
  41ae88:	ldur	x10, [x29, #-16]
  41ae8c:	ldr	x10, [x10, #200]
  41ae90:	mul	x10, x11, x10
  41ae94:	add	x9, x9, x10
  41ae98:	str	x8, [x9, #24]
  41ae9c:	ldr	x8, [sp, #24]
  41aea0:	ldr	x9, [sp, #16]
  41aea4:	mov	w12, wzr
  41aea8:	mov	w13, #0xffffffff            	// #-1
  41aeac:	cmp	x8, x9
  41aeb0:	csel	w12, w13, w12, eq  // eq = none
  41aeb4:	ldur	x8, [x29, #-16]
  41aeb8:	ldr	x8, [x8, #216]
  41aebc:	ldur	x9, [x29, #-16]
  41aec0:	ldr	x9, [x9, #200]
  41aec4:	mul	x9, x11, x9
  41aec8:	add	x8, x8, x9
  41aecc:	strh	w12, [x8, #34]
  41aed0:	ldur	x8, [x29, #-16]
  41aed4:	ldr	x8, [x8, #216]
  41aed8:	ldur	x9, [x29, #-16]
  41aedc:	ldr	x10, [x9, #200]
  41aee0:	add	x14, x10, #0x1
  41aee4:	str	x14, [x9, #200]
  41aee8:	mul	x9, x11, x10
  41aeec:	add	x8, x8, x9
  41aef0:	mov	w12, #0x0                   	// #0
  41aef4:	strb	w12, [x8, #32]
  41aef8:	ldur	x8, [x29, #-16]
  41aefc:	ldrsw	x8, [x8, #224]
  41af00:	ldr	x9, [sp, #16]
  41af04:	ldr	x10, [sp, #24]
  41af08:	subs	x9, x9, x10
  41af0c:	cmp	x8, x9
  41af10:	b.ge	41af28 <error@@Base+0x1916c>  // b.tcont
  41af14:	ldr	x8, [sp, #16]
  41af18:	ldr	x9, [sp, #24]
  41af1c:	subs	x8, x8, x9
  41af20:	ldur	x9, [x29, #-16]
  41af24:	str	w8, [x9, #224]
  41af28:	stur	wzr, [x29, #-4]
  41af2c:	ldur	w0, [x29, #-4]
  41af30:	ldp	x29, x30, [sp, #64]
  41af34:	add	sp, sp, #0x50
  41af38:	ret
  41af3c:	sub	sp, sp, #0x70
  41af40:	stp	x29, x30, [sp, #96]
  41af44:	add	x29, sp, #0x60
  41af48:	add	x8, sp, #0x10
  41af4c:	stur	x0, [x29, #-16]
  41af50:	stur	x1, [x29, #-24]
  41af54:	stur	x2, [x29, #-32]
  41af58:	stur	w3, [x29, #-36]
  41af5c:	ldur	x9, [x29, #-24]
  41af60:	ldr	x1, [x9, #8]
  41af64:	mov	x0, x8
  41af68:	bl	4147cc <error@@Base+0x12a10>
  41af6c:	stur	w0, [x29, #-40]
  41af70:	ldur	w10, [x29, #-40]
  41af74:	cmp	w10, #0x0
  41af78:	cset	w10, ne  // ne = any
  41af7c:	and	w10, w10, #0x1
  41af80:	mov	w1, w10
  41af84:	sxtw	x8, w1
  41af88:	cbz	x8, 41af98 <error@@Base+0x191dc>
  41af8c:	ldur	w8, [x29, #-40]
  41af90:	stur	w8, [x29, #-4]
  41af94:	b	41b0d4 <error@@Base+0x19318>
  41af98:	str	xzr, [sp, #48]
  41af9c:	ldr	x8, [sp, #48]
  41afa0:	ldur	x9, [x29, #-24]
  41afa4:	ldr	x9, [x9, #8]
  41afa8:	cmp	x8, x9
  41afac:	b.ge	41b0b0 <error@@Base+0x192f4>  // b.tcont
  41afb0:	ldur	x8, [x29, #-24]
  41afb4:	ldr	x8, [x8, #16]
  41afb8:	ldr	x9, [sp, #48]
  41afbc:	ldr	x8, [x8, x9, lsl #3]
  41afc0:	str	x8, [sp, #8]
  41afc4:	ldur	x8, [x29, #-16]
  41afc8:	ldr	x8, [x8, #48]
  41afcc:	ldr	x9, [sp, #8]
  41afd0:	mov	x10, #0x18                  	// #24
  41afd4:	mul	x9, x10, x9
  41afd8:	add	x8, x8, x9
  41afdc:	str	x8, [sp]
  41afe0:	ldur	x0, [x29, #-16]
  41afe4:	ldr	x1, [sp]
  41afe8:	ldur	x2, [x29, #-32]
  41afec:	ldur	w3, [x29, #-36]
  41aff0:	bl	41a2fc <error@@Base+0x18540>
  41aff4:	str	x0, [sp, #40]
  41aff8:	ldr	x8, [sp, #40]
  41affc:	mov	x9, #0xffffffffffffffff    	// #-1
  41b000:	cmp	x8, x9
  41b004:	b.ne	41b050 <error@@Base+0x19294>  // b.any
  41b008:	ldr	x1, [sp]
  41b00c:	add	x0, sp, #0x10
  41b010:	bl	414dd4 <error@@Base+0x13018>
  41b014:	stur	w0, [x29, #-40]
  41b018:	ldur	w8, [x29, #-40]
  41b01c:	cmp	w8, #0x0
  41b020:	cset	w8, ne  // ne = any
  41b024:	and	w8, w8, #0x1
  41b028:	mov	w1, w8
  41b02c:	sxtw	x9, w1
  41b030:	cbz	x9, 41b04c <error@@Base+0x19290>
  41b034:	add	x8, sp, #0x10
  41b038:	ldr	x0, [x8, #16]
  41b03c:	bl	401a90 <free@plt>
  41b040:	ldur	w9, [x29, #-40]
  41b044:	stur	w9, [x29, #-4]
  41b048:	b	41b0d4 <error@@Base+0x19318>
  41b04c:	b	41b0a0 <error@@Base+0x192e4>
  41b050:	ldur	x0, [x29, #-16]
  41b054:	ldr	x2, [sp, #8]
  41b058:	ldur	x3, [x29, #-32]
  41b05c:	ldur	w4, [x29, #-36]
  41b060:	add	x1, sp, #0x10
  41b064:	bl	41b7fc <error@@Base+0x19a40>
  41b068:	stur	w0, [x29, #-40]
  41b06c:	ldur	w8, [x29, #-40]
  41b070:	cmp	w8, #0x0
  41b074:	cset	w8, ne  // ne = any
  41b078:	and	w8, w8, #0x1
  41b07c:	mov	w1, w8
  41b080:	sxtw	x9, w1
  41b084:	cbz	x9, 41b0a0 <error@@Base+0x192e4>
  41b088:	add	x8, sp, #0x10
  41b08c:	ldr	x0, [x8, #16]
  41b090:	bl	401a90 <free@plt>
  41b094:	ldur	w9, [x29, #-40]
  41b098:	stur	w9, [x29, #-4]
  41b09c:	b	41b0d4 <error@@Base+0x19318>
  41b0a0:	ldr	x8, [sp, #48]
  41b0a4:	add	x8, x8, #0x1
  41b0a8:	str	x8, [sp, #48]
  41b0ac:	b	41af9c <error@@Base+0x191e0>
  41b0b0:	ldur	x8, [x29, #-24]
  41b0b4:	ldr	x0, [x8, #16]
  41b0b8:	bl	401a90 <free@plt>
  41b0bc:	ldur	x8, [x29, #-24]
  41b0c0:	ldr	q0, [sp, #16]
  41b0c4:	str	q0, [x8]
  41b0c8:	ldr	x9, [sp, #32]
  41b0cc:	str	x9, [x8, #16]
  41b0d0:	stur	wzr, [x29, #-4]
  41b0d4:	ldur	w0, [x29, #-4]
  41b0d8:	ldp	x29, x30, [sp, #96]
  41b0dc:	add	sp, sp, #0x70
  41b0e0:	ret
  41b0e4:	sub	sp, sp, #0x100
  41b0e8:	stp	x29, x30, [sp, #240]
  41b0ec:	add	x29, sp, #0xf0
  41b0f0:	sub	x8, x29, #0x18
  41b0f4:	mov	x9, #0xffffffffffffffff    	// #-1
  41b0f8:	str	x0, [x8, #8]
  41b0fc:	str	x1, [x8]
  41b100:	stur	x2, [x29, #-32]
  41b104:	stur	x3, [x29, #-40]
  41b108:	stur	w4, [x29, #-44]
  41b10c:	ldr	x10, [x8, #8]
  41b110:	ldr	x10, [x10, #152]
  41b114:	stur	x10, [x29, #-56]
  41b118:	ldr	x0, [x8, #8]
  41b11c:	ldur	x1, [x29, #-32]
  41b120:	str	x8, [sp, #72]
  41b124:	str	x9, [sp, #64]
  41b128:	bl	41a004 <error@@Base+0x18248>
  41b12c:	stur	x0, [x29, #-72]
  41b130:	ldur	x8, [x29, #-72]
  41b134:	ldr	x9, [sp, #64]
  41b138:	cmp	x8, x9
  41b13c:	b.ne	41b14c <error@@Base+0x19390>  // b.any
  41b140:	ldr	x8, [sp, #72]
  41b144:	str	wzr, [x8, #20]
  41b148:	b	41b510 <error@@Base+0x19754>
  41b14c:	ldr	x8, [sp, #72]
  41b150:	ldr	x9, [x8, #8]
  41b154:	ldr	x9, [x9, #216]
  41b158:	ldur	x10, [x29, #-72]
  41b15c:	mov	x11, #0x28                  	// #40
  41b160:	mul	x10, x11, x10
  41b164:	add	x9, x9, x10
  41b168:	stur	x9, [x29, #-80]
  41b16c:	ldr	x8, [sp, #72]
  41b170:	ldr	x0, [x8]
  41b174:	ldur	x9, [x29, #-80]
  41b178:	ldr	x1, [x9]
  41b17c:	bl	415818 <error@@Base+0x13a5c>
  41b180:	cbnz	x0, 41b188 <error@@Base+0x193cc>
  41b184:	b	41b4f4 <error@@Base+0x19738>
  41b188:	ldur	x8, [x29, #-32]
  41b18c:	ldur	x9, [x29, #-80]
  41b190:	ldr	x9, [x9, #24]
  41b194:	add	x8, x8, x9
  41b198:	ldur	x9, [x29, #-80]
  41b19c:	ldr	x9, [x9, #16]
  41b1a0:	subs	x8, x8, x9
  41b1a4:	stur	x8, [x29, #-88]
  41b1a8:	ldur	x8, [x29, #-88]
  41b1ac:	ldur	x9, [x29, #-32]
  41b1b0:	cmp	x8, x9
  41b1b4:	b.ne	41b2e0 <error@@Base+0x19524>  // b.any
  41b1b8:	ldur	x8, [x29, #-56]
  41b1bc:	ldr	x8, [x8, #40]
  41b1c0:	ldur	x9, [x29, #-80]
  41b1c4:	ldr	x9, [x9]
  41b1c8:	mov	x10, #0x18                  	// #24
  41b1cc:	mul	x9, x10, x9
  41b1d0:	add	x8, x8, x9
  41b1d4:	ldr	x8, [x8, #16]
  41b1d8:	ldr	x8, [x8]
  41b1dc:	stur	x8, [x29, #-96]
  41b1e0:	ldr	x8, [sp, #72]
  41b1e4:	ldr	x0, [x8]
  41b1e8:	ldur	x1, [x29, #-96]
  41b1ec:	bl	415818 <error@@Base+0x13a5c>
  41b1f0:	cbz	x0, 41b1f8 <error@@Base+0x1943c>
  41b1f4:	b	41b4f4 <error@@Base+0x19738>
  41b1f8:	ldur	x1, [x29, #-96]
  41b1fc:	add	x8, sp, #0x78
  41b200:	mov	x0, x8
  41b204:	str	x8, [sp, #56]
  41b208:	bl	41431c <error@@Base+0x12560>
  41b20c:	stur	w0, [x29, #-60]
  41b210:	ldur	x0, [x29, #-56]
  41b214:	ldur	x2, [x29, #-40]
  41b218:	ldur	w3, [x29, #-44]
  41b21c:	ldr	x1, [sp, #56]
  41b220:	bl	41af3c <error@@Base+0x19180>
  41b224:	str	w0, [sp, #116]
  41b228:	ldr	x8, [sp, #72]
  41b22c:	ldr	x0, [x8]
  41b230:	ldr	x1, [sp, #56]
  41b234:	bl	414dd4 <error@@Base+0x13018>
  41b238:	str	w0, [sp, #112]
  41b23c:	ldr	x8, [sp, #56]
  41b240:	ldr	x0, [x8, #16]
  41b244:	bl	401a90 <free@plt>
  41b248:	ldur	w9, [x29, #-60]
  41b24c:	mov	w10, #0x1                   	// #1
  41b250:	str	w10, [sp, #52]
  41b254:	cbnz	w9, 41b278 <error@@Base+0x194bc>
  41b258:	ldr	w8, [sp, #116]
  41b25c:	mov	w9, #0x1                   	// #1
  41b260:	str	w9, [sp, #52]
  41b264:	cbnz	w8, 41b278 <error@@Base+0x194bc>
  41b268:	ldr	w8, [sp, #112]
  41b26c:	cmp	w8, #0x0
  41b270:	cset	w8, ne  // ne = any
  41b274:	str	w8, [sp, #52]
  41b278:	ldr	w8, [sp, #52]
  41b27c:	and	w8, w8, #0x1
  41b280:	mov	w0, w8
  41b284:	sxtw	x9, w0
  41b288:	cbz	x9, 41b2dc <error@@Base+0x19520>
  41b28c:	ldur	w8, [x29, #-60]
  41b290:	cbz	w8, 41b2a0 <error@@Base+0x194e4>
  41b294:	ldur	w8, [x29, #-60]
  41b298:	str	w8, [sp, #48]
  41b29c:	b	41b2c4 <error@@Base+0x19508>
  41b2a0:	ldr	w8, [sp, #116]
  41b2a4:	cbz	w8, 41b2b4 <error@@Base+0x194f8>
  41b2a8:	ldr	w8, [sp, #116]
  41b2ac:	str	w8, [sp, #44]
  41b2b0:	b	41b2bc <error@@Base+0x19500>
  41b2b4:	ldr	w8, [sp, #112]
  41b2b8:	str	w8, [sp, #44]
  41b2bc:	ldr	w8, [sp, #44]
  41b2c0:	str	w8, [sp, #48]
  41b2c4:	ldr	w8, [sp, #48]
  41b2c8:	stur	w8, [x29, #-60]
  41b2cc:	ldur	w8, [x29, #-60]
  41b2d0:	ldr	x9, [sp, #72]
  41b2d4:	str	w8, [x9, #20]
  41b2d8:	b	41b510 <error@@Base+0x19754>
  41b2dc:	b	41b14c <error@@Base+0x19390>
  41b2e0:	ldur	x8, [x29, #-56]
  41b2e4:	ldr	x8, [x8, #24]
  41b2e8:	ldur	x9, [x29, #-80]
  41b2ec:	ldr	x9, [x9]
  41b2f0:	mov	x10, #0x8                   	// #8
  41b2f4:	ldr	x8, [x8, x9, lsl #3]
  41b2f8:	stur	x8, [x29, #-96]
  41b2fc:	ldr	x8, [sp, #72]
  41b300:	ldr	x9, [x8, #8]
  41b304:	ldr	x9, [x9, #184]
  41b308:	ldur	x11, [x29, #-88]
  41b30c:	mul	x10, x10, x11
  41b310:	add	x9, x9, x10
  41b314:	ldr	x9, [x9]
  41b318:	cbz	x9, 41b410 <error@@Base+0x19654>
  41b31c:	ldr	x8, [sp, #72]
  41b320:	ldr	x9, [x8, #8]
  41b324:	ldr	x9, [x9, #184]
  41b328:	ldur	x10, [x29, #-88]
  41b32c:	mov	x11, #0x8                   	// #8
  41b330:	mul	x10, x11, x10
  41b334:	add	x9, x9, x10
  41b338:	ldr	x9, [x9]
  41b33c:	add	x0, x9, #0x8
  41b340:	ldur	x1, [x29, #-96]
  41b344:	bl	415818 <error@@Base+0x13a5c>
  41b348:	cbz	x0, 41b350 <error@@Base+0x19594>
  41b34c:	b	41b4f4 <error@@Base+0x19738>
  41b350:	ldr	x8, [sp, #72]
  41b354:	ldr	x9, [x8, #8]
  41b358:	ldr	x9, [x9, #184]
  41b35c:	ldur	x10, [x29, #-88]
  41b360:	mov	x11, #0x8                   	// #8
  41b364:	mul	x10, x11, x10
  41b368:	add	x9, x9, x10
  41b36c:	ldr	x9, [x9]
  41b370:	add	x1, x9, #0x8
  41b374:	add	x9, sp, #0x58
  41b378:	mov	x0, x9
  41b37c:	str	x9, [sp, #32]
  41b380:	bl	41572c <error@@Base+0x13970>
  41b384:	stur	w0, [x29, #-60]
  41b388:	ldur	x1, [x29, #-96]
  41b38c:	ldr	x0, [sp, #32]
  41b390:	bl	4151ec <error@@Base+0x13430>
  41b394:	and	w12, w0, #0x1
  41b398:	strb	w12, [sp, #87]
  41b39c:	ldur	w12, [x29, #-60]
  41b3a0:	mov	w13, #0x1                   	// #1
  41b3a4:	str	w13, [sp, #28]
  41b3a8:	cbnz	w12, 41b3b8 <error@@Base+0x195fc>
  41b3ac:	ldrb	w8, [sp, #87]
  41b3b0:	eor	w8, w8, #0x1
  41b3b4:	str	w8, [sp, #28]
  41b3b8:	ldr	w8, [sp, #28]
  41b3bc:	and	w8, w8, #0x1
  41b3c0:	mov	w0, w8
  41b3c4:	sxtw	x9, w0
  41b3c8:	cbz	x9, 41b40c <error@@Base+0x19650>
  41b3cc:	add	x8, sp, #0x58
  41b3d0:	ldr	x0, [x8, #16]
  41b3d4:	bl	401a90 <free@plt>
  41b3d8:	ldur	w9, [x29, #-60]
  41b3dc:	cbz	w9, 41b3ec <error@@Base+0x19630>
  41b3e0:	ldur	w8, [x29, #-60]
  41b3e4:	str	w8, [sp, #24]
  41b3e8:	b	41b3f4 <error@@Base+0x19638>
  41b3ec:	mov	w8, #0xc                   	// #12
  41b3f0:	str	w8, [sp, #24]
  41b3f4:	ldr	w8, [sp, #24]
  41b3f8:	stur	w8, [x29, #-60]
  41b3fc:	ldur	w8, [x29, #-60]
  41b400:	ldr	x9, [sp, #72]
  41b404:	str	w8, [x9, #20]
  41b408:	b	41b510 <error@@Base+0x19754>
  41b40c:	b	41b44c <error@@Base+0x19690>
  41b410:	ldur	x1, [x29, #-96]
  41b414:	add	x0, sp, #0x58
  41b418:	bl	41431c <error@@Base+0x12560>
  41b41c:	stur	w0, [x29, #-60]
  41b420:	ldur	w8, [x29, #-60]
  41b424:	cmp	w8, #0x0
  41b428:	cset	w8, ne  // ne = any
  41b42c:	and	w8, w8, #0x1
  41b430:	mov	w1, w8
  41b434:	sxtw	x9, w1
  41b438:	cbz	x9, 41b44c <error@@Base+0x19690>
  41b43c:	ldur	w8, [x29, #-60]
  41b440:	ldr	x9, [sp, #72]
  41b444:	str	w8, [x9, #20]
  41b448:	b	41b510 <error@@Base+0x19754>
  41b44c:	ldur	x1, [x29, #-56]
  41b450:	sub	x0, x29, #0x3c
  41b454:	add	x8, sp, #0x58
  41b458:	mov	x2, x8
  41b45c:	str	x8, [sp, #16]
  41b460:	bl	41ba00 <error@@Base+0x19c44>
  41b464:	ldr	x8, [sp, #72]
  41b468:	ldr	x9, [x8, #8]
  41b46c:	ldr	x9, [x9, #184]
  41b470:	ldur	x10, [x29, #-88]
  41b474:	mov	x11, #0x8                   	// #8
  41b478:	mul	x10, x11, x10
  41b47c:	add	x9, x9, x10
  41b480:	str	x0, [x9]
  41b484:	ldr	x9, [sp, #16]
  41b488:	ldr	x0, [x9, #16]
  41b48c:	str	x11, [sp, #8]
  41b490:	bl	401a90 <free@plt>
  41b494:	ldr	x8, [sp, #72]
  41b498:	ldr	x9, [x8, #8]
  41b49c:	ldr	x9, [x9, #184]
  41b4a0:	ldur	x10, [x29, #-88]
  41b4a4:	ldr	x11, [sp, #8]
  41b4a8:	mul	x10, x11, x10
  41b4ac:	add	x9, x9, x10
  41b4b0:	ldr	x9, [x9]
  41b4b4:	mov	w12, #0x0                   	// #0
  41b4b8:	str	w12, [sp, #4]
  41b4bc:	cbnz	x9, 41b4d0 <error@@Base+0x19714>
  41b4c0:	ldur	w8, [x29, #-60]
  41b4c4:	cmp	w8, #0x0
  41b4c8:	cset	w8, ne  // ne = any
  41b4cc:	str	w8, [sp, #4]
  41b4d0:	ldr	w8, [sp, #4]
  41b4d4:	and	w8, w8, #0x1
  41b4d8:	mov	w0, w8
  41b4dc:	sxtw	x9, w0
  41b4e0:	cbz	x9, 41b4f4 <error@@Base+0x19738>
  41b4e4:	ldur	w8, [x29, #-60]
  41b4e8:	ldr	x9, [sp, #72]
  41b4ec:	str	w8, [x9, #20]
  41b4f0:	b	41b510 <error@@Base+0x19754>
  41b4f4:	ldur	x8, [x29, #-80]
  41b4f8:	add	x9, x8, #0x28
  41b4fc:	stur	x9, [x29, #-80]
  41b500:	ldrb	w10, [x8, #32]
  41b504:	cbnz	w10, 41b16c <error@@Base+0x193b0>
  41b508:	ldr	x8, [sp, #72]
  41b50c:	str	wzr, [x8, #20]
  41b510:	ldr	x8, [sp, #72]
  41b514:	ldr	w0, [x8, #20]
  41b518:	ldp	x29, x30, [sp, #240]
  41b51c:	add	sp, sp, #0x100
  41b520:	ret
  41b524:	sub	sp, sp, #0xa0
  41b528:	stp	x29, x30, [sp, #144]
  41b52c:	add	x29, sp, #0x90
  41b530:	stur	x0, [x29, #-16]
  41b534:	stur	x1, [x29, #-24]
  41b538:	stur	x2, [x29, #-32]
  41b53c:	stur	x3, [x29, #-40]
  41b540:	ldur	x8, [x29, #-16]
  41b544:	ldr	x8, [x8, #152]
  41b548:	stur	x8, [x29, #-48]
  41b54c:	stur	wzr, [x29, #-68]
  41b550:	str	xzr, [sp, #48]
  41b554:	str	xzr, [sp, #56]
  41b558:	str	xzr, [sp, #64]
  41b55c:	stur	xzr, [x29, #-64]
  41b560:	ldur	x8, [x29, #-64]
  41b564:	ldur	x9, [x29, #-32]
  41b568:	ldr	x9, [x9, #8]
  41b56c:	cmp	x8, x9
  41b570:	b.ge	41b7dc <error@@Base+0x19a20>  // b.tcont
  41b574:	str	wzr, [sp, #44]
  41b578:	ldur	x8, [x29, #-32]
  41b57c:	mov	x9, #0x10                  	// #16
  41b580:	ldr	x8, [x8, #16]
  41b584:	ldur	x10, [x29, #-64]
  41b588:	ldr	x8, [x8, x10, lsl #3]
  41b58c:	str	x8, [sp, #32]
  41b590:	ldur	x8, [x29, #-48]
  41b594:	ldr	x8, [x8]
  41b598:	ldr	x10, [sp, #32]
  41b59c:	mul	x9, x9, x10
  41b5a0:	add	x8, x8, x9
  41b5a4:	ldr	w11, [x8, #8]
  41b5a8:	lsr	w11, w11, #20
  41b5ac:	and	w11, w11, #0x1
  41b5b0:	cbz	w11, 41b744 <error@@Base+0x19988>
  41b5b4:	ldur	x0, [x29, #-48]
  41b5b8:	ldr	x1, [sp, #32]
  41b5bc:	ldur	x2, [x29, #-16]
  41b5c0:	ldur	x3, [x29, #-24]
  41b5c4:	bl	41bdb4 <error@@Base+0x19ff8>
  41b5c8:	str	w0, [sp, #44]
  41b5cc:	ldr	w8, [sp, #44]
  41b5d0:	cmp	w8, #0x1
  41b5d4:	b.le	41b744 <error@@Base+0x19988>
  41b5d8:	ldur	x8, [x29, #-48]
  41b5dc:	ldr	x8, [x8, #24]
  41b5e0:	ldr	x9, [sp, #32]
  41b5e4:	mov	x10, #0x8                   	// #8
  41b5e8:	ldr	x8, [x8, x9, lsl #3]
  41b5ec:	str	x8, [sp, #16]
  41b5f0:	ldur	x8, [x29, #-24]
  41b5f4:	ldrsw	x9, [sp, #44]
  41b5f8:	add	x8, x8, x9
  41b5fc:	str	x8, [sp, #8]
  41b600:	ldur	x8, [x29, #-16]
  41b604:	ldr	x8, [x8, #184]
  41b608:	ldr	x9, [sp, #8]
  41b60c:	mul	x9, x10, x9
  41b610:	add	x8, x8, x9
  41b614:	ldr	x8, [x8]
  41b618:	str	x8, [sp, #24]
  41b61c:	str	xzr, [sp, #56]
  41b620:	ldr	x8, [sp, #24]
  41b624:	cbz	x8, 41b670 <error@@Base+0x198b4>
  41b628:	ldr	x8, [sp, #24]
  41b62c:	add	x1, x8, #0x8
  41b630:	add	x0, sp, #0x30
  41b634:	bl	414dd4 <error@@Base+0x13018>
  41b638:	stur	w0, [x29, #-68]
  41b63c:	ldur	w9, [x29, #-68]
  41b640:	cmp	w9, #0x0
  41b644:	cset	w9, ne  // ne = any
  41b648:	and	w9, w9, #0x1
  41b64c:	mov	w1, w9
  41b650:	sxtw	x8, w1
  41b654:	cbz	x8, 41b670 <error@@Base+0x198b4>
  41b658:	add	x8, sp, #0x30
  41b65c:	ldr	x0, [x8, #16]
  41b660:	bl	401a90 <free@plt>
  41b664:	ldur	w9, [x29, #-68]
  41b668:	stur	w9, [x29, #-4]
  41b66c:	b	41b7ec <error@@Base+0x19a30>
  41b670:	ldr	x1, [sp, #16]
  41b674:	add	x0, sp, #0x30
  41b678:	bl	4151ec <error@@Base+0x13430>
  41b67c:	mov	w8, #0x1                   	// #1
  41b680:	and	w8, w0, w8
  41b684:	sturb	w8, [x29, #-49]
  41b688:	ldurb	w8, [x29, #-49]
  41b68c:	eor	w8, w8, #0x1
  41b690:	and	w8, w8, #0x1
  41b694:	mov	w1, w8
  41b698:	sxtw	x9, w1
  41b69c:	cbz	x9, 41b6b8 <error@@Base+0x198fc>
  41b6a0:	add	x8, sp, #0x30
  41b6a4:	ldr	x0, [x8, #16]
  41b6a8:	bl	401a90 <free@plt>
  41b6ac:	mov	w9, #0xc                   	// #12
  41b6b0:	stur	w9, [x29, #-4]
  41b6b4:	b	41b7ec <error@@Base+0x19a30>
  41b6b8:	ldur	x1, [x29, #-48]
  41b6bc:	sub	x0, x29, #0x44
  41b6c0:	add	x2, sp, #0x30
  41b6c4:	bl	41ba00 <error@@Base+0x19c44>
  41b6c8:	ldur	x8, [x29, #-16]
  41b6cc:	ldr	x8, [x8, #184]
  41b6d0:	ldr	x9, [sp, #8]
  41b6d4:	mov	x10, #0x8                   	// #8
  41b6d8:	mul	x9, x10, x9
  41b6dc:	add	x8, x8, x9
  41b6e0:	str	x0, [x8]
  41b6e4:	ldur	x8, [x29, #-16]
  41b6e8:	ldr	x8, [x8, #184]
  41b6ec:	ldr	x9, [sp, #8]
  41b6f0:	mul	x9, x10, x9
  41b6f4:	add	x8, x8, x9
  41b6f8:	ldr	x8, [x8]
  41b6fc:	mov	w11, #0x0                   	// #0
  41b700:	str	w11, [sp, #4]
  41b704:	cbnz	x8, 41b718 <error@@Base+0x1995c>
  41b708:	ldur	w8, [x29, #-68]
  41b70c:	cmp	w8, #0x0
  41b710:	cset	w8, ne  // ne = any
  41b714:	str	w8, [sp, #4]
  41b718:	ldr	w8, [sp, #4]
  41b71c:	and	w8, w8, #0x1
  41b720:	mov	w0, w8
  41b724:	sxtw	x9, w0
  41b728:	cbz	x9, 41b744 <error@@Base+0x19988>
  41b72c:	add	x8, sp, #0x30
  41b730:	ldr	x0, [x8, #16]
  41b734:	bl	401a90 <free@plt>
  41b738:	ldur	w9, [x29, #-68]
  41b73c:	stur	w9, [x29, #-4]
  41b740:	b	41b7ec <error@@Base+0x19a30>
  41b744:	ldr	w8, [sp, #44]
  41b748:	cbnz	w8, 41b778 <error@@Base+0x199bc>
  41b74c:	ldur	x0, [x29, #-16]
  41b750:	ldur	x8, [x29, #-48]
  41b754:	ldr	x8, [x8]
  41b758:	ldr	x9, [sp, #32]
  41b75c:	mov	x10, #0x10                  	// #16
  41b760:	mul	x9, x10, x9
  41b764:	add	x1, x8, x9
  41b768:	ldur	x2, [x29, #-24]
  41b76c:	bl	41c320 <error@@Base+0x1a564>
  41b770:	tbnz	w0, #0, 41b778 <error@@Base+0x199bc>
  41b774:	b	41b7cc <error@@Base+0x19a10>
  41b778:	ldur	x0, [x29, #-40]
  41b77c:	ldur	x8, [x29, #-48]
  41b780:	ldr	x8, [x8, #24]
  41b784:	ldr	x9, [sp, #32]
  41b788:	ldr	x1, [x8, x9, lsl #3]
  41b78c:	bl	4151ec <error@@Base+0x13430>
  41b790:	mov	w10, #0x1                   	// #1
  41b794:	and	w10, w0, w10
  41b798:	sturb	w10, [x29, #-49]
  41b79c:	ldurb	w10, [x29, #-49]
  41b7a0:	eor	w10, w10, #0x1
  41b7a4:	and	w10, w10, #0x1
  41b7a8:	mov	w1, w10
  41b7ac:	sxtw	x8, w1
  41b7b0:	cbz	x8, 41b7cc <error@@Base+0x19a10>
  41b7b4:	add	x8, sp, #0x30
  41b7b8:	ldr	x0, [x8, #16]
  41b7bc:	bl	401a90 <free@plt>
  41b7c0:	mov	w9, #0xc                   	// #12
  41b7c4:	stur	w9, [x29, #-4]
  41b7c8:	b	41b7ec <error@@Base+0x19a30>
  41b7cc:	ldur	x8, [x29, #-64]
  41b7d0:	add	x8, x8, #0x1
  41b7d4:	stur	x8, [x29, #-64]
  41b7d8:	b	41b560 <error@@Base+0x197a4>
  41b7dc:	add	x8, sp, #0x30
  41b7e0:	ldr	x0, [x8, #16]
  41b7e4:	bl	401a90 <free@plt>
  41b7e8:	stur	wzr, [x29, #-4]
  41b7ec:	ldur	w0, [x29, #-4]
  41b7f0:	ldp	x29, x30, [sp, #144]
  41b7f4:	add	sp, sp, #0xa0
  41b7f8:	ret
  41b7fc:	sub	sp, sp, #0x50
  41b800:	stp	x29, x30, [sp, #64]
  41b804:	add	x29, sp, #0x40
  41b808:	stur	x0, [x29, #-16]
  41b80c:	stur	x1, [x29, #-24]
  41b810:	str	x2, [sp, #32]
  41b814:	str	x3, [sp, #24]
  41b818:	str	w4, [sp, #20]
  41b81c:	ldr	x8, [sp, #32]
  41b820:	str	x8, [sp, #8]
  41b824:	ldur	x0, [x29, #-24]
  41b828:	ldr	x1, [sp, #8]
  41b82c:	bl	415818 <error@@Base+0x13a5c>
  41b830:	cmp	x0, #0x0
  41b834:	cset	w8, ne  // ne = any
  41b838:	eor	w8, w8, #0x1
  41b83c:	tbnz	w8, #0, 41b844 <error@@Base+0x19a88>
  41b840:	b	41b9ec <error@@Base+0x19c30>
  41b844:	ldur	x8, [x29, #-16]
  41b848:	ldr	x8, [x8]
  41b84c:	ldr	x9, [sp, #8]
  41b850:	mov	x10, #0x10                  	// #16
  41b854:	mul	x9, x10, x9
  41b858:	add	x8, x8, x9
  41b85c:	ldr	w11, [x8, #8]
  41b860:	and	w11, w11, #0xff
  41b864:	ldr	w12, [sp, #20]
  41b868:	cmp	w11, w12
  41b86c:	b.ne	41b8e0 <error@@Base+0x19b24>  // b.any
  41b870:	ldur	x8, [x29, #-16]
  41b874:	ldr	x8, [x8]
  41b878:	ldr	x9, [sp, #8]
  41b87c:	mov	x10, #0x10                  	// #16
  41b880:	mul	x9, x10, x9
  41b884:	ldr	x8, [x8, x9]
  41b888:	ldr	x9, [sp, #24]
  41b88c:	cmp	x8, x9
  41b890:	b.ne	41b8e0 <error@@Base+0x19b24>  // b.any
  41b894:	ldr	w8, [sp, #20]
  41b898:	cmp	w8, #0x9
  41b89c:	b.ne	41b8dc <error@@Base+0x19b20>  // b.any
  41b8a0:	ldur	x0, [x29, #-24]
  41b8a4:	ldr	x1, [sp, #8]
  41b8a8:	bl	4151ec <error@@Base+0x13430>
  41b8ac:	mov	w8, #0x1                   	// #1
  41b8b0:	and	w8, w0, w8
  41b8b4:	strb	w8, [sp, #7]
  41b8b8:	ldrb	w8, [sp, #7]
  41b8bc:	eor	w8, w8, #0x1
  41b8c0:	and	w8, w8, #0x1
  41b8c4:	mov	w1, w8
  41b8c8:	sxtw	x9, w1
  41b8cc:	cbz	x9, 41b8dc <error@@Base+0x19b20>
  41b8d0:	mov	w8, #0xc                   	// #12
  41b8d4:	stur	w8, [x29, #-4]
  41b8d8:	b	41b9f0 <error@@Base+0x19c34>
  41b8dc:	b	41b9ec <error@@Base+0x19c30>
  41b8e0:	ldur	x0, [x29, #-24]
  41b8e4:	ldr	x1, [sp, #8]
  41b8e8:	bl	4151ec <error@@Base+0x13430>
  41b8ec:	mov	w8, #0x1                   	// #1
  41b8f0:	and	w8, w0, w8
  41b8f4:	strb	w8, [sp, #7]
  41b8f8:	ldrb	w8, [sp, #7]
  41b8fc:	eor	w8, w8, #0x1
  41b900:	and	w8, w8, #0x1
  41b904:	mov	w1, w8
  41b908:	sxtw	x9, w1
  41b90c:	cbz	x9, 41b91c <error@@Base+0x19b60>
  41b910:	mov	w8, #0xc                   	// #12
  41b914:	stur	w8, [x29, #-4]
  41b918:	b	41b9f0 <error@@Base+0x19c34>
  41b91c:	ldur	x8, [x29, #-16]
  41b920:	ldr	x8, [x8, #40]
  41b924:	ldr	x9, [sp, #8]
  41b928:	mov	x10, #0x18                  	// #24
  41b92c:	mul	x9, x10, x9
  41b930:	add	x8, x8, x9
  41b934:	ldr	x8, [x8, #8]
  41b938:	cbnz	x8, 41b940 <error@@Base+0x19b84>
  41b93c:	b	41b9ec <error@@Base+0x19c30>
  41b940:	ldur	x8, [x29, #-16]
  41b944:	ldr	x8, [x8, #40]
  41b948:	ldr	x9, [sp, #8]
  41b94c:	mov	x10, #0x18                  	// #24
  41b950:	mul	x9, x10, x9
  41b954:	add	x8, x8, x9
  41b958:	ldr	x8, [x8, #8]
  41b95c:	cmp	x8, #0x2
  41b960:	b.ne	41b9c4 <error@@Base+0x19c08>  // b.any
  41b964:	ldur	x0, [x29, #-16]
  41b968:	ldur	x1, [x29, #-24]
  41b96c:	ldur	x8, [x29, #-16]
  41b970:	ldr	x8, [x8, #40]
  41b974:	ldr	x9, [sp, #8]
  41b978:	mov	x10, #0x18                  	// #24
  41b97c:	mul	x9, x10, x9
  41b980:	add	x8, x8, x9
  41b984:	ldr	x8, [x8, #16]
  41b988:	ldr	x2, [x8, #8]
  41b98c:	ldr	x3, [sp, #24]
  41b990:	ldr	w4, [sp, #20]
  41b994:	bl	41b7fc <error@@Base+0x19a40>
  41b998:	str	w0, [sp]
  41b99c:	ldr	w11, [sp]
  41b9a0:	cmp	w11, #0x0
  41b9a4:	cset	w11, ne  // ne = any
  41b9a8:	and	w11, w11, #0x1
  41b9ac:	mov	w1, w11
  41b9b0:	sxtw	x8, w1
  41b9b4:	cbz	x8, 41b9c4 <error@@Base+0x19c08>
  41b9b8:	ldr	w8, [sp]
  41b9bc:	stur	w8, [x29, #-4]
  41b9c0:	b	41b9f0 <error@@Base+0x19c34>
  41b9c4:	ldur	x8, [x29, #-16]
  41b9c8:	ldr	x8, [x8, #40]
  41b9cc:	ldr	x9, [sp, #8]
  41b9d0:	mov	x10, #0x18                  	// #24
  41b9d4:	mul	x9, x10, x9
  41b9d8:	add	x8, x8, x9
  41b9dc:	ldr	x8, [x8, #16]
  41b9e0:	ldr	x8, [x8]
  41b9e4:	str	x8, [sp, #8]
  41b9e8:	b	41b824 <error@@Base+0x19a68>
  41b9ec:	stur	wzr, [x29, #-4]
  41b9f0:	ldur	w0, [x29, #-4]
  41b9f4:	ldp	x29, x30, [sp, #64]
  41b9f8:	add	sp, sp, #0x50
  41b9fc:	ret
  41ba00:	sub	sp, sp, #0x60
  41ba04:	stp	x29, x30, [sp, #80]
  41ba08:	add	x29, sp, #0x50
  41ba0c:	stur	x0, [x29, #-16]
  41ba10:	stur	x1, [x29, #-24]
  41ba14:	stur	x2, [x29, #-32]
  41ba18:	ldur	x8, [x29, #-32]
  41ba1c:	ldr	x8, [x8, #8]
  41ba20:	cmp	x8, #0x0
  41ba24:	cset	w9, eq  // eq = none
  41ba28:	and	w9, w9, #0x1
  41ba2c:	mov	w0, w9
  41ba30:	sxtw	x8, w0
  41ba34:	cbz	x8, 41ba4c <error@@Base+0x19c90>
  41ba38:	ldur	x8, [x29, #-16]
  41ba3c:	str	wzr, [x8]
  41ba40:	mov	x8, xzr
  41ba44:	stur	x8, [x29, #-8]
  41ba48:	b	41bb50 <error@@Base+0x19d94>
  41ba4c:	ldur	x0, [x29, #-32]
  41ba50:	mov	w8, wzr
  41ba54:	mov	w1, w8
  41ba58:	bl	415a64 <error@@Base+0x13ca8>
  41ba5c:	str	x0, [sp, #40]
  41ba60:	ldur	x9, [x29, #-24]
  41ba64:	ldr	x9, [x9, #64]
  41ba68:	ldr	x10, [sp, #40]
  41ba6c:	ldur	x11, [x29, #-24]
  41ba70:	ldr	x11, [x11, #136]
  41ba74:	and	x10, x10, x11
  41ba78:	mov	x11, #0x18                  	// #24
  41ba7c:	mul	x10, x11, x10
  41ba80:	add	x9, x9, x10
  41ba84:	str	x9, [sp, #24]
  41ba88:	str	xzr, [sp, #16]
  41ba8c:	ldr	x8, [sp, #16]
  41ba90:	ldr	x9, [sp, #24]
  41ba94:	ldr	x9, [x9]
  41ba98:	cmp	x8, x9
  41ba9c:	b.ge	41bb0c <error@@Base+0x19d50>  // b.tcont
  41baa0:	ldr	x8, [sp, #24]
  41baa4:	ldr	x8, [x8, #16]
  41baa8:	ldr	x9, [sp, #16]
  41baac:	mov	x10, #0x8                   	// #8
  41bab0:	mul	x9, x10, x9
  41bab4:	add	x8, x8, x9
  41bab8:	ldr	x8, [x8]
  41babc:	str	x8, [sp, #8]
  41bac0:	ldr	x8, [sp, #40]
  41bac4:	ldr	x9, [sp, #8]
  41bac8:	ldr	x9, [x9]
  41bacc:	cmp	x8, x9
  41bad0:	b.eq	41bad8 <error@@Base+0x19d1c>  // b.none
  41bad4:	b	41bafc <error@@Base+0x19d40>
  41bad8:	ldr	x8, [sp, #8]
  41badc:	add	x0, x8, #0x8
  41bae0:	ldur	x1, [x29, #-32]
  41bae4:	bl	415ad8 <error@@Base+0x13d1c>
  41bae8:	tbnz	w0, #0, 41baf0 <error@@Base+0x19d34>
  41baec:	b	41bafc <error@@Base+0x19d40>
  41baf0:	ldr	x8, [sp, #8]
  41baf4:	stur	x8, [x29, #-8]
  41baf8:	b	41bb50 <error@@Base+0x19d94>
  41bafc:	ldr	x8, [sp, #16]
  41bb00:	add	x8, x8, #0x1
  41bb04:	str	x8, [sp, #16]
  41bb08:	b	41ba8c <error@@Base+0x19cd0>
  41bb0c:	ldur	x0, [x29, #-24]
  41bb10:	ldur	x1, [x29, #-32]
  41bb14:	ldr	x2, [sp, #40]
  41bb18:	bl	41bb60 <error@@Base+0x19da4>
  41bb1c:	str	x0, [sp, #32]
  41bb20:	ldr	x8, [sp, #32]
  41bb24:	cmp	x8, #0x0
  41bb28:	cset	w9, eq  // eq = none
  41bb2c:	and	w9, w9, #0x1
  41bb30:	mov	w0, w9
  41bb34:	sxtw	x8, w0
  41bb38:	cbz	x8, 41bb48 <error@@Base+0x19d8c>
  41bb3c:	ldur	x8, [x29, #-16]
  41bb40:	mov	w9, #0xc                   	// #12
  41bb44:	str	w9, [x8]
  41bb48:	ldr	x8, [sp, #32]
  41bb4c:	stur	x8, [x29, #-8]
  41bb50:	ldur	x0, [x29, #-8]
  41bb54:	ldp	x29, x30, [sp, #80]
  41bb58:	add	sp, sp, #0x60
  41bb5c:	ret
  41bb60:	sub	sp, sp, #0x60
  41bb64:	stp	x29, x30, [sp, #80]
  41bb68:	add	x29, sp, #0x50
  41bb6c:	mov	x8, #0x70                  	// #112
  41bb70:	mov	x9, #0x1                   	// #1
  41bb74:	stur	x0, [x29, #-16]
  41bb78:	stur	x1, [x29, #-24]
  41bb7c:	stur	x2, [x29, #-32]
  41bb80:	mov	x0, x8
  41bb84:	mov	x1, x9
  41bb88:	bl	401930 <calloc@plt>
  41bb8c:	str	x0, [sp, #24]
  41bb90:	ldr	x8, [sp, #24]
  41bb94:	cmp	x8, #0x0
  41bb98:	cset	w10, eq  // eq = none
  41bb9c:	and	w10, w10, #0x1
  41bba0:	mov	w0, w10
  41bba4:	sxtw	x8, w0
  41bba8:	cbz	x8, 41bbb8 <error@@Base+0x19dfc>
  41bbac:	mov	x8, xzr
  41bbb0:	stur	x8, [x29, #-8]
  41bbb4:	b	41bda4 <error@@Base+0x19fe8>
  41bbb8:	ldr	x8, [sp, #24]
  41bbbc:	add	x0, x8, #0x8
  41bbc0:	ldur	x1, [x29, #-24]
  41bbc4:	bl	41572c <error@@Base+0x13970>
  41bbc8:	str	w0, [sp, #36]
  41bbcc:	ldr	w9, [sp, #36]
  41bbd0:	cmp	w9, #0x0
  41bbd4:	cset	w9, ne  // ne = any
  41bbd8:	and	w9, w9, #0x1
  41bbdc:	mov	w1, w9
  41bbe0:	sxtw	x8, w1
  41bbe4:	cbz	x8, 41bbfc <error@@Base+0x19e40>
  41bbe8:	ldr	x0, [sp, #24]
  41bbec:	bl	401a90 <free@plt>
  41bbf0:	mov	x8, xzr
  41bbf4:	stur	x8, [x29, #-8]
  41bbf8:	b	41bda4 <error@@Base+0x19fe8>
  41bbfc:	ldr	x8, [sp, #24]
  41bc00:	add	x8, x8, #0x8
  41bc04:	ldr	x9, [sp, #24]
  41bc08:	str	x8, [x9, #80]
  41bc0c:	str	xzr, [sp, #40]
  41bc10:	ldr	x8, [sp, #40]
  41bc14:	ldur	x9, [x29, #-24]
  41bc18:	ldr	x9, [x9, #8]
  41bc1c:	cmp	x8, x9
  41bc20:	b.ge	41bd5c <error@@Base+0x19fa0>  // b.tcont
  41bc24:	ldur	x8, [x29, #-16]
  41bc28:	ldr	x8, [x8]
  41bc2c:	ldur	x9, [x29, #-24]
  41bc30:	mov	x10, #0x10                  	// #16
  41bc34:	ldr	x9, [x9, #16]
  41bc38:	ldr	x11, [sp, #40]
  41bc3c:	ldr	x9, [x9, x11, lsl #3]
  41bc40:	mul	x9, x10, x9
  41bc44:	add	x8, x8, x9
  41bc48:	str	x8, [sp, #16]
  41bc4c:	ldr	x8, [sp, #16]
  41bc50:	ldr	w12, [x8, #8]
  41bc54:	and	w12, w12, #0xff
  41bc58:	str	w12, [sp, #12]
  41bc5c:	ldr	w12, [sp, #12]
  41bc60:	cmp	w12, #0x1
  41bc64:	b.ne	41bc84 <error@@Base+0x19ec8>  // b.any
  41bc68:	ldr	x8, [sp, #16]
  41bc6c:	mov	x9, #0x8                   	// #8
  41bc70:	ldr	w10, [x8, #8]
  41bc74:	lsr	w9, w10, w9
  41bc78:	and	w9, w9, #0x3ff
  41bc7c:	cbnz	w9, 41bc84 <error@@Base+0x19ec8>
  41bc80:	b	41bd4c <error@@Base+0x19f90>
  41bc84:	ldr	x8, [sp, #16]
  41bc88:	ldr	w9, [x8, #8]
  41bc8c:	lsr	w9, w9, #20
  41bc90:	and	w9, w9, #0x1
  41bc94:	ldr	x8, [sp, #24]
  41bc98:	ldrb	w10, [x8, #104]
  41bc9c:	mov	w11, #0x5                   	// #5
  41bca0:	lsr	w10, w10, w11
  41bca4:	mov	w12, #0x1                   	// #1
  41bca8:	and	w10, w10, #0x1
  41bcac:	and	w10, w10, #0xff
  41bcb0:	orr	w9, w10, w9
  41bcb4:	ldrb	w10, [x8, #104]
  41bcb8:	and	w9, w9, w12
  41bcbc:	lsl	w9, w9, w11
  41bcc0:	and	w10, w10, #0xffffffdf
  41bcc4:	orr	w9, w10, w9
  41bcc8:	strb	w9, [x8, #104]
  41bccc:	ldr	w9, [sp, #12]
  41bcd0:	cmp	w9, #0x2
  41bcd4:	b.ne	41bcf0 <error@@Base+0x19f34>  // b.any
  41bcd8:	ldr	x8, [sp, #24]
  41bcdc:	ldrb	w9, [x8, #104]
  41bce0:	and	w9, w9, #0xffffffef
  41bce4:	orr	w9, w9, #0x10
  41bce8:	strb	w9, [x8, #104]
  41bcec:	b	41bd4c <error@@Base+0x19f90>
  41bcf0:	ldr	w8, [sp, #12]
  41bcf4:	cmp	w8, #0x4
  41bcf8:	b.ne	41bd14 <error@@Base+0x19f58>  // b.any
  41bcfc:	ldr	x8, [sp, #24]
  41bd00:	ldrb	w9, [x8, #104]
  41bd04:	and	w9, w9, #0xffffffbf
  41bd08:	orr	w9, w9, #0x40
  41bd0c:	strb	w9, [x8, #104]
  41bd10:	b	41bd4c <error@@Base+0x19f90>
  41bd14:	ldr	w8, [sp, #12]
  41bd18:	cmp	w8, #0xc
  41bd1c:	b.eq	41bd38 <error@@Base+0x19f7c>  // b.none
  41bd20:	ldr	x8, [sp, #16]
  41bd24:	mov	x9, #0x8                   	// #8
  41bd28:	ldr	w10, [x8, #8]
  41bd2c:	lsr	w9, w10, w9
  41bd30:	and	w9, w9, #0x3ff
  41bd34:	cbz	w9, 41bd4c <error@@Base+0x19f90>
  41bd38:	ldr	x8, [sp, #24]
  41bd3c:	ldrb	w9, [x8, #104]
  41bd40:	and	w9, w9, #0x7f
  41bd44:	orr	w9, w9, #0xffffff80
  41bd48:	strb	w9, [x8, #104]
  41bd4c:	ldr	x8, [sp, #40]
  41bd50:	add	x8, x8, #0x1
  41bd54:	str	x8, [sp, #40]
  41bd58:	b	41bc10 <error@@Base+0x19e54>
  41bd5c:	ldur	x0, [x29, #-16]
  41bd60:	ldr	x1, [sp, #24]
  41bd64:	ldur	x2, [x29, #-32]
  41bd68:	bl	415f90 <error@@Base+0x141d4>
  41bd6c:	str	w0, [sp, #36]
  41bd70:	ldr	w8, [sp, #36]
  41bd74:	cmp	w8, #0x0
  41bd78:	cset	w8, ne  // ne = any
  41bd7c:	and	w8, w8, #0x1
  41bd80:	mov	w1, w8
  41bd84:	sxtw	x9, w1
  41bd88:	cbz	x9, 41bd9c <error@@Base+0x19fe0>
  41bd8c:	ldr	x0, [sp, #24]
  41bd90:	bl	40b640 <error@@Base+0x9884>
  41bd94:	mov	x8, xzr
  41bd98:	str	x8, [sp, #24]
  41bd9c:	ldr	x8, [sp, #24]
  41bda0:	stur	x8, [x29, #-8]
  41bda4:	ldur	x0, [x29, #-8]
  41bda8:	ldp	x29, x30, [sp, #80]
  41bdac:	add	sp, sp, #0x60
  41bdb0:	ret
  41bdb4:	sub	sp, sp, #0x80
  41bdb8:	stp	x29, x30, [sp, #112]
  41bdbc:	add	x29, sp, #0x70
  41bdc0:	stur	x0, [x29, #-16]
  41bdc4:	stur	x1, [x29, #-24]
  41bdc8:	stur	x2, [x29, #-32]
  41bdcc:	stur	x3, [x29, #-40]
  41bdd0:	ldur	x8, [x29, #-16]
  41bdd4:	ldr	x8, [x8]
  41bdd8:	ldur	x9, [x29, #-24]
  41bddc:	mov	x10, #0x10                  	// #16
  41bde0:	mul	x9, x10, x9
  41bde4:	add	x8, x8, x9
  41bde8:	stur	x8, [x29, #-48]
  41bdec:	ldur	x8, [x29, #-48]
  41bdf0:	ldr	w11, [x8, #8]
  41bdf4:	and	w11, w11, #0xff
  41bdf8:	cmp	w11, #0x7
  41bdfc:	cset	w11, eq  // eq = none
  41be00:	and	w11, w11, #0x1
  41be04:	mov	w0, w11
  41be08:	sxtw	x8, w0
  41be0c:	cbz	x8, 41c054 <error@@Base+0x1a298>
  41be10:	ldur	x8, [x29, #-32]
  41be14:	ldr	x8, [x8, #8]
  41be18:	ldur	x9, [x29, #-40]
  41be1c:	add	x8, x8, x9
  41be20:	ldrb	w10, [x8]
  41be24:	strb	w10, [sp, #47]
  41be28:	ldrb	w10, [sp, #47]
  41be2c:	cmp	w10, #0xc2
  41be30:	cset	w10, lt  // lt = tstop
  41be34:	and	w10, w10, #0x1
  41be38:	mov	w0, w10
  41be3c:	sxtw	x8, w0
  41be40:	cbz	x8, 41be4c <error@@Base+0x1a090>
  41be44:	stur	wzr, [x29, #-4]
  41be48:	b	41c310 <error@@Base+0x1a554>
  41be4c:	ldur	x8, [x29, #-40]
  41be50:	add	x8, x8, #0x2
  41be54:	ldur	x9, [x29, #-32]
  41be58:	ldr	x9, [x9, #88]
  41be5c:	cmp	x8, x9
  41be60:	b.le	41be6c <error@@Base+0x1a0b0>
  41be64:	stur	wzr, [x29, #-4]
  41be68:	b	41c310 <error@@Base+0x1a554>
  41be6c:	ldur	x8, [x29, #-32]
  41be70:	ldr	x8, [x8, #8]
  41be74:	ldur	x9, [x29, #-40]
  41be78:	add	x9, x9, #0x1
  41be7c:	add	x8, x8, x9
  41be80:	ldrb	w10, [x8]
  41be84:	strb	w10, [sp, #46]
  41be88:	ldrb	w10, [sp, #47]
  41be8c:	cmp	w10, #0xe0
  41be90:	b.ge	41bed4 <error@@Base+0x1a118>  // b.tcont
  41be94:	ldrb	w8, [sp, #46]
  41be98:	mov	w9, #0x1                   	// #1
  41be9c:	cmp	w8, #0x80
  41bea0:	str	w9, [sp, #12]
  41bea4:	b.lt	41beb8 <error@@Base+0x1a0fc>  // b.tstop
  41bea8:	ldrb	w8, [sp, #46]
  41beac:	cmp	w8, #0xbf
  41beb0:	cset	w8, gt
  41beb4:	str	w8, [sp, #12]
  41beb8:	ldr	w8, [sp, #12]
  41bebc:	mov	w9, #0x2                   	// #2
  41bec0:	mov	w10, wzr
  41bec4:	tst	w8, #0x1
  41bec8:	csel	w8, w10, w9, ne  // ne = any
  41becc:	stur	w8, [x29, #-4]
  41bed0:	b	41c310 <error@@Base+0x1a554>
  41bed4:	ldrb	w8, [sp, #47]
  41bed8:	cmp	w8, #0xf0
  41bedc:	b.ge	41bf0c <error@@Base+0x1a150>  // b.tcont
  41bee0:	mov	w8, #0x3                   	// #3
  41bee4:	stur	w8, [x29, #-52]
  41bee8:	ldrb	w8, [sp, #47]
  41beec:	cmp	w8, #0xe0
  41bef0:	b.ne	41bf08 <error@@Base+0x1a14c>  // b.any
  41bef4:	ldrb	w8, [sp, #46]
  41bef8:	cmp	w8, #0xa0
  41befc:	b.ge	41bf08 <error@@Base+0x1a14c>  // b.tcont
  41bf00:	stur	wzr, [x29, #-4]
  41bf04:	b	41c310 <error@@Base+0x1a554>
  41bf08:	b	41bfbc <error@@Base+0x1a200>
  41bf0c:	ldrb	w8, [sp, #47]
  41bf10:	cmp	w8, #0xf8
  41bf14:	b.ge	41bf44 <error@@Base+0x1a188>  // b.tcont
  41bf18:	mov	w8, #0x4                   	// #4
  41bf1c:	stur	w8, [x29, #-52]
  41bf20:	ldrb	w8, [sp, #47]
  41bf24:	cmp	w8, #0xf0
  41bf28:	b.ne	41bf40 <error@@Base+0x1a184>  // b.any
  41bf2c:	ldrb	w8, [sp, #46]
  41bf30:	cmp	w8, #0x90
  41bf34:	b.ge	41bf40 <error@@Base+0x1a184>  // b.tcont
  41bf38:	stur	wzr, [x29, #-4]
  41bf3c:	b	41c310 <error@@Base+0x1a554>
  41bf40:	b	41bfbc <error@@Base+0x1a200>
  41bf44:	ldrb	w8, [sp, #47]
  41bf48:	cmp	w8, #0xfc
  41bf4c:	b.ge	41bf7c <error@@Base+0x1a1c0>  // b.tcont
  41bf50:	mov	w8, #0x5                   	// #5
  41bf54:	stur	w8, [x29, #-52]
  41bf58:	ldrb	w8, [sp, #47]
  41bf5c:	cmp	w8, #0xf8
  41bf60:	b.ne	41bf78 <error@@Base+0x1a1bc>  // b.any
  41bf64:	ldrb	w8, [sp, #46]
  41bf68:	cmp	w8, #0x88
  41bf6c:	b.ge	41bf78 <error@@Base+0x1a1bc>  // b.tcont
  41bf70:	stur	wzr, [x29, #-4]
  41bf74:	b	41c310 <error@@Base+0x1a554>
  41bf78:	b	41bfbc <error@@Base+0x1a200>
  41bf7c:	ldrb	w8, [sp, #47]
  41bf80:	cmp	w8, #0xfe
  41bf84:	b.ge	41bfb4 <error@@Base+0x1a1f8>  // b.tcont
  41bf88:	mov	w8, #0x6                   	// #6
  41bf8c:	stur	w8, [x29, #-52]
  41bf90:	ldrb	w8, [sp, #47]
  41bf94:	cmp	w8, #0xfc
  41bf98:	b.ne	41bfb0 <error@@Base+0x1a1f4>  // b.any
  41bf9c:	ldrb	w8, [sp, #46]
  41bfa0:	cmp	w8, #0x84
  41bfa4:	b.ge	41bfb0 <error@@Base+0x1a1f4>  // b.tcont
  41bfa8:	stur	wzr, [x29, #-4]
  41bfac:	b	41c310 <error@@Base+0x1a554>
  41bfb0:	b	41bfbc <error@@Base+0x1a200>
  41bfb4:	stur	wzr, [x29, #-4]
  41bfb8:	b	41c310 <error@@Base+0x1a554>
  41bfbc:	ldur	x8, [x29, #-40]
  41bfc0:	ldursw	x9, [x29, #-52]
  41bfc4:	add	x8, x8, x9
  41bfc8:	ldur	x9, [x29, #-32]
  41bfcc:	ldr	x9, [x9, #88]
  41bfd0:	cmp	x8, x9
  41bfd4:	b.le	41bfe0 <error@@Base+0x1a224>
  41bfd8:	stur	wzr, [x29, #-4]
  41bfdc:	b	41c310 <error@@Base+0x1a554>
  41bfe0:	mov	x8, #0x1                   	// #1
  41bfe4:	str	x8, [sp, #48]
  41bfe8:	ldr	x8, [sp, #48]
  41bfec:	ldursw	x9, [x29, #-52]
  41bff0:	cmp	x8, x9
  41bff4:	b.ge	41c048 <error@@Base+0x1a28c>  // b.tcont
  41bff8:	ldur	x8, [x29, #-32]
  41bffc:	ldr	x8, [x8, #8]
  41c000:	ldur	x9, [x29, #-40]
  41c004:	ldr	x10, [sp, #48]
  41c008:	add	x9, x9, x10
  41c00c:	add	x8, x8, x9
  41c010:	ldrb	w11, [x8]
  41c014:	strb	w11, [sp, #46]
  41c018:	ldrb	w11, [sp, #46]
  41c01c:	cmp	w11, #0x80
  41c020:	b.lt	41c030 <error@@Base+0x1a274>  // b.tstop
  41c024:	ldrb	w8, [sp, #46]
  41c028:	cmp	w8, #0xbf
  41c02c:	b.le	41c038 <error@@Base+0x1a27c>
  41c030:	stur	wzr, [x29, #-4]
  41c034:	b	41c310 <error@@Base+0x1a554>
  41c038:	ldr	x8, [sp, #48]
  41c03c:	add	x8, x8, #0x1
  41c040:	str	x8, [sp, #48]
  41c044:	b	41bfe8 <error@@Base+0x1a22c>
  41c048:	ldur	w8, [x29, #-52]
  41c04c:	stur	w8, [x29, #-4]
  41c050:	b	41c310 <error@@Base+0x1a554>
  41c054:	ldur	x0, [x29, #-32]
  41c058:	ldur	x1, [x29, #-40]
  41c05c:	bl	412b04 <error@@Base+0x10d48>
  41c060:	stur	w0, [x29, #-52]
  41c064:	ldur	x8, [x29, #-48]
  41c068:	ldr	w9, [x8, #8]
  41c06c:	and	w9, w9, #0xff
  41c070:	cmp	w9, #0x5
  41c074:	b.ne	41c0ec <error@@Base+0x1a330>  // b.any
  41c078:	ldur	w8, [x29, #-52]
  41c07c:	cmp	w8, #0x1
  41c080:	b.gt	41c08c <error@@Base+0x1a2d0>
  41c084:	stur	wzr, [x29, #-4]
  41c088:	b	41c310 <error@@Base+0x1a554>
  41c08c:	ldur	x8, [x29, #-16]
  41c090:	ldr	x8, [x8, #216]
  41c094:	and	x8, x8, #0x40
  41c098:	cbnz	x8, 41c0b4 <error@@Base+0x1a2f8>
  41c09c:	ldur	x8, [x29, #-32]
  41c0a0:	ldr	x8, [x8, #8]
  41c0a4:	ldur	x9, [x29, #-40]
  41c0a8:	ldrb	w10, [x8, x9]
  41c0ac:	cmp	w10, #0xa
  41c0b0:	b.eq	41c0d8 <error@@Base+0x1a31c>  // b.none
  41c0b4:	ldur	x8, [x29, #-16]
  41c0b8:	ldr	x8, [x8, #216]
  41c0bc:	and	x8, x8, #0x80
  41c0c0:	cbz	x8, 41c0e0 <error@@Base+0x1a324>
  41c0c4:	ldur	x8, [x29, #-32]
  41c0c8:	ldr	x8, [x8, #8]
  41c0cc:	ldur	x9, [x29, #-40]
  41c0d0:	ldrb	w10, [x8, x9]
  41c0d4:	cbnz	w10, 41c0e0 <error@@Base+0x1a324>
  41c0d8:	stur	wzr, [x29, #-4]
  41c0dc:	b	41c310 <error@@Base+0x1a554>
  41c0e0:	ldur	w8, [x29, #-52]
  41c0e4:	stur	w8, [x29, #-4]
  41c0e8:	b	41c310 <error@@Base+0x1a554>
  41c0ec:	ldur	x0, [x29, #-32]
  41c0f0:	ldur	x1, [x29, #-40]
  41c0f4:	bl	41c55c <error@@Base+0x1a7a0>
  41c0f8:	str	w0, [sp, #56]
  41c0fc:	ldr	w8, [sp, #56]
  41c100:	cmp	w8, #0x1
  41c104:	b.gt	41c114 <error@@Base+0x1a358>
  41c108:	ldur	w8, [x29, #-52]
  41c10c:	cmp	w8, #0x1
  41c110:	b.le	41c11c <error@@Base+0x1a360>
  41c114:	ldur	w8, [x29, #-52]
  41c118:	cbnz	w8, 41c124 <error@@Base+0x1a368>
  41c11c:	stur	wzr, [x29, #-4]
  41c120:	b	41c310 <error@@Base+0x1a554>
  41c124:	ldur	x8, [x29, #-48]
  41c128:	ldr	w9, [x8, #8]
  41c12c:	and	w9, w9, #0xff
  41c130:	cmp	w9, #0x6
  41c134:	b.ne	41c30c <error@@Base+0x1a550>  // b.any
  41c138:	ldur	x8, [x29, #-48]
  41c13c:	ldr	x8, [x8]
  41c140:	str	x8, [sp, #32]
  41c144:	str	wzr, [sp, #28]
  41c148:	ldr	x8, [sp, #32]
  41c14c:	ldr	x8, [x8, #64]
  41c150:	cbnz	x8, 41c16c <error@@Base+0x1a3b0>
  41c154:	ldr	x8, [sp, #32]
  41c158:	ldr	x8, [x8, #72]
  41c15c:	cbnz	x8, 41c16c <error@@Base+0x1a3b0>
  41c160:	ldr	x8, [sp, #32]
  41c164:	ldr	x8, [x8, #40]
  41c168:	cbz	x8, 41c180 <error@@Base+0x1a3c4>
  41c16c:	ldur	x0, [x29, #-32]
  41c170:	ldur	x1, [x29, #-40]
  41c174:	bl	40edfc <error@@Base+0xd040>
  41c178:	str	w0, [sp, #8]
  41c17c:	b	41c188 <error@@Base+0x1a3cc>
  41c180:	mov	w8, wzr
  41c184:	str	w8, [sp, #8]
  41c188:	ldr	w8, [sp, #8]
  41c18c:	str	w8, [sp, #24]
  41c190:	str	xzr, [sp, #48]
  41c194:	ldr	x8, [sp, #48]
  41c198:	ldr	x9, [sp, #32]
  41c19c:	ldr	x9, [x9, #40]
  41c1a0:	cmp	x8, x9
  41c1a4:	b.ge	41c1e0 <error@@Base+0x1a424>  // b.tcont
  41c1a8:	ldr	w8, [sp, #24]
  41c1ac:	ldr	x9, [sp, #32]
  41c1b0:	ldr	x9, [x9]
  41c1b4:	ldr	x10, [sp, #48]
  41c1b8:	ldr	w11, [x9, x10, lsl #2]
  41c1bc:	cmp	w8, w11
  41c1c0:	b.ne	41c1d0 <error@@Base+0x1a414>  // b.any
  41c1c4:	ldur	w8, [x29, #-52]
  41c1c8:	str	w8, [sp, #28]
  41c1cc:	b	41c2a4 <error@@Base+0x1a4e8>
  41c1d0:	ldr	x8, [sp, #48]
  41c1d4:	add	x8, x8, #0x1
  41c1d8:	str	x8, [sp, #48]
  41c1dc:	b	41c194 <error@@Base+0x1a3d8>
  41c1e0:	str	xzr, [sp, #48]
  41c1e4:	ldr	x8, [sp, #48]
  41c1e8:	ldr	x9, [sp, #32]
  41c1ec:	ldr	x9, [x9, #72]
  41c1f0:	cmp	x8, x9
  41c1f4:	b.ge	41c238 <error@@Base+0x1a47c>  // b.tcont
  41c1f8:	ldr	x8, [sp, #32]
  41c1fc:	ldr	x8, [x8, #24]
  41c200:	ldr	x9, [sp, #48]
  41c204:	ldr	x8, [x8, x9, lsl #3]
  41c208:	str	x8, [sp, #16]
  41c20c:	ldr	w0, [sp, #24]
  41c210:	ldr	x1, [sp, #16]
  41c214:	bl	401880 <iswctype@plt>
  41c218:	cbz	w0, 41c228 <error@@Base+0x1a46c>
  41c21c:	ldur	w8, [x29, #-52]
  41c220:	str	w8, [sp, #28]
  41c224:	b	41c2a4 <error@@Base+0x1a4e8>
  41c228:	ldr	x8, [sp, #48]
  41c22c:	add	x8, x8, #0x1
  41c230:	str	x8, [sp, #48]
  41c234:	b	41c1e4 <error@@Base+0x1a428>
  41c238:	str	xzr, [sp, #48]
  41c23c:	ldr	x8, [sp, #48]
  41c240:	ldr	x9, [sp, #32]
  41c244:	ldr	x9, [x9, #64]
  41c248:	cmp	x8, x9
  41c24c:	b.ge	41c2a4 <error@@Base+0x1a4e8>  // b.tcont
  41c250:	ldr	x8, [sp, #32]
  41c254:	ldr	x8, [x8, #8]
  41c258:	ldr	x9, [sp, #48]
  41c25c:	ldr	w10, [x8, x9, lsl #2]
  41c260:	ldr	w11, [sp, #24]
  41c264:	cmp	w10, w11
  41c268:	b.hi	41c294 <error@@Base+0x1a4d8>  // b.pmore
  41c26c:	ldr	w8, [sp, #24]
  41c270:	ldr	x9, [sp, #32]
  41c274:	ldr	x9, [x9, #16]
  41c278:	ldr	x10, [sp, #48]
  41c27c:	ldr	w11, [x9, x10, lsl #2]
  41c280:	cmp	w8, w11
  41c284:	b.hi	41c294 <error@@Base+0x1a4d8>  // b.pmore
  41c288:	ldur	w8, [x29, #-52]
  41c28c:	str	w8, [sp, #28]
  41c290:	b	41c2a4 <error@@Base+0x1a4e8>
  41c294:	ldr	x8, [sp, #48]
  41c298:	add	x8, x8, #0x1
  41c29c:	str	x8, [sp, #48]
  41c2a0:	b	41c23c <error@@Base+0x1a480>
  41c2a4:	ldr	x8, [sp, #32]
  41c2a8:	ldrb	w9, [x8, #32]
  41c2ac:	and	w9, w9, #0x1
  41c2b0:	and	w9, w9, #0xff
  41c2b4:	cbnz	w9, 41c2c4 <error@@Base+0x1a508>
  41c2b8:	ldr	w8, [sp, #28]
  41c2bc:	stur	w8, [x29, #-4]
  41c2c0:	b	41c310 <error@@Base+0x1a554>
  41c2c4:	ldr	w8, [sp, #28]
  41c2c8:	cmp	w8, #0x0
  41c2cc:	cset	w8, le
  41c2d0:	tbnz	w8, #0, 41c2dc <error@@Base+0x1a520>
  41c2d4:	stur	wzr, [x29, #-4]
  41c2d8:	b	41c310 <error@@Base+0x1a554>
  41c2dc:	ldr	w8, [sp, #56]
  41c2e0:	ldur	w9, [x29, #-52]
  41c2e4:	cmp	w8, w9
  41c2e8:	b.le	41c2f8 <error@@Base+0x1a53c>
  41c2ec:	ldr	w8, [sp, #56]
  41c2f0:	str	w8, [sp, #4]
  41c2f4:	b	41c300 <error@@Base+0x1a544>
  41c2f8:	ldur	w8, [x29, #-52]
  41c2fc:	str	w8, [sp, #4]
  41c300:	ldr	w8, [sp, #4]
  41c304:	stur	w8, [x29, #-4]
  41c308:	b	41c310 <error@@Base+0x1a554>
  41c30c:	stur	wzr, [x29, #-4]
  41c310:	ldur	w0, [x29, #-4]
  41c314:	ldp	x29, x30, [sp, #112]
  41c318:	add	sp, sp, #0x80
  41c31c:	ret
  41c320:	sub	sp, sp, #0x40
  41c324:	stp	x29, x30, [sp, #48]
  41c328:	add	x29, sp, #0x30
  41c32c:	stur	x0, [x29, #-16]
  41c330:	str	x1, [sp, #24]
  41c334:	str	x2, [sp, #16]
  41c338:	ldur	x8, [x29, #-16]
  41c33c:	ldr	x8, [x8, #8]
  41c340:	ldr	x9, [sp, #16]
  41c344:	add	x8, x8, x9
  41c348:	ldrb	w10, [x8]
  41c34c:	strb	w10, [sp, #15]
  41c350:	ldr	x8, [sp, #24]
  41c354:	ldr	w10, [x8, #8]
  41c358:	and	w10, w10, #0xff
  41c35c:	subs	w10, w10, #0x1
  41c360:	mov	w8, w10
  41c364:	ubfx	x8, x8, #0, #32
  41c368:	cmp	x8, #0x6
  41c36c:	str	x8, [sp]
  41c370:	b.hi	41c44c <error@@Base+0x1a690>  // b.pmore
  41c374:	adrp	x8, 422000 <error@@Base+0x20244>
  41c378:	add	x8, x8, #0x6f8
  41c37c:	ldr	x11, [sp]
  41c380:	ldrsw	x10, [x8, x11, lsl #2]
  41c384:	add	x9, x8, x10
  41c388:	br	x9
  41c38c:	ldr	x8, [sp, #24]
  41c390:	ldrb	w9, [x8]
  41c394:	ldrb	w10, [sp, #15]
  41c398:	cmp	w9, w10
  41c39c:	b.eq	41c3b0 <error@@Base+0x1a5f4>  // b.none
  41c3a0:	mov	w8, wzr
  41c3a4:	and	w8, w8, #0x1
  41c3a8:	sturb	w8, [x29, #-1]
  41c3ac:	b	41c548 <error@@Base+0x1a78c>
  41c3b0:	b	41c45c <error@@Base+0x1a6a0>
  41c3b4:	ldr	x8, [sp, #24]
  41c3b8:	ldr	x0, [x8]
  41c3bc:	ldrb	w9, [sp, #15]
  41c3c0:	mov	w1, w9
  41c3c4:	bl	4186ac <error@@Base+0x168f0>
  41c3c8:	tbnz	w0, #0, 41c3dc <error@@Base+0x1a620>
  41c3cc:	mov	w8, wzr
  41c3d0:	and	w8, w8, #0x1
  41c3d4:	sturb	w8, [x29, #-1]
  41c3d8:	b	41c548 <error@@Base+0x1a78c>
  41c3dc:	b	41c45c <error@@Base+0x1a6a0>
  41c3e0:	ldrb	w8, [sp, #15]
  41c3e4:	cmp	w8, #0x80
  41c3e8:	b.lt	41c3fc <error@@Base+0x1a640>  // b.tstop
  41c3ec:	mov	w8, wzr
  41c3f0:	and	w8, w8, #0x1
  41c3f4:	sturb	w8, [x29, #-1]
  41c3f8:	b	41c548 <error@@Base+0x1a78c>
  41c3fc:	ldrb	w8, [sp, #15]
  41c400:	cmp	w8, #0xa
  41c404:	b.ne	41c41c <error@@Base+0x1a660>  // b.any
  41c408:	ldur	x8, [x29, #-16]
  41c40c:	ldr	x8, [x8, #152]
  41c410:	ldr	x8, [x8, #216]
  41c414:	and	x8, x8, #0x40
  41c418:	cbz	x8, 41c438 <error@@Base+0x1a67c>
  41c41c:	ldrb	w8, [sp, #15]
  41c420:	cbnz	w8, 41c448 <error@@Base+0x1a68c>
  41c424:	ldur	x8, [x29, #-16]
  41c428:	ldr	x8, [x8, #152]
  41c42c:	ldr	x8, [x8, #216]
  41c430:	and	x8, x8, #0x80
  41c434:	cbz	x8, 41c448 <error@@Base+0x1a68c>
  41c438:	mov	w8, wzr
  41c43c:	and	w8, w8, #0x1
  41c440:	sturb	w8, [x29, #-1]
  41c444:	b	41c548 <error@@Base+0x1a78c>
  41c448:	b	41c45c <error@@Base+0x1a6a0>
  41c44c:	mov	w8, wzr
  41c450:	and	w8, w8, #0x1
  41c454:	sturb	w8, [x29, #-1]
  41c458:	b	41c548 <error@@Base+0x1a78c>
  41c45c:	ldr	x8, [sp, #24]
  41c460:	mov	x9, #0x8                   	// #8
  41c464:	ldr	w10, [x8, #8]
  41c468:	lsr	w9, w10, w9
  41c46c:	and	w9, w9, #0x3ff
  41c470:	cbz	w9, 41c53c <error@@Base+0x1a780>
  41c474:	ldur	x0, [x29, #-16]
  41c478:	ldr	x1, [sp, #16]
  41c47c:	ldur	x8, [x29, #-16]
  41c480:	ldr	w2, [x8, #160]
  41c484:	bl	418340 <error@@Base+0x16584>
  41c488:	str	w0, [sp, #8]
  41c48c:	ldr	x8, [sp, #24]
  41c490:	mov	x9, #0x8                   	// #8
  41c494:	ldr	w10, [x8, #8]
  41c498:	lsr	w9, w10, w9
  41c49c:	and	w9, w9, #0x3ff
  41c4a0:	and	w9, w9, #0x4
  41c4a4:	cbz	w9, 41c4b4 <error@@Base+0x1a6f8>
  41c4a8:	ldr	w8, [sp, #8]
  41c4ac:	and	w8, w8, #0x1
  41c4b0:	cbz	w8, 41c52c <error@@Base+0x1a770>
  41c4b4:	ldr	x8, [sp, #24]
  41c4b8:	mov	x9, #0x8                   	// #8
  41c4bc:	ldr	w10, [x8, #8]
  41c4c0:	lsr	w9, w10, w9
  41c4c4:	and	w9, w9, #0x3ff
  41c4c8:	and	w9, w9, #0x8
  41c4cc:	cbz	w9, 41c4dc <error@@Base+0x1a720>
  41c4d0:	ldr	w8, [sp, #8]
  41c4d4:	and	w8, w8, #0x1
  41c4d8:	cbnz	w8, 41c52c <error@@Base+0x1a770>
  41c4dc:	ldr	x8, [sp, #24]
  41c4e0:	mov	x9, #0x8                   	// #8
  41c4e4:	ldr	w10, [x8, #8]
  41c4e8:	lsr	w9, w10, w9
  41c4ec:	and	w9, w9, #0x3ff
  41c4f0:	and	w9, w9, #0x20
  41c4f4:	cbz	w9, 41c504 <error@@Base+0x1a748>
  41c4f8:	ldr	w8, [sp, #8]
  41c4fc:	and	w8, w8, #0x2
  41c500:	cbz	w8, 41c52c <error@@Base+0x1a770>
  41c504:	ldr	x8, [sp, #24]
  41c508:	mov	x9, #0x8                   	// #8
  41c50c:	ldr	w10, [x8, #8]
  41c510:	lsr	w9, w10, w9
  41c514:	and	w9, w9, #0x3ff
  41c518:	and	w9, w9, #0x80
  41c51c:	cbz	w9, 41c53c <error@@Base+0x1a780>
  41c520:	ldr	w8, [sp, #8]
  41c524:	and	w8, w8, #0x8
  41c528:	cbnz	w8, 41c53c <error@@Base+0x1a780>
  41c52c:	mov	w8, wzr
  41c530:	and	w8, w8, #0x1
  41c534:	sturb	w8, [x29, #-1]
  41c538:	b	41c548 <error@@Base+0x1a78c>
  41c53c:	mov	w8, #0x1                   	// #1
  41c540:	and	w8, w8, #0x1
  41c544:	sturb	w8, [x29, #-1]
  41c548:	ldurb	w8, [x29, #-1]
  41c54c:	and	w0, w8, #0x1
  41c550:	ldp	x29, x30, [sp, #48]
  41c554:	add	sp, sp, #0x40
  41c558:	ret
  41c55c:	sub	sp, sp, #0x10
  41c560:	mov	w8, #0x1                   	// #1
  41c564:	str	x0, [sp, #8]
  41c568:	str	x1, [sp]
  41c56c:	mov	w0, w8
  41c570:	add	sp, sp, #0x10
  41c574:	ret
  41c578:	sub	sp, sp, #0xa0
  41c57c:	stp	x29, x30, [sp, #144]
  41c580:	add	x29, sp, #0x90
  41c584:	stur	x0, [x29, #-16]
  41c588:	stur	x1, [x29, #-24]
  41c58c:	ldur	x8, [x29, #-16]
  41c590:	ldr	x8, [x8, #152]
  41c594:	stur	x8, [x29, #-32]
  41c598:	stur	xzr, [x29, #-48]
  41c59c:	ldur	x8, [x29, #-48]
  41c5a0:	ldur	x9, [x29, #-24]
  41c5a4:	ldr	x9, [x9, #16]
  41c5a8:	cmp	x8, x9
  41c5ac:	b.ge	41c948 <error@@Base+0x1ab8c>  // b.tcont
  41c5b0:	ldur	x8, [x29, #-24]
  41c5b4:	mov	x9, #0x10                  	// #16
  41c5b8:	ldr	x8, [x8, #24]
  41c5bc:	ldur	x10, [x29, #-48]
  41c5c0:	ldr	x8, [x8, x10, lsl #3]
  41c5c4:	str	x8, [sp, #48]
  41c5c8:	ldur	x8, [x29, #-32]
  41c5cc:	ldr	x8, [x8]
  41c5d0:	ldr	x10, [sp, #48]
  41c5d4:	mul	x9, x9, x10
  41c5d8:	add	x8, x8, x9
  41c5dc:	ldr	w11, [x8, #8]
  41c5e0:	lsr	w11, w11, #20
  41c5e4:	and	w11, w11, #0x1
  41c5e8:	cbnz	w11, 41c5f0 <error@@Base+0x1a834>
  41c5ec:	b	41c938 <error@@Base+0x1ab7c>
  41c5f0:	ldur	x8, [x29, #-32]
  41c5f4:	ldr	x8, [x8]
  41c5f8:	ldr	x9, [sp, #48]
  41c5fc:	mov	x10, #0x10                  	// #16
  41c600:	mul	x9, x10, x9
  41c604:	add	x8, x8, x9
  41c608:	mov	x9, #0x8                   	// #8
  41c60c:	ldr	w11, [x8, #8]
  41c610:	lsr	w9, w11, w9
  41c614:	and	w9, w9, #0x3ff
  41c618:	cbz	w9, 41c72c <error@@Base+0x1a970>
  41c61c:	ldur	x0, [x29, #-16]
  41c620:	ldur	x8, [x29, #-16]
  41c624:	ldr	x1, [x8, #72]
  41c628:	ldur	x8, [x29, #-16]
  41c62c:	ldr	w2, [x8, #160]
  41c630:	bl	418340 <error@@Base+0x16584>
  41c634:	str	w0, [sp, #28]
  41c638:	ldur	x8, [x29, #-32]
  41c63c:	ldr	x8, [x8]
  41c640:	ldr	x9, [sp, #48]
  41c644:	mov	x10, #0x10                  	// #16
  41c648:	mul	x9, x10, x9
  41c64c:	add	x8, x8, x9
  41c650:	mov	x9, #0x8                   	// #8
  41c654:	ldr	w11, [x8, #8]
  41c658:	lsr	w9, w11, w9
  41c65c:	and	w9, w9, #0x3ff
  41c660:	and	w9, w9, #0x4
  41c664:	cbz	w9, 41c674 <error@@Base+0x1a8b8>
  41c668:	ldr	w8, [sp, #28]
  41c66c:	and	w8, w8, #0x1
  41c670:	cbz	w8, 41c728 <error@@Base+0x1a96c>
  41c674:	ldur	x8, [x29, #-32]
  41c678:	ldr	x8, [x8]
  41c67c:	ldr	x9, [sp, #48]
  41c680:	mov	x10, #0x10                  	// #16
  41c684:	mul	x9, x10, x9
  41c688:	add	x8, x8, x9
  41c68c:	mov	x9, #0x8                   	// #8
  41c690:	ldr	w11, [x8, #8]
  41c694:	lsr	w9, w11, w9
  41c698:	and	w9, w9, #0x3ff
  41c69c:	and	w9, w9, #0x8
  41c6a0:	cbz	w9, 41c6b0 <error@@Base+0x1a8f4>
  41c6a4:	ldr	w8, [sp, #28]
  41c6a8:	and	w8, w8, #0x1
  41c6ac:	cbnz	w8, 41c728 <error@@Base+0x1a96c>
  41c6b0:	ldur	x8, [x29, #-32]
  41c6b4:	ldr	x8, [x8]
  41c6b8:	ldr	x9, [sp, #48]
  41c6bc:	mov	x10, #0x10                  	// #16
  41c6c0:	mul	x9, x10, x9
  41c6c4:	add	x8, x8, x9
  41c6c8:	mov	x9, #0x8                   	// #8
  41c6cc:	ldr	w11, [x8, #8]
  41c6d0:	lsr	w9, w11, w9
  41c6d4:	and	w9, w9, #0x3ff
  41c6d8:	and	w9, w9, #0x20
  41c6dc:	cbz	w9, 41c6ec <error@@Base+0x1a930>
  41c6e0:	ldr	w8, [sp, #28]
  41c6e4:	and	w8, w8, #0x2
  41c6e8:	cbz	w8, 41c728 <error@@Base+0x1a96c>
  41c6ec:	ldur	x8, [x29, #-32]
  41c6f0:	ldr	x8, [x8]
  41c6f4:	ldr	x9, [sp, #48]
  41c6f8:	mov	x10, #0x10                  	// #16
  41c6fc:	mul	x9, x10, x9
  41c700:	add	x8, x8, x9
  41c704:	mov	x9, #0x8                   	// #8
  41c708:	ldr	w11, [x8, #8]
  41c70c:	lsr	w9, w11, w9
  41c710:	and	w9, w9, #0x3ff
  41c714:	and	w9, w9, #0x80
  41c718:	cbz	w9, 41c72c <error@@Base+0x1a970>
  41c71c:	ldr	w8, [sp, #28]
  41c720:	and	w8, w8, #0x8
  41c724:	cbnz	w8, 41c72c <error@@Base+0x1a970>
  41c728:	b	41c938 <error@@Base+0x1ab7c>
  41c72c:	ldur	x0, [x29, #-32]
  41c730:	ldr	x1, [sp, #48]
  41c734:	ldur	x2, [x29, #-16]
  41c738:	ldur	x8, [x29, #-16]
  41c73c:	ldr	x3, [x8, #72]
  41c740:	bl	41bdb4 <error@@Base+0x19ff8>
  41c744:	str	w0, [sp, #44]
  41c748:	ldr	w9, [sp, #44]
  41c74c:	cbnz	w9, 41c754 <error@@Base+0x1a998>
  41c750:	b	41c938 <error@@Base+0x1ab7c>
  41c754:	ldur	x8, [x29, #-16]
  41c758:	ldr	x8, [x8, #72]
  41c75c:	ldrsw	x9, [sp, #44]
  41c760:	add	x8, x8, x9
  41c764:	str	x8, [sp, #32]
  41c768:	ldur	x8, [x29, #-16]
  41c76c:	ldr	w10, [x8, #224]
  41c770:	ldr	w11, [sp, #44]
  41c774:	cmp	w10, w11
  41c778:	b.ge	41c788 <error@@Base+0x1a9cc>  // b.tcont
  41c77c:	ldr	w8, [sp, #44]
  41c780:	str	w8, [sp, #12]
  41c784:	b	41c794 <error@@Base+0x1a9d8>
  41c788:	ldur	x8, [x29, #-16]
  41c78c:	ldr	w9, [x8, #224]
  41c790:	str	w9, [sp, #12]
  41c794:	ldr	w8, [sp, #12]
  41c798:	ldur	x9, [x29, #-16]
  41c79c:	str	w8, [x9, #224]
  41c7a0:	ldur	x0, [x29, #-16]
  41c7a4:	ldr	x1, [sp, #32]
  41c7a8:	bl	41a0e8 <error@@Base+0x1832c>
  41c7ac:	stur	w0, [x29, #-36]
  41c7b0:	ldur	w8, [x29, #-36]
  41c7b4:	cmp	w8, #0x0
  41c7b8:	cset	w8, ne  // ne = any
  41c7bc:	and	w8, w8, #0x1
  41c7c0:	mov	w1, w8
  41c7c4:	sxtw	x9, w1
  41c7c8:	cbz	x9, 41c7d8 <error@@Base+0x1aa1c>
  41c7cc:	ldur	w8, [x29, #-36]
  41c7d0:	stur	w8, [x29, #-4]
  41c7d4:	b	41c94c <error@@Base+0x1ab90>
  41c7d8:	ldur	x8, [x29, #-32]
  41c7dc:	ldr	x8, [x8, #48]
  41c7e0:	ldur	x9, [x29, #-32]
  41c7e4:	mov	x10, #0x18                  	// #24
  41c7e8:	ldr	x9, [x9, #24]
  41c7ec:	ldr	x11, [sp, #48]
  41c7f0:	mov	x12, #0x8                   	// #8
  41c7f4:	ldr	x9, [x9, x11, lsl #3]
  41c7f8:	mul	x9, x10, x9
  41c7fc:	add	x8, x8, x9
  41c800:	str	x8, [sp, #56]
  41c804:	ldur	x8, [x29, #-16]
  41c808:	ldr	x8, [x8, #184]
  41c80c:	ldr	x9, [sp, #32]
  41c810:	mul	x9, x12, x9
  41c814:	add	x8, x8, x9
  41c818:	ldr	x8, [x8]
  41c81c:	str	x8, [sp, #16]
  41c820:	ldr	x8, [sp, #16]
  41c824:	cbnz	x8, 41c840 <error@@Base+0x1aa84>
  41c828:	ldr	x8, [sp, #56]
  41c82c:	ldr	q0, [x8]
  41c830:	str	q0, [sp, #64]
  41c834:	ldr	x8, [x8, #16]
  41c838:	str	x8, [sp, #80]
  41c83c:	b	41c880 <error@@Base+0x1aac4>
  41c840:	ldr	x8, [sp, #16]
  41c844:	ldr	x1, [x8, #80]
  41c848:	ldr	x2, [sp, #56]
  41c84c:	add	x0, sp, #0x40
  41c850:	bl	419cb0 <error@@Base+0x17ef4>
  41c854:	stur	w0, [x29, #-36]
  41c858:	ldur	w9, [x29, #-36]
  41c85c:	cmp	w9, #0x0
  41c860:	cset	w9, ne  // ne = any
  41c864:	and	w9, w9, #0x1
  41c868:	mov	w1, w9
  41c86c:	sxtw	x8, w1
  41c870:	cbz	x8, 41c880 <error@@Base+0x1aac4>
  41c874:	ldur	w8, [x29, #-36]
  41c878:	stur	w8, [x29, #-4]
  41c87c:	b	41c94c <error@@Base+0x1ab90>
  41c880:	ldur	x0, [x29, #-16]
  41c884:	ldr	x8, [sp, #32]
  41c888:	subs	x1, x8, #0x1
  41c88c:	ldur	x8, [x29, #-16]
  41c890:	ldr	w2, [x8, #160]
  41c894:	bl	418340 <error@@Base+0x16584>
  41c898:	str	w0, [sp, #28]
  41c89c:	ldur	x1, [x29, #-32]
  41c8a0:	ldr	w3, [sp, #28]
  41c8a4:	sub	x0, x29, #0x24
  41c8a8:	add	x2, sp, #0x40
  41c8ac:	bl	4158fc <error@@Base+0x13b40>
  41c8b0:	ldur	x8, [x29, #-16]
  41c8b4:	ldr	x8, [x8, #184]
  41c8b8:	ldr	x9, [sp, #32]
  41c8bc:	mov	x10, #0x8                   	// #8
  41c8c0:	mul	x9, x10, x9
  41c8c4:	add	x8, x8, x9
  41c8c8:	str	x0, [x8]
  41c8cc:	ldr	x8, [sp, #16]
  41c8d0:	cbz	x8, 41c8e0 <error@@Base+0x1ab24>
  41c8d4:	add	x8, sp, #0x40
  41c8d8:	ldr	x0, [x8, #16]
  41c8dc:	bl	401a90 <free@plt>
  41c8e0:	ldur	x8, [x29, #-16]
  41c8e4:	ldr	x8, [x8, #184]
  41c8e8:	ldr	x9, [sp, #32]
  41c8ec:	mov	x10, #0x8                   	// #8
  41c8f0:	mul	x9, x10, x9
  41c8f4:	add	x8, x8, x9
  41c8f8:	ldr	x8, [x8]
  41c8fc:	mov	w11, #0x0                   	// #0
  41c900:	str	w11, [sp, #8]
  41c904:	cbnz	x8, 41c918 <error@@Base+0x1ab5c>
  41c908:	ldur	w8, [x29, #-36]
  41c90c:	cmp	w8, #0x0
  41c910:	cset	w8, ne  // ne = any
  41c914:	str	w8, [sp, #8]
  41c918:	ldr	w8, [sp, #8]
  41c91c:	and	w8, w8, #0x1
  41c920:	mov	w0, w8
  41c924:	sxtw	x9, w0
  41c928:	cbz	x9, 41c938 <error@@Base+0x1ab7c>
  41c92c:	ldur	w8, [x29, #-36]
  41c930:	stur	w8, [x29, #-4]
  41c934:	b	41c94c <error@@Base+0x1ab90>
  41c938:	ldur	x8, [x29, #-48]
  41c93c:	add	x8, x8, #0x1
  41c940:	stur	x8, [x29, #-48]
  41c944:	b	41c59c <error@@Base+0x1a7e0>
  41c948:	stur	wzr, [x29, #-4]
  41c94c:	ldur	w0, [x29, #-4]
  41c950:	ldp	x29, x30, [sp, #144]
  41c954:	add	sp, sp, #0xa0
  41c958:	ret
  41c95c:	stp	x29, x30, [sp, #-16]!
  41c960:	mov	x29, sp
  41c964:	sub	sp, sp, #0xf0
  41c968:	mov	w8, #0x0                   	// #0
  41c96c:	mov	x9, xzr
  41c970:	mov	x10, #0x3800                	// #14336
  41c974:	stur	x0, [x29, #-16]
  41c978:	stur	x1, [x29, #-24]
  41c97c:	sturb	w8, [x29, #-53]
  41c980:	sturb	w8, [x29, #-73]
  41c984:	sturb	w8, [x29, #-74]
  41c988:	stur	x9, [x29, #-104]
  41c98c:	mov	x0, x10
  41c990:	bl	401890 <malloc@plt>
  41c994:	stur	x0, [x29, #-200]
  41c998:	ldur	x9, [x29, #-200]
  41c99c:	cmp	x9, #0x0
  41c9a0:	cset	w8, eq  // eq = none
  41c9a4:	and	w8, w8, #0x1
  41c9a8:	mov	w0, w8
  41c9ac:	sxtw	x9, w0
  41c9b0:	cbz	x9, 41c9c4 <error@@Base+0x1ac08>
  41c9b4:	mov	w8, wzr
  41c9b8:	and	w8, w8, #0x1
  41c9bc:	sturb	w8, [x29, #-1]
  41c9c0:	b	41d398 <error@@Base+0x1b5dc>
  41c9c4:	mov	w8, #0x1                   	// #1
  41c9c8:	sturb	w8, [x29, #-73]
  41c9cc:	ldur	x9, [x29, #-200]
  41c9d0:	stur	x9, [x29, #-152]
  41c9d4:	ldur	x9, [x29, #-200]
  41c9d8:	mov	x10, #0x1800                	// #6144
  41c9dc:	add	x9, x9, x10
  41c9e0:	stur	x9, [x29, #-160]
  41c9e4:	ldur	x9, [x29, #-24]
  41c9e8:	mov	x10, xzr
  41c9ec:	str	x10, [x9, #88]
  41c9f0:	ldur	x9, [x29, #-24]
  41c9f4:	str	x10, [x9, #96]
  41c9f8:	ldur	x0, [x29, #-16]
  41c9fc:	ldur	x1, [x29, #-24]
  41ca00:	ldur	x2, [x29, #-152]
  41ca04:	ldur	x3, [x29, #-160]
  41ca08:	bl	41d3ac <error@@Base+0x1b5f0>
  41ca0c:	stur	x0, [x29, #-88]
  41ca10:	ldur	x9, [x29, #-88]
  41ca14:	cmp	x9, #0x0
  41ca18:	cset	w8, le
  41ca1c:	and	w8, w8, #0x1
  41ca20:	mov	w0, w8
  41ca24:	sxtw	x9, w0
  41ca28:	cbz	x9, 41caac <error@@Base+0x1acf0>
  41ca2c:	ldurb	w8, [x29, #-73]
  41ca30:	tbnz	w8, #0, 41ca38 <error@@Base+0x1ac7c>
  41ca34:	b	41ca40 <error@@Base+0x1ac84>
  41ca38:	ldur	x0, [x29, #-200]
  41ca3c:	bl	401a90 <free@plt>
  41ca40:	ldur	x8, [x29, #-88]
  41ca44:	cbnz	x8, 41ca9c <error@@Base+0x1ace0>
  41ca48:	mov	x0, #0x8                   	// #8
  41ca4c:	mov	x1, #0x100                 	// #256
  41ca50:	bl	401930 <calloc@plt>
  41ca54:	ldur	x8, [x29, #-24]
  41ca58:	str	x0, [x8, #88]
  41ca5c:	ldur	x8, [x29, #-24]
  41ca60:	ldr	x8, [x8, #88]
  41ca64:	cmp	x8, #0x0
  41ca68:	cset	w9, eq  // eq = none
  41ca6c:	and	w9, w9, #0x1
  41ca70:	mov	w0, w9
  41ca74:	sxtw	x8, w0
  41ca78:	cbz	x8, 41ca8c <error@@Base+0x1acd0>
  41ca7c:	mov	w8, wzr
  41ca80:	and	w8, w8, #0x1
  41ca84:	sturb	w8, [x29, #-1]
  41ca88:	b	41d398 <error@@Base+0x1b5dc>
  41ca8c:	mov	w8, #0x1                   	// #1
  41ca90:	and	w8, w8, #0x1
  41ca94:	sturb	w8, [x29, #-1]
  41ca98:	b	41d398 <error@@Base+0x1b5dc>
  41ca9c:	mov	w8, wzr
  41caa0:	and	w8, w8, #0x1
  41caa4:	sturb	w8, [x29, #-1]
  41caa8:	b	41d398 <error@@Base+0x1b5dc>
  41caac:	ldur	x8, [x29, #-88]
  41cab0:	add	x1, x8, #0x1
  41cab4:	sub	x0, x29, #0x90
  41cab8:	bl	4147cc <error@@Base+0x12a10>
  41cabc:	stur	w0, [x29, #-28]
  41cac0:	ldur	w9, [x29, #-28]
  41cac4:	cmp	w9, #0x0
  41cac8:	cset	w9, ne  // ne = any
  41cacc:	and	w9, w9, #0x1
  41cad0:	mov	w1, w9
  41cad4:	sxtw	x8, w1
  41cad8:	cbz	x8, 41cae0 <error@@Base+0x1ad24>
  41cadc:	b	41cba8 <error@@Base+0x1adec>
  41cae0:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  41cae4:	movk	x8, #0xa855
  41cae8:	movk	x8, #0xaaa, lsl #48
  41caec:	stur	x8, [x29, #-208]
  41caf0:	ldur	x8, [x29, #-208]
  41caf4:	ldur	x9, [x29, #-88]
  41caf8:	cmp	x8, x9
  41cafc:	cset	w10, cc  // cc = lo, ul, last
  41cb00:	and	w10, w10, #0x1
  41cb04:	mov	w0, w10
  41cb08:	sxtw	x8, w0
  41cb0c:	cbz	x8, 41cb14 <error@@Base+0x1ad58>
  41cb10:	b	41cba8 <error@@Base+0x1adec>
  41cb14:	ldur	x8, [x29, #-88]
  41cb18:	mov	x9, #0x3                   	// #3
  41cb1c:	mul	x8, x8, x9
  41cb20:	mov	x9, #0x8                   	// #8
  41cb24:	mul	x8, x8, x9
  41cb28:	mov	x9, #0x3800                	// #14336
  41cb2c:	add	x8, x9, x8
  41cb30:	cmp	x8, #0xfc0
  41cb34:	b.cs	41cb70 <error@@Base+0x1adb4>  // b.hs, b.nlast
  41cb38:	ldur	x8, [x29, #-88]
  41cb3c:	mov	x9, #0x3                   	// #3
  41cb40:	mul	x8, x8, x9
  41cb44:	mov	x9, #0x8                   	// #8
  41cb48:	mul	x8, x8, x9
  41cb4c:	mov	x9, #0x1                   	// #1
  41cb50:	mul	x8, x8, x9
  41cb54:	add	x8, x8, #0xf
  41cb58:	and	x8, x8, #0xfffffffffffffff0
  41cb5c:	mov	x9, sp
  41cb60:	subs	x8, x9, x8
  41cb64:	mov	sp, x8
  41cb68:	stur	x8, [x29, #-104]
  41cb6c:	b	41cc34 <error@@Base+0x1ae78>
  41cb70:	ldur	x8, [x29, #-88]
  41cb74:	mov	x9, #0x3                   	// #3
  41cb78:	mul	x8, x8, x9
  41cb7c:	mov	x9, #0x8                   	// #8
  41cb80:	mul	x0, x8, x9
  41cb84:	bl	401890 <malloc@plt>
  41cb88:	stur	x0, [x29, #-104]
  41cb8c:	ldur	x8, [x29, #-104]
  41cb90:	cmp	x8, #0x0
  41cb94:	cset	w10, eq  // eq = none
  41cb98:	and	w10, w10, #0x1
  41cb9c:	mov	w0, w10
  41cba0:	sxtw	x8, w0
  41cba4:	cbz	x8, 41cc2c <error@@Base+0x1ae70>
  41cba8:	ldurb	w8, [x29, #-74]
  41cbac:	tbnz	w8, #0, 41cbb4 <error@@Base+0x1adf8>
  41cbb0:	b	41cbbc <error@@Base+0x1ae00>
  41cbb4:	ldur	x0, [x29, #-104]
  41cbb8:	bl	401a90 <free@plt>
  41cbbc:	sub	x8, x29, #0x90
  41cbc0:	ldr	x0, [x8, #16]
  41cbc4:	bl	401a90 <free@plt>
  41cbc8:	stur	xzr, [x29, #-40]
  41cbcc:	ldur	x8, [x29, #-40]
  41cbd0:	ldur	x9, [x29, #-88]
  41cbd4:	cmp	x8, x9
  41cbd8:	b.ge	41cc08 <error@@Base+0x1ae4c>  // b.tcont
  41cbdc:	ldur	x8, [x29, #-152]
  41cbe0:	ldur	x9, [x29, #-40]
  41cbe4:	mov	x10, #0x18                  	// #24
  41cbe8:	mul	x9, x10, x9
  41cbec:	add	x8, x8, x9
  41cbf0:	ldr	x0, [x8, #16]
  41cbf4:	bl	401a90 <free@plt>
  41cbf8:	ldur	x8, [x29, #-40]
  41cbfc:	add	x8, x8, #0x1
  41cc00:	stur	x8, [x29, #-40]
  41cc04:	b	41cbcc <error@@Base+0x1ae10>
  41cc08:	ldurb	w8, [x29, #-73]
  41cc0c:	tbnz	w8, #0, 41cc14 <error@@Base+0x1ae58>
  41cc10:	b	41cc1c <error@@Base+0x1ae60>
  41cc14:	ldur	x0, [x29, #-200]
  41cc18:	bl	401a90 <free@plt>
  41cc1c:	mov	w8, wzr
  41cc20:	and	w8, w8, #0x1
  41cc24:	sturb	w8, [x29, #-1]
  41cc28:	b	41d398 <error@@Base+0x1b5dc>
  41cc2c:	mov	w8, #0x1                   	// #1
  41cc30:	sturb	w8, [x29, #-74]
  41cc34:	ldur	x8, [x29, #-104]
  41cc38:	ldur	x9, [x29, #-88]
  41cc3c:	mov	x10, #0x8                   	// #8
  41cc40:	mul	x9, x10, x9
  41cc44:	add	x8, x8, x9
  41cc48:	stur	x8, [x29, #-112]
  41cc4c:	ldur	x8, [x29, #-112]
  41cc50:	ldur	x9, [x29, #-88]
  41cc54:	mul	x9, x10, x9
  41cc58:	add	x8, x8, x9
  41cc5c:	stur	x8, [x29, #-120]
  41cc60:	sub	x0, x29, #0xc0
  41cc64:	bl	41db98 <error@@Base+0x1bddc>
  41cc68:	stur	xzr, [x29, #-40]
  41cc6c:	ldur	x8, [x29, #-40]
  41cc70:	ldur	x9, [x29, #-88]
  41cc74:	cmp	x8, x9
  41cc78:	b.ge	41cf98 <error@@Base+0x1b1dc>  // b.tcont
  41cc7c:	stur	xzr, [x29, #-136]
  41cc80:	stur	xzr, [x29, #-48]
  41cc84:	ldur	x8, [x29, #-48]
  41cc88:	ldur	x9, [x29, #-152]
  41cc8c:	ldur	x10, [x29, #-40]
  41cc90:	mov	x11, #0x18                  	// #24
  41cc94:	mul	x10, x11, x10
  41cc98:	add	x9, x9, x10
  41cc9c:	ldr	x9, [x9, #8]
  41cca0:	cmp	x8, x9
  41cca4:	b.ge	41cd3c <error@@Base+0x1af80>  // b.tcont
  41cca8:	ldur	x8, [x29, #-16]
  41ccac:	mov	x9, #0x18                  	// #24
  41ccb0:	ldr	x8, [x8, #24]
  41ccb4:	ldur	x10, [x29, #-152]
  41ccb8:	ldur	x11, [x29, #-40]
  41ccbc:	mul	x9, x9, x11
  41ccc0:	add	x9, x10, x9
  41ccc4:	ldr	x9, [x9, #16]
  41ccc8:	ldur	x10, [x29, #-48]
  41cccc:	ldr	x9, [x9, x10, lsl #3]
  41ccd0:	ldr	x8, [x8, x9, lsl #3]
  41ccd4:	stur	x8, [x29, #-216]
  41ccd8:	ldur	x8, [x29, #-216]
  41ccdc:	mov	x9, #0xffffffffffffffff    	// #-1
  41cce0:	cmp	x8, x9
  41cce4:	b.eq	41cd2c <error@@Base+0x1af70>  // b.none
  41cce8:	ldur	x8, [x29, #-16]
  41ccec:	ldr	x8, [x8, #48]
  41ccf0:	ldur	x9, [x29, #-216]
  41ccf4:	mov	x10, #0x18                  	// #24
  41ccf8:	mul	x9, x10, x9
  41ccfc:	add	x1, x8, x9
  41cd00:	sub	x0, x29, #0x90
  41cd04:	bl	414dd4 <error@@Base+0x13018>
  41cd08:	stur	w0, [x29, #-28]
  41cd0c:	ldur	w11, [x29, #-28]
  41cd10:	cmp	w11, #0x0
  41cd14:	cset	w11, ne  // ne = any
  41cd18:	and	w11, w11, #0x1
  41cd1c:	mov	w1, w11
  41cd20:	sxtw	x8, w1
  41cd24:	cbz	x8, 41cd2c <error@@Base+0x1af70>
  41cd28:	b	41cba8 <error@@Base+0x1adec>
  41cd2c:	ldur	x8, [x29, #-48]
  41cd30:	add	x8, x8, #0x1
  41cd34:	stur	x8, [x29, #-48]
  41cd38:	b	41cc84 <error@@Base+0x1aec8>
  41cd3c:	ldur	x1, [x29, #-16]
  41cd40:	sub	x0, x29, #0x1c
  41cd44:	sub	x2, x29, #0x90
  41cd48:	mov	w8, wzr
  41cd4c:	mov	w3, w8
  41cd50:	bl	4158fc <error@@Base+0x13b40>
  41cd54:	ldur	x9, [x29, #-104]
  41cd58:	ldur	x10, [x29, #-40]
  41cd5c:	mov	x11, #0x8                   	// #8
  41cd60:	mul	x10, x11, x10
  41cd64:	add	x9, x9, x10
  41cd68:	str	x0, [x9]
  41cd6c:	ldur	x9, [x29, #-104]
  41cd70:	ldur	x10, [x29, #-40]
  41cd74:	mul	x10, x11, x10
  41cd78:	add	x9, x9, x10
  41cd7c:	ldr	x9, [x9]
  41cd80:	mov	w8, #0x0                   	// #0
  41cd84:	stur	w8, [x29, #-220]
  41cd88:	cbnz	x9, 41cd9c <error@@Base+0x1afe0>
  41cd8c:	ldur	w8, [x29, #-28]
  41cd90:	cmp	w8, #0x0
  41cd94:	cset	w8, ne  // ne = any
  41cd98:	stur	w8, [x29, #-220]
  41cd9c:	ldur	w8, [x29, #-220]
  41cda0:	and	w8, w8, #0x1
  41cda4:	mov	w0, w8
  41cda8:	sxtw	x9, w0
  41cdac:	cbz	x9, 41cdb4 <error@@Base+0x1aff8>
  41cdb0:	b	41cba8 <error@@Base+0x1adec>
  41cdb4:	ldur	x8, [x29, #-104]
  41cdb8:	ldur	x9, [x29, #-40]
  41cdbc:	mov	x10, #0x8                   	// #8
  41cdc0:	mul	x9, x10, x9
  41cdc4:	add	x8, x8, x9
  41cdc8:	ldr	x8, [x8]
  41cdcc:	ldrb	w11, [x8, #104]
  41cdd0:	mov	w12, #0x7                   	// #7
  41cdd4:	lsr	w11, w11, w12
  41cdd8:	and	w11, w11, #0xff
  41cddc:	cbz	w11, 41cf18 <error@@Base+0x1b15c>
  41cde0:	ldur	x1, [x29, #-16]
  41cde4:	sub	x0, x29, #0x1c
  41cde8:	sub	x2, x29, #0x90
  41cdec:	mov	w3, #0x1                   	// #1
  41cdf0:	bl	4158fc <error@@Base+0x13b40>
  41cdf4:	ldur	x8, [x29, #-112]
  41cdf8:	ldur	x9, [x29, #-40]
  41cdfc:	mov	x10, #0x8                   	// #8
  41ce00:	mul	x9, x10, x9
  41ce04:	add	x8, x8, x9
  41ce08:	str	x0, [x8]
  41ce0c:	ldur	x8, [x29, #-112]
  41ce10:	ldur	x9, [x29, #-40]
  41ce14:	mul	x9, x10, x9
  41ce18:	add	x8, x8, x9
  41ce1c:	ldr	x8, [x8]
  41ce20:	mov	w11, #0x0                   	// #0
  41ce24:	stur	w11, [x29, #-224]
  41ce28:	cbnz	x8, 41ce3c <error@@Base+0x1b080>
  41ce2c:	ldur	w8, [x29, #-28]
  41ce30:	cmp	w8, #0x0
  41ce34:	cset	w8, ne  // ne = any
  41ce38:	stur	w8, [x29, #-224]
  41ce3c:	ldur	w8, [x29, #-224]
  41ce40:	and	w8, w8, #0x1
  41ce44:	mov	w0, w8
  41ce48:	sxtw	x9, w0
  41ce4c:	cbz	x9, 41ce54 <error@@Base+0x1b098>
  41ce50:	b	41cba8 <error@@Base+0x1adec>
  41ce54:	ldur	x8, [x29, #-104]
  41ce58:	ldur	x9, [x29, #-40]
  41ce5c:	mov	x10, #0x8                   	// #8
  41ce60:	mul	x9, x10, x9
  41ce64:	add	x8, x8, x9
  41ce68:	ldr	x8, [x8]
  41ce6c:	ldur	x9, [x29, #-112]
  41ce70:	ldur	x11, [x29, #-40]
  41ce74:	mul	x10, x10, x11
  41ce78:	add	x9, x9, x10
  41ce7c:	ldr	x9, [x9]
  41ce80:	cmp	x8, x9
  41ce84:	b.eq	41cea0 <error@@Base+0x1b0e4>  // b.none
  41ce88:	ldur	x8, [x29, #-16]
  41ce8c:	ldr	w9, [x8, #180]
  41ce90:	cmp	w9, #0x1
  41ce94:	b.le	41cea0 <error@@Base+0x1b0e4>
  41ce98:	mov	w8, #0x1                   	// #1
  41ce9c:	sturb	w8, [x29, #-53]
  41cea0:	ldur	x1, [x29, #-16]
  41cea4:	sub	x0, x29, #0x1c
  41cea8:	sub	x2, x29, #0x90
  41ceac:	mov	w3, #0x2                   	// #2
  41ceb0:	bl	4158fc <error@@Base+0x13b40>
  41ceb4:	ldur	x8, [x29, #-120]
  41ceb8:	ldur	x9, [x29, #-40]
  41cebc:	mov	x10, #0x8                   	// #8
  41cec0:	mul	x9, x10, x9
  41cec4:	add	x8, x8, x9
  41cec8:	str	x0, [x8]
  41cecc:	ldur	x8, [x29, #-120]
  41ced0:	ldur	x9, [x29, #-40]
  41ced4:	mul	x9, x10, x9
  41ced8:	add	x8, x8, x9
  41cedc:	ldr	x8, [x8]
  41cee0:	mov	w11, #0x0                   	// #0
  41cee4:	stur	w11, [x29, #-228]
  41cee8:	cbnz	x8, 41cefc <error@@Base+0x1b140>
  41ceec:	ldur	w8, [x29, #-28]
  41cef0:	cmp	w8, #0x0
  41cef4:	cset	w8, ne  // ne = any
  41cef8:	stur	w8, [x29, #-228]
  41cefc:	ldur	w8, [x29, #-228]
  41cf00:	and	w8, w8, #0x1
  41cf04:	mov	w0, w8
  41cf08:	sxtw	x9, w0
  41cf0c:	cbz	x9, 41cf14 <error@@Base+0x1b158>
  41cf10:	b	41cba8 <error@@Base+0x1adec>
  41cf14:	b	41cf6c <error@@Base+0x1b1b0>
  41cf18:	ldur	x8, [x29, #-104]
  41cf1c:	ldur	x9, [x29, #-40]
  41cf20:	mov	x10, #0x8                   	// #8
  41cf24:	mul	x9, x10, x9
  41cf28:	add	x8, x8, x9
  41cf2c:	ldr	x8, [x8]
  41cf30:	ldur	x9, [x29, #-112]
  41cf34:	ldur	x11, [x29, #-40]
  41cf38:	mul	x11, x10, x11
  41cf3c:	add	x9, x9, x11
  41cf40:	str	x8, [x9]
  41cf44:	ldur	x8, [x29, #-104]
  41cf48:	ldur	x9, [x29, #-40]
  41cf4c:	mul	x9, x10, x9
  41cf50:	add	x8, x8, x9
  41cf54:	ldr	x8, [x8]
  41cf58:	ldur	x9, [x29, #-120]
  41cf5c:	ldur	x11, [x29, #-40]
  41cf60:	mul	x10, x10, x11
  41cf64:	add	x9, x9, x10
  41cf68:	str	x8, [x9]
  41cf6c:	ldur	x8, [x29, #-160]
  41cf70:	ldur	x9, [x29, #-40]
  41cf74:	mov	x10, #0x20                  	// #32
  41cf78:	mul	x9, x10, x9
  41cf7c:	add	x1, x8, x9
  41cf80:	sub	x0, x29, #0xc0
  41cf84:	bl	41dbc8 <error@@Base+0x1be0c>
  41cf88:	ldur	x8, [x29, #-40]
  41cf8c:	add	x8, x8, #0x1
  41cf90:	stur	x8, [x29, #-40]
  41cf94:	b	41cc6c <error@@Base+0x1aeb0>
  41cf98:	ldurb	w8, [x29, #-53]
  41cf9c:	tbnz	w8, #0, 41d114 <error@@Base+0x1b358>
  41cfa0:	mov	x0, #0x8                   	// #8
  41cfa4:	mov	x1, #0x100                 	// #256
  41cfa8:	bl	401930 <calloc@plt>
  41cfac:	ldur	x8, [x29, #-24]
  41cfb0:	str	x0, [x8, #88]
  41cfb4:	stur	x0, [x29, #-96]
  41cfb8:	ldur	x8, [x29, #-96]
  41cfbc:	cmp	x8, #0x0
  41cfc0:	cset	w9, eq  // eq = none
  41cfc4:	and	w9, w9, #0x1
  41cfc8:	mov	w0, w9
  41cfcc:	sxtw	x8, w0
  41cfd0:	cbz	x8, 41cfd8 <error@@Base+0x1b21c>
  41cfd4:	b	41cba8 <error@@Base+0x1adec>
  41cfd8:	stur	xzr, [x29, #-40]
  41cfdc:	ldur	x8, [x29, #-40]
  41cfe0:	cmp	x8, #0x4
  41cfe4:	b.ge	41d110 <error@@Base+0x1b354>  // b.tcont
  41cfe8:	ldur	x8, [x29, #-40]
  41cfec:	mov	x9, #0x40                  	// #64
  41cff0:	mul	x8, x8, x9
  41cff4:	stur	w8, [x29, #-52]
  41cff8:	ldur	x9, [x29, #-40]
  41cffc:	sub	x10, x29, #0xc0
  41d000:	ldr	x9, [x10, x9, lsl #3]
  41d004:	stur	x9, [x29, #-64]
  41d008:	mov	x9, #0x1                   	// #1
  41d00c:	stur	x9, [x29, #-72]
  41d010:	ldur	x8, [x29, #-64]
  41d014:	cbz	x8, 41d100 <error@@Base+0x1b344>
  41d018:	ldur	x8, [x29, #-64]
  41d01c:	and	x8, x8, #0x1
  41d020:	cbz	x8, 41d0d8 <error@@Base+0x1b31c>
  41d024:	stur	xzr, [x29, #-48]
  41d028:	ldur	x8, [x29, #-160]
  41d02c:	ldur	x9, [x29, #-48]
  41d030:	mov	x10, #0x20                  	// #32
  41d034:	mul	x9, x10, x9
  41d038:	add	x8, x8, x9
  41d03c:	ldur	x9, [x29, #-40]
  41d040:	ldr	x8, [x8, x9, lsl #3]
  41d044:	ldur	x9, [x29, #-72]
  41d048:	and	x8, x8, x9
  41d04c:	cbnz	x8, 41d060 <error@@Base+0x1b2a4>
  41d050:	ldur	x8, [x29, #-48]
  41d054:	add	x8, x8, #0x1
  41d058:	stur	x8, [x29, #-48]
  41d05c:	b	41d028 <error@@Base+0x1b26c>
  41d060:	ldur	x8, [x29, #-16]
  41d064:	add	x8, x8, #0xb8
  41d068:	ldur	x9, [x29, #-40]
  41d06c:	ldr	x8, [x8, x9, lsl #3]
  41d070:	ldur	x9, [x29, #-72]
  41d074:	and	x8, x8, x9
  41d078:	cbz	x8, 41d0ac <error@@Base+0x1b2f0>
  41d07c:	ldur	x8, [x29, #-112]
  41d080:	ldur	x9, [x29, #-48]
  41d084:	mov	x10, #0x8                   	// #8
  41d088:	mul	x9, x10, x9
  41d08c:	add	x8, x8, x9
  41d090:	ldr	x8, [x8]
  41d094:	ldur	x9, [x29, #-96]
  41d098:	ldursw	x11, [x29, #-52]
  41d09c:	mul	x10, x10, x11
  41d0a0:	add	x9, x9, x10
  41d0a4:	str	x8, [x9]
  41d0a8:	b	41d0d8 <error@@Base+0x1b31c>
  41d0ac:	ldur	x8, [x29, #-104]
  41d0b0:	ldur	x9, [x29, #-48]
  41d0b4:	mov	x10, #0x8                   	// #8
  41d0b8:	mul	x9, x10, x9
  41d0bc:	add	x8, x8, x9
  41d0c0:	ldr	x8, [x8]
  41d0c4:	ldur	x9, [x29, #-96]
  41d0c8:	ldursw	x11, [x29, #-52]
  41d0cc:	mul	x10, x10, x11
  41d0d0:	add	x9, x9, x10
  41d0d4:	str	x8, [x9]
  41d0d8:	ldur	x8, [x29, #-72]
  41d0dc:	lsl	x8, x8, #1
  41d0e0:	stur	x8, [x29, #-72]
  41d0e4:	ldur	x8, [x29, #-64]
  41d0e8:	lsr	x8, x8, #1
  41d0ec:	stur	x8, [x29, #-64]
  41d0f0:	ldur	w9, [x29, #-52]
  41d0f4:	add	w9, w9, #0x1
  41d0f8:	stur	w9, [x29, #-52]
  41d0fc:	b	41d010 <error@@Base+0x1b254>
  41d100:	ldur	x8, [x29, #-40]
  41d104:	add	x8, x8, #0x1
  41d108:	stur	x8, [x29, #-40]
  41d10c:	b	41cfdc <error@@Base+0x1b220>
  41d110:	b	41d26c <error@@Base+0x1b4b0>
  41d114:	mov	x0, #0x8                   	// #8
  41d118:	mov	x1, #0x200                 	// #512
  41d11c:	bl	401930 <calloc@plt>
  41d120:	ldur	x8, [x29, #-24]
  41d124:	str	x0, [x8, #96]
  41d128:	stur	x0, [x29, #-96]
  41d12c:	ldur	x8, [x29, #-96]
  41d130:	cmp	x8, #0x0
  41d134:	cset	w9, eq  // eq = none
  41d138:	and	w9, w9, #0x1
  41d13c:	mov	w0, w9
  41d140:	sxtw	x8, w0
  41d144:	cbz	x8, 41d14c <error@@Base+0x1b390>
  41d148:	b	41cba8 <error@@Base+0x1adec>
  41d14c:	stur	xzr, [x29, #-40]
  41d150:	ldur	x8, [x29, #-40]
  41d154:	cmp	x8, #0x4
  41d158:	b.ge	41d26c <error@@Base+0x1b4b0>  // b.tcont
  41d15c:	ldur	x8, [x29, #-40]
  41d160:	mov	x9, #0x40                  	// #64
  41d164:	mul	x8, x8, x9
  41d168:	stur	w8, [x29, #-52]
  41d16c:	ldur	x9, [x29, #-40]
  41d170:	sub	x10, x29, #0xc0
  41d174:	ldr	x9, [x10, x9, lsl #3]
  41d178:	stur	x9, [x29, #-64]
  41d17c:	mov	x9, #0x1                   	// #1
  41d180:	stur	x9, [x29, #-72]
  41d184:	ldur	x8, [x29, #-64]
  41d188:	cbz	x8, 41d25c <error@@Base+0x1b4a0>
  41d18c:	ldur	x8, [x29, #-64]
  41d190:	and	x8, x8, #0x1
  41d194:	cbz	x8, 41d234 <error@@Base+0x1b478>
  41d198:	stur	xzr, [x29, #-48]
  41d19c:	ldur	x8, [x29, #-160]
  41d1a0:	ldur	x9, [x29, #-48]
  41d1a4:	mov	x10, #0x20                  	// #32
  41d1a8:	mul	x9, x10, x9
  41d1ac:	add	x8, x8, x9
  41d1b0:	ldur	x9, [x29, #-40]
  41d1b4:	ldr	x8, [x8, x9, lsl #3]
  41d1b8:	ldur	x9, [x29, #-72]
  41d1bc:	and	x8, x8, x9
  41d1c0:	cbnz	x8, 41d1d4 <error@@Base+0x1b418>
  41d1c4:	ldur	x8, [x29, #-48]
  41d1c8:	add	x8, x8, #0x1
  41d1cc:	stur	x8, [x29, #-48]
  41d1d0:	b	41d19c <error@@Base+0x1b3e0>
  41d1d4:	ldur	x8, [x29, #-104]
  41d1d8:	ldur	x9, [x29, #-48]
  41d1dc:	mov	x10, #0x8                   	// #8
  41d1e0:	mul	x9, x10, x9
  41d1e4:	add	x8, x8, x9
  41d1e8:	ldr	x8, [x8]
  41d1ec:	ldur	x9, [x29, #-96]
  41d1f0:	ldursw	x11, [x29, #-52]
  41d1f4:	mul	x11, x10, x11
  41d1f8:	add	x9, x9, x11
  41d1fc:	str	x8, [x9]
  41d200:	ldur	x8, [x29, #-112]
  41d204:	ldur	x9, [x29, #-48]
  41d208:	mul	x9, x10, x9
  41d20c:	add	x8, x8, x9
  41d210:	ldr	x8, [x8]
  41d214:	ldur	x9, [x29, #-96]
  41d218:	ldur	w12, [x29, #-52]
  41d21c:	add	w12, w12, #0x100
  41d220:	mov	w0, w12
  41d224:	sxtw	x11, w0
  41d228:	mul	x10, x10, x11
  41d22c:	add	x9, x9, x10
  41d230:	str	x8, [x9]
  41d234:	ldur	x8, [x29, #-72]
  41d238:	lsl	x8, x8, #1
  41d23c:	stur	x8, [x29, #-72]
  41d240:	ldur	x8, [x29, #-64]
  41d244:	lsr	x8, x8, #1
  41d248:	stur	x8, [x29, #-64]
  41d24c:	ldur	w9, [x29, #-52]
  41d250:	add	w9, w9, #0x1
  41d254:	stur	w9, [x29, #-52]
  41d258:	b	41d184 <error@@Base+0x1b3c8>
  41d25c:	ldur	x8, [x29, #-40]
  41d260:	add	x8, x8, #0x1
  41d264:	stur	x8, [x29, #-40]
  41d268:	b	41d150 <error@@Base+0x1b394>
  41d26c:	sub	x0, x29, #0xc0
  41d270:	mov	x1, #0xa                   	// #10
  41d274:	bl	4186ac <error@@Base+0x168f0>
  41d278:	tbnz	w0, #0, 41d280 <error@@Base+0x1b4c4>
  41d27c:	b	41d318 <error@@Base+0x1b55c>
  41d280:	stur	xzr, [x29, #-48]
  41d284:	ldur	x8, [x29, #-48]
  41d288:	ldur	x9, [x29, #-88]
  41d28c:	cmp	x8, x9
  41d290:	b.ge	41d318 <error@@Base+0x1b55c>  // b.tcont
  41d294:	ldur	x8, [x29, #-160]
  41d298:	ldur	x9, [x29, #-48]
  41d29c:	mov	x10, #0x20                  	// #32
  41d2a0:	mul	x9, x10, x9
  41d2a4:	add	x0, x8, x9
  41d2a8:	mov	x1, #0xa                   	// #10
  41d2ac:	bl	4186ac <error@@Base+0x168f0>
  41d2b0:	tbnz	w0, #0, 41d2b8 <error@@Base+0x1b4fc>
  41d2b4:	b	41d308 <error@@Base+0x1b54c>
  41d2b8:	ldur	x8, [x29, #-120]
  41d2bc:	ldur	x9, [x29, #-48]
  41d2c0:	mov	x10, #0x8                   	// #8
  41d2c4:	mul	x9, x10, x9
  41d2c8:	add	x8, x8, x9
  41d2cc:	ldr	x8, [x8]
  41d2d0:	ldur	x9, [x29, #-96]
  41d2d4:	str	x8, [x9, #80]
  41d2d8:	ldurb	w11, [x29, #-53]
  41d2dc:	tbnz	w11, #0, 41d2e4 <error@@Base+0x1b528>
  41d2e0:	b	41d304 <error@@Base+0x1b548>
  41d2e4:	ldur	x8, [x29, #-120]
  41d2e8:	ldur	x9, [x29, #-48]
  41d2ec:	mov	x10, #0x8                   	// #8
  41d2f0:	mul	x9, x10, x9
  41d2f4:	add	x8, x8, x9
  41d2f8:	ldr	x8, [x8]
  41d2fc:	ldur	x9, [x29, #-96]
  41d300:	str	x8, [x9, #2128]
  41d304:	b	41d318 <error@@Base+0x1b55c>
  41d308:	ldur	x8, [x29, #-48]
  41d30c:	add	x8, x8, #0x1
  41d310:	stur	x8, [x29, #-48]
  41d314:	b	41d284 <error@@Base+0x1b4c8>
  41d318:	ldurb	w8, [x29, #-74]
  41d31c:	tbnz	w8, #0, 41d324 <error@@Base+0x1b568>
  41d320:	b	41d32c <error@@Base+0x1b570>
  41d324:	ldur	x0, [x29, #-104]
  41d328:	bl	401a90 <free@plt>
  41d32c:	sub	x8, x29, #0x90
  41d330:	ldr	x0, [x8, #16]
  41d334:	bl	401a90 <free@plt>
  41d338:	stur	xzr, [x29, #-40]
  41d33c:	ldur	x8, [x29, #-40]
  41d340:	ldur	x9, [x29, #-88]
  41d344:	cmp	x8, x9
  41d348:	b.ge	41d378 <error@@Base+0x1b5bc>  // b.tcont
  41d34c:	ldur	x8, [x29, #-152]
  41d350:	ldur	x9, [x29, #-40]
  41d354:	mov	x10, #0x18                  	// #24
  41d358:	mul	x9, x10, x9
  41d35c:	add	x8, x8, x9
  41d360:	ldr	x0, [x8, #16]
  41d364:	bl	401a90 <free@plt>
  41d368:	ldur	x8, [x29, #-40]
  41d36c:	add	x8, x8, #0x1
  41d370:	stur	x8, [x29, #-40]
  41d374:	b	41d33c <error@@Base+0x1b580>
  41d378:	ldurb	w8, [x29, #-73]
  41d37c:	tbnz	w8, #0, 41d384 <error@@Base+0x1b5c8>
  41d380:	b	41d38c <error@@Base+0x1b5d0>
  41d384:	ldur	x0, [x29, #-200]
  41d388:	bl	401a90 <free@plt>
  41d38c:	mov	w8, #0x1                   	// #1
  41d390:	and	w8, w8, #0x1
  41d394:	sturb	w8, [x29, #-1]
  41d398:	ldurb	w8, [x29, #-1]
  41d39c:	and	w0, w8, #0x1
  41d3a0:	mov	sp, x29
  41d3a4:	ldp	x29, x30, [sp], #16
  41d3a8:	ret
  41d3ac:	sub	sp, sp, #0x130
  41d3b0:	stp	x29, x30, [sp, #272]
  41d3b4:	str	x28, [sp, #288]
  41d3b8:	add	x29, sp, #0x110
  41d3bc:	sub	x8, x29, #0x70
  41d3c0:	stur	x0, [x29, #-16]
  41d3c4:	stur	x1, [x29, #-24]
  41d3c8:	stur	x2, [x29, #-32]
  41d3cc:	stur	x3, [x29, #-40]
  41d3d0:	ldur	x9, [x29, #-24]
  41d3d4:	add	x9, x9, #0x8
  41d3d8:	stur	x9, [x29, #-120]
  41d3dc:	mov	x0, x8
  41d3e0:	bl	41db98 <error@@Base+0x1bddc>
  41d3e4:	stur	xzr, [x29, #-80]
  41d3e8:	stur	xzr, [x29, #-56]
  41d3ec:	ldur	x8, [x29, #-56]
  41d3f0:	ldur	x9, [x29, #-120]
  41d3f4:	ldr	x9, [x9, #8]
  41d3f8:	cmp	x8, x9
  41d3fc:	b.ge	41db30 <error@@Base+0x1bd74>  // b.tcont
  41d400:	ldur	x8, [x29, #-16]
  41d404:	ldr	x8, [x8]
  41d408:	ldur	x9, [x29, #-120]
  41d40c:	mov	x10, #0x10                  	// #16
  41d410:	ldr	x9, [x9, #16]
  41d414:	ldur	x11, [x29, #-56]
  41d418:	mov	x12, #0x8                   	// #8
  41d41c:	ldr	x9, [x9, x11, lsl #3]
  41d420:	mul	x9, x10, x9
  41d424:	add	x8, x8, x9
  41d428:	stur	x8, [x29, #-128]
  41d42c:	ldur	x8, [x29, #-128]
  41d430:	ldr	w13, [x8, #8]
  41d434:	and	w13, w13, #0xff
  41d438:	stur	w13, [x29, #-132]
  41d43c:	ldur	x8, [x29, #-128]
  41d440:	ldr	w13, [x8, #8]
  41d444:	lsr	w12, w13, w12
  41d448:	and	w12, w12, #0x3ff
  41d44c:	str	w12, [sp, #136]
  41d450:	ldur	w12, [x29, #-132]
  41d454:	cmp	w12, #0x1
  41d458:	b.ne	41d474 <error@@Base+0x1b6b8>  // b.any
  41d45c:	ldur	x8, [x29, #-128]
  41d460:	ldrb	w9, [x8]
  41d464:	mov	w1, w9
  41d468:	sub	x0, x29, #0x70
  41d46c:	bl	411858 <error@@Base+0xfa9c>
  41d470:	b	41d568 <error@@Base+0x1b7ac>
  41d474:	ldur	w8, [x29, #-132]
  41d478:	cmp	w8, #0x3
  41d47c:	b.ne	41d494 <error@@Base+0x1b6d8>  // b.any
  41d480:	ldur	x8, [x29, #-128]
  41d484:	ldr	x1, [x8]
  41d488:	sub	x0, x29, #0x70
  41d48c:	bl	41dbc8 <error@@Base+0x1be0c>
  41d490:	b	41d568 <error@@Base+0x1b7ac>
  41d494:	ldur	w8, [x29, #-132]
  41d498:	cmp	w8, #0x5
  41d49c:	b.ne	41d50c <error@@Base+0x1b750>  // b.any
  41d4a0:	ldur	x8, [x29, #-16]
  41d4a4:	ldr	w9, [x8, #180]
  41d4a8:	cmp	w9, #0x1
  41d4ac:	b.le	41d4c4 <error@@Base+0x1b708>
  41d4b0:	ldur	x8, [x29, #-16]
  41d4b4:	ldr	x1, [x8, #120]
  41d4b8:	sub	x0, x29, #0x70
  41d4bc:	bl	41dbc8 <error@@Base+0x1be0c>
  41d4c0:	b	41d4cc <error@@Base+0x1b710>
  41d4c4:	sub	x0, x29, #0x70
  41d4c8:	bl	41dc28 <error@@Base+0x1be6c>
  41d4cc:	ldur	x8, [x29, #-16]
  41d4d0:	ldr	x8, [x8, #216]
  41d4d4:	and	x8, x8, #0x40
  41d4d8:	cbnz	x8, 41d4e8 <error@@Base+0x1b72c>
  41d4dc:	sub	x0, x29, #0x70
  41d4e0:	mov	x1, #0xa                   	// #10
  41d4e4:	bl	41dc54 <error@@Base+0x1be98>
  41d4e8:	ldur	x8, [x29, #-16]
  41d4ec:	ldr	x8, [x8, #216]
  41d4f0:	and	x8, x8, #0x80
  41d4f4:	cbz	x8, 41d508 <error@@Base+0x1b74c>
  41d4f8:	sub	x0, x29, #0x70
  41d4fc:	mov	x8, xzr
  41d500:	mov	x1, x8
  41d504:	bl	41dc54 <error@@Base+0x1be98>
  41d508:	b	41d568 <error@@Base+0x1b7ac>
  41d50c:	ldur	w8, [x29, #-132]
  41d510:	cmp	w8, #0x7
  41d514:	b.ne	41d564 <error@@Base+0x1b7a8>  // b.any
  41d518:	mov	x8, #0xffffffffffffffff    	// #-1
  41d51c:	stur	x8, [x29, #-112]
  41d520:	stur	x8, [x29, #-104]
  41d524:	ldur	x8, [x29, #-16]
  41d528:	ldr	x8, [x8, #216]
  41d52c:	and	x8, x8, #0x40
  41d530:	cbnz	x8, 41d540 <error@@Base+0x1b784>
  41d534:	sub	x0, x29, #0x70
  41d538:	mov	x1, #0xa                   	// #10
  41d53c:	bl	41dc54 <error@@Base+0x1be98>
  41d540:	ldur	x8, [x29, #-16]
  41d544:	ldr	x8, [x8, #216]
  41d548:	and	x8, x8, #0x80
  41d54c:	cbz	x8, 41d560 <error@@Base+0x1b7a4>
  41d550:	sub	x0, x29, #0x70
  41d554:	mov	x8, xzr
  41d558:	mov	x1, x8
  41d55c:	bl	41dc54 <error@@Base+0x1be98>
  41d560:	b	41d568 <error@@Base+0x1b7ac>
  41d564:	b	41db20 <error@@Base+0x1bd64>
  41d568:	ldr	w8, [sp, #136]
  41d56c:	cbz	w8, 41d828 <error@@Base+0x1ba6c>
  41d570:	ldr	w8, [sp, #136]
  41d574:	and	w8, w8, #0x20
  41d578:	cbz	w8, 41d5c0 <error@@Base+0x1b804>
  41d57c:	sub	x8, x29, #0x70
  41d580:	mov	x0, x8
  41d584:	mov	x1, #0xa                   	// #10
  41d588:	str	x8, [sp, #16]
  41d58c:	bl	4186ac <error@@Base+0x168f0>
  41d590:	and	w9, w0, #0x1
  41d594:	strb	w9, [sp, #135]
  41d598:	ldr	x0, [sp, #16]
  41d59c:	bl	41db98 <error@@Base+0x1bddc>
  41d5a0:	ldrb	w9, [sp, #135]
  41d5a4:	tbnz	w9, #0, 41d5ac <error@@Base+0x1b7f0>
  41d5a8:	b	41d5bc <error@@Base+0x1b800>
  41d5ac:	sub	x0, x29, #0x70
  41d5b0:	mov	x1, #0xa                   	// #10
  41d5b4:	bl	411858 <error@@Base+0xfa9c>
  41d5b8:	b	41d5c0 <error@@Base+0x1b804>
  41d5bc:	b	41db20 <error@@Base+0x1bd64>
  41d5c0:	ldr	w8, [sp, #136]
  41d5c4:	and	w8, w8, #0x80
  41d5c8:	cbz	w8, 41d5d8 <error@@Base+0x1b81c>
  41d5cc:	sub	x0, x29, #0x70
  41d5d0:	bl	41db98 <error@@Base+0x1bddc>
  41d5d4:	b	41db20 <error@@Base+0x1bd64>
  41d5d8:	ldr	w8, [sp, #136]
  41d5dc:	and	w8, w8, #0x4
  41d5e0:	cbz	w8, 41d700 <error@@Base+0x1b944>
  41d5e4:	str	xzr, [sp, #120]
  41d5e8:	ldur	w8, [x29, #-132]
  41d5ec:	cmp	w8, #0x1
  41d5f0:	b.ne	41d614 <error@@Base+0x1b858>  // b.any
  41d5f4:	ldur	x8, [x29, #-128]
  41d5f8:	ldr	w9, [x8, #8]
  41d5fc:	lsr	w9, w9, #22
  41d600:	and	w9, w9, #0x1
  41d604:	cbnz	w9, 41d614 <error@@Base+0x1b858>
  41d608:	sub	x0, x29, #0x70
  41d60c:	bl	41db98 <error@@Base+0x1bddc>
  41d610:	b	41db20 <error@@Base+0x1bd64>
  41d614:	ldur	x8, [x29, #-16]
  41d618:	ldr	w9, [x8, #180]
  41d61c:	cmp	w9, #0x1
  41d620:	b.le	41d698 <error@@Base+0x1b8dc>
  41d624:	stur	xzr, [x29, #-64]
  41d628:	ldur	x8, [x29, #-64]
  41d62c:	cmp	x8, #0x4
  41d630:	b.ge	41d694 <error@@Base+0x1b8d8>  // b.tcont
  41d634:	ldur	x8, [x29, #-16]
  41d638:	add	x8, x8, #0xb8
  41d63c:	ldur	x9, [x29, #-64]
  41d640:	mov	x10, #0x8                   	// #8
  41d644:	ldr	x8, [x8, x9, lsl #3]
  41d648:	ldur	x9, [x29, #-16]
  41d64c:	ldr	x9, [x9, #120]
  41d650:	ldur	x11, [x29, #-64]
  41d654:	ldr	x9, [x9, x11, lsl #3]
  41d658:	orn	x8, x8, x9
  41d65c:	ldur	x9, [x29, #-64]
  41d660:	mul	x9, x10, x9
  41d664:	sub	x10, x29, #0x70
  41d668:	add	x9, x10, x9
  41d66c:	ldr	x10, [x9]
  41d670:	and	x8, x10, x8
  41d674:	str	x8, [x9]
  41d678:	ldr	x9, [sp, #120]
  41d67c:	orr	x8, x9, x8
  41d680:	str	x8, [sp, #120]
  41d684:	ldur	x8, [x29, #-64]
  41d688:	add	x8, x8, #0x1
  41d68c:	stur	x8, [x29, #-64]
  41d690:	b	41d628 <error@@Base+0x1b86c>
  41d694:	b	41d6f4 <error@@Base+0x1b938>
  41d698:	stur	xzr, [x29, #-64]
  41d69c:	ldur	x8, [x29, #-64]
  41d6a0:	cmp	x8, #0x4
  41d6a4:	b.ge	41d6f4 <error@@Base+0x1b938>  // b.tcont
  41d6a8:	ldur	x8, [x29, #-16]
  41d6ac:	add	x8, x8, #0xb8
  41d6b0:	ldur	x9, [x29, #-64]
  41d6b4:	mov	x10, #0x8                   	// #8
  41d6b8:	ldr	x8, [x8, x9, lsl #3]
  41d6bc:	ldur	x9, [x29, #-64]
  41d6c0:	mul	x9, x10, x9
  41d6c4:	sub	x10, x29, #0x70
  41d6c8:	add	x9, x10, x9
  41d6cc:	ldr	x10, [x9]
  41d6d0:	and	x8, x10, x8
  41d6d4:	str	x8, [x9]
  41d6d8:	ldr	x9, [sp, #120]
  41d6dc:	orr	x8, x9, x8
  41d6e0:	str	x8, [sp, #120]
  41d6e4:	ldur	x8, [x29, #-64]
  41d6e8:	add	x8, x8, #0x1
  41d6ec:	stur	x8, [x29, #-64]
  41d6f0:	b	41d69c <error@@Base+0x1b8e0>
  41d6f4:	ldr	x8, [sp, #120]
  41d6f8:	cbnz	x8, 41d700 <error@@Base+0x1b944>
  41d6fc:	b	41db20 <error@@Base+0x1bd64>
  41d700:	ldr	w8, [sp, #136]
  41d704:	and	w8, w8, #0x8
  41d708:	cbz	w8, 41d828 <error@@Base+0x1ba6c>
  41d70c:	str	xzr, [sp, #112]
  41d710:	ldur	w8, [x29, #-132]
  41d714:	cmp	w8, #0x1
  41d718:	b.ne	41d73c <error@@Base+0x1b980>  // b.any
  41d71c:	ldur	x8, [x29, #-128]
  41d720:	ldr	w9, [x8, #8]
  41d724:	lsr	w9, w9, #22
  41d728:	and	w9, w9, #0x1
  41d72c:	cbz	w9, 41d73c <error@@Base+0x1b980>
  41d730:	sub	x0, x29, #0x70
  41d734:	bl	41db98 <error@@Base+0x1bddc>
  41d738:	b	41db20 <error@@Base+0x1bd64>
  41d73c:	ldur	x8, [x29, #-16]
  41d740:	ldr	w9, [x8, #180]
  41d744:	cmp	w9, #0x1
  41d748:	b.le	41d7c0 <error@@Base+0x1ba04>
  41d74c:	stur	xzr, [x29, #-64]
  41d750:	ldur	x8, [x29, #-64]
  41d754:	cmp	x8, #0x4
  41d758:	b.ge	41d7bc <error@@Base+0x1ba00>  // b.tcont
  41d75c:	ldur	x8, [x29, #-16]
  41d760:	add	x8, x8, #0xb8
  41d764:	ldur	x9, [x29, #-64]
  41d768:	mov	x10, #0x8                   	// #8
  41d76c:	ldr	x8, [x8, x9, lsl #3]
  41d770:	ldur	x9, [x29, #-16]
  41d774:	ldr	x9, [x9, #120]
  41d778:	ldur	x11, [x29, #-64]
  41d77c:	ldr	x9, [x9, x11, lsl #3]
  41d780:	and	x8, x8, x9
  41d784:	ldur	x9, [x29, #-64]
  41d788:	mul	x9, x10, x9
  41d78c:	sub	x10, x29, #0x70
  41d790:	add	x9, x10, x9
  41d794:	ldr	x10, [x9]
  41d798:	bic	x8, x10, x8
  41d79c:	str	x8, [x9]
  41d7a0:	ldr	x9, [sp, #112]
  41d7a4:	orr	x8, x9, x8
  41d7a8:	str	x8, [sp, #112]
  41d7ac:	ldur	x8, [x29, #-64]
  41d7b0:	add	x8, x8, #0x1
  41d7b4:	stur	x8, [x29, #-64]
  41d7b8:	b	41d750 <error@@Base+0x1b994>
  41d7bc:	b	41d81c <error@@Base+0x1ba60>
  41d7c0:	stur	xzr, [x29, #-64]
  41d7c4:	ldur	x8, [x29, #-64]
  41d7c8:	cmp	x8, #0x4
  41d7cc:	b.ge	41d81c <error@@Base+0x1ba60>  // b.tcont
  41d7d0:	ldur	x8, [x29, #-16]
  41d7d4:	add	x8, x8, #0xb8
  41d7d8:	ldur	x9, [x29, #-64]
  41d7dc:	mov	x10, #0x8                   	// #8
  41d7e0:	ldr	x8, [x8, x9, lsl #3]
  41d7e4:	ldur	x9, [x29, #-64]
  41d7e8:	mul	x9, x10, x9
  41d7ec:	sub	x10, x29, #0x70
  41d7f0:	add	x9, x10, x9
  41d7f4:	ldr	x10, [x9]
  41d7f8:	bic	x8, x10, x8
  41d7fc:	str	x8, [x9]
  41d800:	ldr	x9, [sp, #112]
  41d804:	orr	x8, x9, x8
  41d808:	str	x8, [sp, #112]
  41d80c:	ldur	x8, [x29, #-64]
  41d810:	add	x8, x8, #0x1
  41d814:	stur	x8, [x29, #-64]
  41d818:	b	41d7c4 <error@@Base+0x1ba08>
  41d81c:	ldr	x8, [sp, #112]
  41d820:	cbnz	x8, 41d828 <error@@Base+0x1ba6c>
  41d824:	b	41db20 <error@@Base+0x1bd64>
  41d828:	stur	xzr, [x29, #-64]
  41d82c:	ldur	x8, [x29, #-64]
  41d830:	ldur	x9, [x29, #-80]
  41d834:	cmp	x8, x9
  41d838:	b.ge	41da94 <error@@Base+0x1bcd8>  // b.tcont
  41d83c:	ldur	w8, [x29, #-132]
  41d840:	cmp	w8, #0x1
  41d844:	b.ne	41d874 <error@@Base+0x1bab8>  // b.any
  41d848:	ldur	x8, [x29, #-40]
  41d84c:	ldur	x9, [x29, #-64]
  41d850:	mov	x10, #0x20                  	// #32
  41d854:	mul	x9, x10, x9
  41d858:	add	x0, x8, x9
  41d85c:	ldur	x8, [x29, #-128]
  41d860:	ldrb	w11, [x8]
  41d864:	mov	w1, w11
  41d868:	bl	4186ac <error@@Base+0x168f0>
  41d86c:	tbnz	w0, #0, 41d874 <error@@Base+0x1bab8>
  41d870:	b	41da84 <error@@Base+0x1bcc8>
  41d874:	str	xzr, [sp, #40]
  41d878:	stur	xzr, [x29, #-72]
  41d87c:	ldur	x8, [x29, #-72]
  41d880:	cmp	x8, #0x4
  41d884:	b.ge	41d8dc <error@@Base+0x1bb20>  // b.tcont
  41d888:	ldur	x8, [x29, #-72]
  41d88c:	sub	x9, x29, #0x70
  41d890:	ldr	x8, [x9, x8, lsl #3]
  41d894:	ldur	x9, [x29, #-40]
  41d898:	ldur	x10, [x29, #-64]
  41d89c:	mov	x11, #0x20                  	// #32
  41d8a0:	mul	x10, x11, x10
  41d8a4:	add	x9, x9, x10
  41d8a8:	ldur	x10, [x29, #-72]
  41d8ac:	ldr	x9, [x9, x10, lsl #3]
  41d8b0:	and	x8, x8, x9
  41d8b4:	ldur	x9, [x29, #-72]
  41d8b8:	add	x10, sp, #0x50
  41d8bc:	str	x8, [x10, x9, lsl #3]
  41d8c0:	ldr	x9, [sp, #40]
  41d8c4:	orr	x8, x9, x8
  41d8c8:	str	x8, [sp, #40]
  41d8cc:	ldur	x8, [x29, #-72]
  41d8d0:	add	x8, x8, #0x1
  41d8d4:	stur	x8, [x29, #-72]
  41d8d8:	b	41d87c <error@@Base+0x1bac0>
  41d8dc:	ldr	x8, [sp, #40]
  41d8e0:	cbnz	x8, 41d8e8 <error@@Base+0x1bb2c>
  41d8e4:	b	41da84 <error@@Base+0x1bcc8>
  41d8e8:	str	xzr, [sp, #24]
  41d8ec:	str	xzr, [sp, #32]
  41d8f0:	stur	xzr, [x29, #-72]
  41d8f4:	ldur	x8, [x29, #-72]
  41d8f8:	cmp	x8, #0x4
  41d8fc:	b.ge	41d98c <error@@Base+0x1bbd0>  // b.tcont
  41d900:	ldur	x8, [x29, #-72]
  41d904:	sub	x9, x29, #0x70
  41d908:	ldr	x8, [x9, x8, lsl #3]
  41d90c:	ldur	x10, [x29, #-40]
  41d910:	ldur	x11, [x29, #-64]
  41d914:	mov	x12, #0x20                  	// #32
  41d918:	mul	x11, x12, x11
  41d91c:	add	x10, x10, x11
  41d920:	ldur	x11, [x29, #-72]
  41d924:	ldr	x10, [x10, x11, lsl #3]
  41d928:	bic	x8, x10, x8
  41d92c:	ldur	x10, [x29, #-72]
  41d930:	add	x11, sp, #0x30
  41d934:	str	x8, [x11, x10, lsl #3]
  41d938:	ldr	x10, [sp, #32]
  41d93c:	orr	x8, x10, x8
  41d940:	str	x8, [sp, #32]
  41d944:	ldur	x8, [x29, #-72]
  41d948:	ldr	x8, [x9, x8, lsl #3]
  41d94c:	ldur	x10, [x29, #-40]
  41d950:	ldur	x11, [x29, #-64]
  41d954:	mul	x11, x12, x11
  41d958:	add	x10, x10, x11
  41d95c:	ldur	x11, [x29, #-72]
  41d960:	ldr	x10, [x10, x11, lsl #3]
  41d964:	bic	x8, x8, x10
  41d968:	ldur	x10, [x29, #-72]
  41d96c:	str	x8, [x9, x10, lsl #3]
  41d970:	ldr	x9, [sp, #24]
  41d974:	orr	x8, x9, x8
  41d978:	str	x8, [sp, #24]
  41d97c:	ldur	x8, [x29, #-72]
  41d980:	add	x8, x8, #0x1
  41d984:	stur	x8, [x29, #-72]
  41d988:	b	41d8f4 <error@@Base+0x1bb38>
  41d98c:	ldr	x8, [sp, #32]
  41d990:	cbz	x8, 41da28 <error@@Base+0x1bc6c>
  41d994:	ldur	x8, [x29, #-40]
  41d998:	ldur	x9, [x29, #-80]
  41d99c:	mov	x10, #0x20                  	// #32
  41d9a0:	mul	x9, x10, x9
  41d9a4:	add	x0, x8, x9
  41d9a8:	add	x1, sp, #0x30
  41d9ac:	str	x10, [sp, #8]
  41d9b0:	bl	41dca8 <error@@Base+0x1beec>
  41d9b4:	ldur	x8, [x29, #-40]
  41d9b8:	ldur	x9, [x29, #-64]
  41d9bc:	ldr	x10, [sp, #8]
  41d9c0:	mul	x9, x10, x9
  41d9c4:	add	x0, x8, x9
  41d9c8:	add	x1, sp, #0x50
  41d9cc:	bl	41dca8 <error@@Base+0x1beec>
  41d9d0:	ldur	x8, [x29, #-32]
  41d9d4:	ldur	x9, [x29, #-80]
  41d9d8:	mov	x10, #0x18                  	// #24
  41d9dc:	mul	x9, x10, x9
  41d9e0:	add	x0, x8, x9
  41d9e4:	ldur	x8, [x29, #-32]
  41d9e8:	ldur	x9, [x29, #-64]
  41d9ec:	mul	x9, x10, x9
  41d9f0:	add	x1, x8, x9
  41d9f4:	bl	41572c <error@@Base+0x13970>
  41d9f8:	stur	w0, [x29, #-44]
  41d9fc:	ldur	w11, [x29, #-44]
  41da00:	cmp	w11, #0x0
  41da04:	cset	w11, ne  // ne = any
  41da08:	and	w11, w11, #0x1
  41da0c:	mov	w1, w11
  41da10:	sxtw	x8, w1
  41da14:	cbz	x8, 41da1c <error@@Base+0x1bc60>
  41da18:	b	41db3c <error@@Base+0x1bd80>
  41da1c:	ldur	x8, [x29, #-80]
  41da20:	add	x8, x8, #0x1
  41da24:	stur	x8, [x29, #-80]
  41da28:	ldur	x8, [x29, #-32]
  41da2c:	ldur	x9, [x29, #-64]
  41da30:	mov	x10, #0x18                  	// #24
  41da34:	mul	x9, x10, x9
  41da38:	add	x0, x8, x9
  41da3c:	ldur	x8, [x29, #-120]
  41da40:	ldr	x8, [x8, #16]
  41da44:	ldur	x9, [x29, #-56]
  41da48:	ldr	x1, [x8, x9, lsl #3]
  41da4c:	bl	4151ec <error@@Base+0x13430>
  41da50:	mov	w11, #0x1                   	// #1
  41da54:	and	w11, w0, w11
  41da58:	sturb	w11, [x29, #-45]
  41da5c:	ldurb	w11, [x29, #-45]
  41da60:	eor	w11, w11, #0x1
  41da64:	and	w11, w11, #0x1
  41da68:	mov	w1, w11
  41da6c:	sxtw	x8, w1
  41da70:	cbz	x8, 41da78 <error@@Base+0x1bcbc>
  41da74:	b	41db3c <error@@Base+0x1bd80>
  41da78:	ldr	x8, [sp, #24]
  41da7c:	cbnz	x8, 41da84 <error@@Base+0x1bcc8>
  41da80:	b	41da94 <error@@Base+0x1bcd8>
  41da84:	ldur	x8, [x29, #-64]
  41da88:	add	x8, x8, #0x1
  41da8c:	stur	x8, [x29, #-64]
  41da90:	b	41d82c <error@@Base+0x1ba70>
  41da94:	ldur	x8, [x29, #-64]
  41da98:	ldur	x9, [x29, #-80]
  41da9c:	cmp	x8, x9
  41daa0:	b.ne	41db20 <error@@Base+0x1bd64>  // b.any
  41daa4:	ldur	x8, [x29, #-40]
  41daa8:	ldur	x9, [x29, #-80]
  41daac:	mov	x10, #0x20                  	// #32
  41dab0:	mul	x9, x10, x9
  41dab4:	add	x0, x8, x9
  41dab8:	sub	x1, x29, #0x70
  41dabc:	bl	41dca8 <error@@Base+0x1beec>
  41dac0:	ldur	x8, [x29, #-32]
  41dac4:	ldur	x9, [x29, #-80]
  41dac8:	mov	x10, #0x18                  	// #24
  41dacc:	mul	x9, x10, x9
  41dad0:	add	x0, x8, x9
  41dad4:	ldur	x8, [x29, #-120]
  41dad8:	ldr	x8, [x8, #16]
  41dadc:	ldur	x9, [x29, #-56]
  41dae0:	ldr	x1, [x8, x9, lsl #3]
  41dae4:	bl	41431c <error@@Base+0x12560>
  41dae8:	stur	w0, [x29, #-44]
  41daec:	ldur	w11, [x29, #-44]
  41daf0:	cmp	w11, #0x0
  41daf4:	cset	w11, ne  // ne = any
  41daf8:	and	w11, w11, #0x1
  41dafc:	mov	w1, w11
  41db00:	sxtw	x8, w1
  41db04:	cbz	x8, 41db0c <error@@Base+0x1bd50>
  41db08:	b	41db3c <error@@Base+0x1bd80>
  41db0c:	ldur	x8, [x29, #-80]
  41db10:	add	x8, x8, #0x1
  41db14:	stur	x8, [x29, #-80]
  41db18:	sub	x0, x29, #0x70
  41db1c:	bl	41db98 <error@@Base+0x1bddc>
  41db20:	ldur	x8, [x29, #-56]
  41db24:	add	x8, x8, #0x1
  41db28:	stur	x8, [x29, #-56]
  41db2c:	b	41d3ec <error@@Base+0x1b630>
  41db30:	ldur	x8, [x29, #-80]
  41db34:	stur	x8, [x29, #-8]
  41db38:	b	41db84 <error@@Base+0x1bdc8>
  41db3c:	stur	xzr, [x29, #-64]
  41db40:	ldur	x8, [x29, #-64]
  41db44:	ldur	x9, [x29, #-80]
  41db48:	cmp	x8, x9
  41db4c:	b.ge	41db7c <error@@Base+0x1bdc0>  // b.tcont
  41db50:	ldur	x8, [x29, #-32]
  41db54:	ldur	x9, [x29, #-64]
  41db58:	mov	x10, #0x18                  	// #24
  41db5c:	mul	x9, x10, x9
  41db60:	add	x8, x8, x9
  41db64:	ldr	x0, [x8, #16]
  41db68:	bl	401a90 <free@plt>
  41db6c:	ldur	x8, [x29, #-64]
  41db70:	add	x8, x8, #0x1
  41db74:	stur	x8, [x29, #-64]
  41db78:	b	41db40 <error@@Base+0x1bd84>
  41db7c:	mov	x8, #0xffffffffffffffff    	// #-1
  41db80:	stur	x8, [x29, #-8]
  41db84:	ldur	x0, [x29, #-8]
  41db88:	ldr	x28, [sp, #288]
  41db8c:	ldp	x29, x30, [sp, #272]
  41db90:	add	sp, sp, #0x130
  41db94:	ret
  41db98:	sub	sp, sp, #0x20
  41db9c:	stp	x29, x30, [sp, #16]
  41dba0:	add	x29, sp, #0x10
  41dba4:	mov	x2, #0x20                  	// #32
  41dba8:	str	x0, [sp, #8]
  41dbac:	ldr	x0, [sp, #8]
  41dbb0:	mov	w8, wzr
  41dbb4:	mov	w1, w8
  41dbb8:	bl	401920 <memset@plt>
  41dbbc:	ldp	x29, x30, [sp, #16]
  41dbc0:	add	sp, sp, #0x20
  41dbc4:	ret
  41dbc8:	sub	sp, sp, #0x20
  41dbcc:	str	x0, [sp, #24]
  41dbd0:	str	x1, [sp, #16]
  41dbd4:	str	wzr, [sp, #12]
  41dbd8:	ldr	w8, [sp, #12]
  41dbdc:	cmp	w8, #0x4
  41dbe0:	b.ge	41dc20 <error@@Base+0x1be64>  // b.tcont
  41dbe4:	ldr	x8, [sp, #16]
  41dbe8:	ldrsw	x9, [sp, #12]
  41dbec:	mov	x10, #0x8                   	// #8
  41dbf0:	ldr	x8, [x8, x9, lsl #3]
  41dbf4:	ldr	x9, [sp, #24]
  41dbf8:	ldrsw	x11, [sp, #12]
  41dbfc:	mul	x10, x10, x11
  41dc00:	add	x9, x9, x10
  41dc04:	ldr	x10, [x9]
  41dc08:	orr	x8, x10, x8
  41dc0c:	str	x8, [x9]
  41dc10:	ldr	w8, [sp, #12]
  41dc14:	add	w8, w8, #0x1
  41dc18:	str	w8, [sp, #12]
  41dc1c:	b	41dbd8 <error@@Base+0x1be1c>
  41dc20:	add	sp, sp, #0x20
  41dc24:	ret
  41dc28:	sub	sp, sp, #0x20
  41dc2c:	stp	x29, x30, [sp, #16]
  41dc30:	add	x29, sp, #0x10
  41dc34:	mov	x2, #0x20                  	// #32
  41dc38:	str	x0, [sp, #8]
  41dc3c:	ldr	x0, [sp, #8]
  41dc40:	mov	w1, #0xffffffff            	// #-1
  41dc44:	bl	401920 <memset@plt>
  41dc48:	ldp	x29, x30, [sp, #16]
  41dc4c:	add	sp, sp, #0x20
  41dc50:	ret
  41dc54:	sub	sp, sp, #0x10
  41dc58:	mov	x8, #0x40                  	// #64
  41dc5c:	mov	x9, #0x1                   	// #1
  41dc60:	str	x0, [sp, #8]
  41dc64:	str	x1, [sp]
  41dc68:	ldr	x10, [sp]
  41dc6c:	sdiv	x11, x10, x8
  41dc70:	mul	x11, x11, x8
  41dc74:	subs	x10, x10, x11
  41dc78:	lsl	x9, x9, x10
  41dc7c:	ldr	x10, [sp, #8]
  41dc80:	ldr	x11, [sp]
  41dc84:	sdiv	x8, x11, x8
  41dc88:	mov	x11, #0x8                   	// #8
  41dc8c:	mul	x8, x11, x8
  41dc90:	add	x8, x10, x8
  41dc94:	ldr	x10, [x8]
  41dc98:	bic	x9, x10, x9
  41dc9c:	str	x9, [x8]
  41dca0:	add	sp, sp, #0x10
  41dca4:	ret
  41dca8:	sub	sp, sp, #0x10
  41dcac:	str	x0, [sp, #8]
  41dcb0:	str	x1, [sp]
  41dcb4:	ldr	x8, [sp, #8]
  41dcb8:	ldr	x9, [sp]
  41dcbc:	ldr	q0, [x9]
  41dcc0:	str	q0, [x8]
  41dcc4:	ldr	q0, [x9, #16]
  41dcc8:	str	q0, [x8, #16]
  41dccc:	add	sp, sp, #0x10
  41dcd0:	ret
  41dcd4:	sub	sp, sp, #0x30
  41dcd8:	str	x0, [sp, #32]
  41dcdc:	str	x1, [sp, #24]
  41dce0:	str	w2, [sp, #20]
  41dce4:	ldr	x8, [sp, #32]
  41dce8:	ldr	x8, [x8]
  41dcec:	ldr	x9, [sp, #24]
  41dcf0:	mov	x10, #0x10                  	// #16
  41dcf4:	mul	x9, x10, x9
  41dcf8:	add	x8, x8, x9
  41dcfc:	mov	x9, #0x8                   	// #8
  41dd00:	ldr	w11, [x8, #8]
  41dd04:	and	w11, w11, #0xff
  41dd08:	str	w11, [sp, #16]
  41dd0c:	ldr	x8, [sp, #32]
  41dd10:	ldr	x8, [x8]
  41dd14:	ldr	x12, [sp, #24]
  41dd18:	mul	x10, x10, x12
  41dd1c:	add	x8, x8, x10
  41dd20:	ldr	w11, [x8, #8]
  41dd24:	lsr	w9, w11, w9
  41dd28:	and	w9, w9, #0x3ff
  41dd2c:	str	w9, [sp, #12]
  41dd30:	ldr	w9, [sp, #16]
  41dd34:	cmp	w9, #0x2
  41dd38:	b.eq	41dd4c <error@@Base+0x1bf90>  // b.none
  41dd3c:	mov	w8, wzr
  41dd40:	and	w8, w8, #0x1
  41dd44:	strb	w8, [sp, #47]
  41dd48:	b	41dde0 <error@@Base+0x1c024>
  41dd4c:	ldr	w8, [sp, #12]
  41dd50:	cbnz	w8, 41dd64 <error@@Base+0x1bfa8>
  41dd54:	mov	w8, #0x1                   	// #1
  41dd58:	and	w8, w8, #0x1
  41dd5c:	strb	w8, [sp, #47]
  41dd60:	b	41dde0 <error@@Base+0x1c024>
  41dd64:	ldr	w8, [sp, #12]
  41dd68:	and	w8, w8, #0x4
  41dd6c:	cbz	w8, 41dd7c <error@@Base+0x1bfc0>
  41dd70:	ldr	w8, [sp, #20]
  41dd74:	and	w8, w8, #0x1
  41dd78:	cbz	w8, 41ddc4 <error@@Base+0x1c008>
  41dd7c:	ldr	w8, [sp, #12]
  41dd80:	and	w8, w8, #0x8
  41dd84:	cbz	w8, 41dd94 <error@@Base+0x1bfd8>
  41dd88:	ldr	w8, [sp, #20]
  41dd8c:	and	w8, w8, #0x1
  41dd90:	cbnz	w8, 41ddc4 <error@@Base+0x1c008>
  41dd94:	ldr	w8, [sp, #12]
  41dd98:	and	w8, w8, #0x20
  41dd9c:	cbz	w8, 41ddac <error@@Base+0x1bff0>
  41dda0:	ldr	w8, [sp, #20]
  41dda4:	and	w8, w8, #0x2
  41dda8:	cbz	w8, 41ddc4 <error@@Base+0x1c008>
  41ddac:	ldr	w8, [sp, #12]
  41ddb0:	and	w8, w8, #0x80
  41ddb4:	cbz	w8, 41ddd4 <error@@Base+0x1c018>
  41ddb8:	ldr	w8, [sp, #20]
  41ddbc:	and	w8, w8, #0x8
  41ddc0:	cbnz	w8, 41ddd4 <error@@Base+0x1c018>
  41ddc4:	mov	w8, wzr
  41ddc8:	and	w8, w8, #0x1
  41ddcc:	strb	w8, [sp, #47]
  41ddd0:	b	41dde0 <error@@Base+0x1c024>
  41ddd4:	mov	w8, #0x1                   	// #1
  41ddd8:	and	w8, w8, #0x1
  41dddc:	strb	w8, [sp, #47]
  41dde0:	ldrb	w8, [sp, #47]
  41dde4:	and	w0, w8, #0x1
  41dde8:	add	sp, sp, #0x30
  41ddec:	ret
  41ddf0:	sub	sp, sp, #0x30
  41ddf4:	str	x0, [sp, #40]
  41ddf8:	str	x1, [sp, #32]
  41ddfc:	str	x2, [sp, #24]
  41de00:	str	x3, [sp, #16]
  41de04:	str	x4, [sp, #8]
  41de08:	ldr	x8, [sp, #32]
  41de0c:	ldr	x9, [sp, #40]
  41de10:	str	x8, [x9]
  41de14:	ldr	x8, [sp, #24]
  41de18:	ldr	x9, [sp, #40]
  41de1c:	str	x8, [x9, #8]
  41de20:	ldr	x8, [sp, #16]
  41de24:	ldr	x9, [sp, #40]
  41de28:	str	x8, [x9, #16]
  41de2c:	ldr	x8, [sp, #8]
  41de30:	ldr	x9, [sp, #40]
  41de34:	str	x8, [x9, #24]
  41de38:	ldr	x8, [sp, #40]
  41de3c:	str	xzr, [x8, #32]
  41de40:	str	xzr, [x8, #40]
  41de44:	str	xzr, [x8, #48]
  41de48:	add	sp, sp, #0x30
  41de4c:	ret
  41de50:	sub	sp, sp, #0x60
  41de54:	stp	x29, x30, [sp, #80]
  41de58:	add	x29, sp, #0x50
  41de5c:	add	x8, sp, #0x10
  41de60:	stur	x0, [x29, #-16]
  41de64:	stur	x1, [x29, #-24]
  41de68:	stur	wzr, [x29, #-32]
  41de6c:	ldur	x9, [x29, #-24]
  41de70:	ldr	x9, [x9, #24]
  41de74:	str	x9, [sp, #40]
  41de78:	ldur	x9, [x29, #-24]
  41de7c:	ldr	x1, [x9, #16]
  41de80:	mov	x0, x8
  41de84:	bl	41431c <error@@Base+0x12560>
  41de88:	stur	w0, [x29, #-28]
  41de8c:	ldur	w10, [x29, #-28]
  41de90:	cmp	w10, #0x0
  41de94:	cset	w10, ne  // ne = any
  41de98:	and	w10, w10, #0x1
  41de9c:	mov	w1, w10
  41dea0:	sxtw	x8, w1
  41dea4:	cbz	x8, 41deb4 <error@@Base+0x1c0f8>
  41dea8:	ldur	w8, [x29, #-28]
  41deac:	stur	w8, [x29, #-4]
  41deb0:	b	41e040 <error@@Base+0x1c284>
  41deb4:	ldur	x0, [x29, #-16]
  41deb8:	ldur	x1, [x29, #-24]
  41debc:	ldr	x2, [sp, #40]
  41dec0:	add	x3, sp, #0x10
  41dec4:	bl	41e1d8 <error@@Base+0x1c41c>
  41dec8:	stur	w0, [x29, #-28]
  41decc:	ldur	w8, [x29, #-28]
  41ded0:	cmp	w8, #0x0
  41ded4:	cset	w8, ne  // ne = any
  41ded8:	and	w8, w8, #0x1
  41dedc:	mov	w1, w8
  41dee0:	sxtw	x9, w1
  41dee4:	cbz	x9, 41deec <error@@Base+0x1c130>
  41dee8:	b	41e02c <error@@Base+0x1c270>
  41deec:	ldr	x8, [sp, #40]
  41def0:	cmp	x8, #0x0
  41def4:	cset	w9, le
  41def8:	tbnz	w9, #0, 41e028 <error@@Base+0x1c26c>
  41defc:	ldur	x8, [x29, #-24]
  41df00:	ldr	x8, [x8]
  41df04:	ldr	x9, [sp, #40]
  41df08:	mov	x10, #0x8                   	// #8
  41df0c:	mul	x9, x10, x9
  41df10:	add	x8, x8, x9
  41df14:	ldr	x8, [x8]
  41df18:	cbnz	x8, 41df2c <error@@Base+0x1c170>
  41df1c:	ldur	w8, [x29, #-32]
  41df20:	add	w8, w8, #0x1
  41df24:	str	w8, [sp, #12]
  41df28:	b	41df34 <error@@Base+0x1c178>
  41df2c:	mov	w8, wzr
  41df30:	str	w8, [sp, #12]
  41df34:	ldr	w8, [sp, #12]
  41df38:	stur	w8, [x29, #-32]
  41df3c:	ldur	w8, [x29, #-32]
  41df40:	ldur	x9, [x29, #-16]
  41df44:	ldr	w10, [x9, #224]
  41df48:	cmp	w8, w10
  41df4c:	b.le	41df84 <error@@Base+0x1c1c8>
  41df50:	ldur	x8, [x29, #-24]
  41df54:	ldr	x0, [x8]
  41df58:	ldr	x8, [sp, #40]
  41df5c:	mov	x9, #0x8                   	// #8
  41df60:	mul	x2, x9, x8
  41df64:	mov	w10, wzr
  41df68:	mov	w1, w10
  41df6c:	bl	401920 <memset@plt>
  41df70:	add	x8, sp, #0x10
  41df74:	ldr	x0, [x8, #16]
  41df78:	bl	401a90 <free@plt>
  41df7c:	stur	wzr, [x29, #-4]
  41df80:	b	41e040 <error@@Base+0x1c284>
  41df84:	mov	x8, #0x8                   	// #8
  41df88:	str	xzr, [sp, #24]
  41df8c:	ldr	x9, [sp, #40]
  41df90:	subs	x9, x9, #0x1
  41df94:	str	x9, [sp, #40]
  41df98:	ldur	x9, [x29, #-16]
  41df9c:	ldr	x9, [x9, #184]
  41dfa0:	ldr	x10, [sp, #40]
  41dfa4:	mul	x8, x8, x10
  41dfa8:	add	x8, x9, x8
  41dfac:	ldr	x8, [x8]
  41dfb0:	cbz	x8, 41dfec <error@@Base+0x1c230>
  41dfb4:	ldur	x0, [x29, #-16]
  41dfb8:	ldur	x1, [x29, #-24]
  41dfbc:	ldr	x2, [sp, #40]
  41dfc0:	add	x3, sp, #0x10
  41dfc4:	bl	41e410 <error@@Base+0x1c654>
  41dfc8:	stur	w0, [x29, #-28]
  41dfcc:	ldur	w8, [x29, #-28]
  41dfd0:	cmp	w8, #0x0
  41dfd4:	cset	w8, ne  // ne = any
  41dfd8:	and	w8, w8, #0x1
  41dfdc:	mov	w1, w8
  41dfe0:	sxtw	x9, w1
  41dfe4:	cbz	x9, 41dfec <error@@Base+0x1c230>
  41dfe8:	b	41e02c <error@@Base+0x1c270>
  41dfec:	ldur	x0, [x29, #-16]
  41dff0:	ldur	x1, [x29, #-24]
  41dff4:	ldr	x2, [sp, #40]
  41dff8:	add	x3, sp, #0x10
  41dffc:	bl	41e1d8 <error@@Base+0x1c41c>
  41e000:	stur	w0, [x29, #-28]
  41e004:	ldur	w8, [x29, #-28]
  41e008:	cmp	w8, #0x0
  41e00c:	cset	w8, ne  // ne = any
  41e010:	and	w8, w8, #0x1
  41e014:	mov	w1, w8
  41e018:	sxtw	x9, w1
  41e01c:	cbz	x9, 41e024 <error@@Base+0x1c268>
  41e020:	b	41e02c <error@@Base+0x1c270>
  41e024:	b	41deec <error@@Base+0x1c130>
  41e028:	stur	wzr, [x29, #-28]
  41e02c:	add	x8, sp, #0x10
  41e030:	ldr	x0, [x8, #16]
  41e034:	bl	401a90 <free@plt>
  41e038:	ldur	w9, [x29, #-28]
  41e03c:	stur	w9, [x29, #-4]
  41e040:	ldur	w0, [x29, #-4]
  41e044:	ldp	x29, x30, [sp, #80]
  41e048:	add	sp, sp, #0x60
  41e04c:	ret
  41e050:	sub	sp, sp, #0x70
  41e054:	stp	x29, x30, [sp, #96]
  41e058:	add	x29, sp, #0x60
  41e05c:	stur	x0, [x29, #-16]
  41e060:	stur	x1, [x29, #-24]
  41e064:	stur	x2, [x29, #-32]
  41e068:	stur	x3, [x29, #-40]
  41e06c:	str	xzr, [sp, #48]
  41e070:	ldr	x8, [sp, #48]
  41e074:	ldur	x9, [x29, #-40]
  41e078:	cmp	x8, x9
  41e07c:	b.ge	41e1c4 <error@@Base+0x1c408>  // b.tcont
  41e080:	ldur	x8, [x29, #-24]
  41e084:	ldr	x9, [sp, #48]
  41e088:	mov	x10, #0x8                   	// #8
  41e08c:	mul	x9, x10, x9
  41e090:	add	x8, x8, x9
  41e094:	ldr	x8, [x8]
  41e098:	cbnz	x8, 41e0cc <error@@Base+0x1c310>
  41e09c:	ldur	x8, [x29, #-32]
  41e0a0:	ldr	x9, [sp, #48]
  41e0a4:	mov	x10, #0x8                   	// #8
  41e0a8:	mul	x9, x10, x9
  41e0ac:	add	x8, x8, x9
  41e0b0:	ldr	x8, [x8]
  41e0b4:	ldur	x9, [x29, #-24]
  41e0b8:	ldr	x11, [sp, #48]
  41e0bc:	mul	x10, x10, x11
  41e0c0:	add	x9, x9, x10
  41e0c4:	str	x8, [x9]
  41e0c8:	b	41e1b4 <error@@Base+0x1c3f8>
  41e0cc:	ldur	x8, [x29, #-32]
  41e0d0:	ldr	x9, [sp, #48]
  41e0d4:	mov	x10, #0x8                   	// #8
  41e0d8:	mul	x9, x10, x9
  41e0dc:	add	x8, x8, x9
  41e0e0:	ldr	x8, [x8]
  41e0e4:	cbz	x8, 41e1b4 <error@@Base+0x1c3f8>
  41e0e8:	ldur	x8, [x29, #-24]
  41e0ec:	ldr	x9, [sp, #48]
  41e0f0:	mov	x10, #0x8                   	// #8
  41e0f4:	mul	x9, x10, x9
  41e0f8:	add	x8, x8, x9
  41e0fc:	ldr	x8, [x8]
  41e100:	add	x1, x8, #0x8
  41e104:	ldur	x8, [x29, #-32]
  41e108:	ldr	x9, [sp, #48]
  41e10c:	mul	x9, x10, x9
  41e110:	add	x8, x8, x9
  41e114:	ldr	x8, [x8]
  41e118:	add	x2, x8, #0x8
  41e11c:	add	x0, sp, #0x10
  41e120:	bl	419cb0 <error@@Base+0x17ef4>
  41e124:	str	w0, [sp, #44]
  41e128:	ldr	w11, [sp, #44]
  41e12c:	cmp	w11, #0x0
  41e130:	cset	w11, ne  // ne = any
  41e134:	and	w11, w11, #0x1
  41e138:	mov	w1, w11
  41e13c:	sxtw	x8, w1
  41e140:	cbz	x8, 41e150 <error@@Base+0x1c394>
  41e144:	ldr	w8, [sp, #44]
  41e148:	stur	w8, [x29, #-4]
  41e14c:	b	41e1c8 <error@@Base+0x1c40c>
  41e150:	ldur	x1, [x29, #-16]
  41e154:	add	x0, sp, #0x2c
  41e158:	add	x8, sp, #0x10
  41e15c:	mov	x2, x8
  41e160:	str	x8, [sp, #8]
  41e164:	bl	41ba00 <error@@Base+0x19c44>
  41e168:	ldur	x8, [x29, #-24]
  41e16c:	ldr	x9, [sp, #48]
  41e170:	mov	x10, #0x8                   	// #8
  41e174:	mul	x9, x10, x9
  41e178:	add	x8, x8, x9
  41e17c:	str	x0, [x8]
  41e180:	ldr	x8, [sp, #8]
  41e184:	ldr	x0, [x8, #16]
  41e188:	bl	401a90 <free@plt>
  41e18c:	ldr	w11, [sp, #44]
  41e190:	cmp	w11, #0x0
  41e194:	cset	w11, ne  // ne = any
  41e198:	and	w11, w11, #0x1
  41e19c:	mov	w0, w11
  41e1a0:	sxtw	x8, w0
  41e1a4:	cbz	x8, 41e1b4 <error@@Base+0x1c3f8>
  41e1a8:	ldr	w8, [sp, #44]
  41e1ac:	stur	w8, [x29, #-4]
  41e1b0:	b	41e1c8 <error@@Base+0x1c40c>
  41e1b4:	ldr	x8, [sp, #48]
  41e1b8:	add	x8, x8, #0x1
  41e1bc:	str	x8, [sp, #48]
  41e1c0:	b	41e070 <error@@Base+0x1c2b4>
  41e1c4:	stur	wzr, [x29, #-4]
  41e1c8:	ldur	w0, [x29, #-4]
  41e1cc:	ldp	x29, x30, [sp, #96]
  41e1d0:	add	sp, sp, #0x70
  41e1d4:	ret
  41e1d8:	sub	sp, sp, #0x60
  41e1dc:	stp	x29, x30, [sp, #80]
  41e1e0:	add	x29, sp, #0x50
  41e1e4:	stur	x0, [x29, #-16]
  41e1e8:	stur	x1, [x29, #-24]
  41e1ec:	stur	x2, [x29, #-32]
  41e1f0:	str	x3, [sp, #40]
  41e1f4:	ldur	x8, [x29, #-16]
  41e1f8:	ldr	x8, [x8, #152]
  41e1fc:	str	x8, [sp, #32]
  41e200:	str	wzr, [sp, #28]
  41e204:	ldur	x8, [x29, #-16]
  41e208:	ldr	x8, [x8, #184]
  41e20c:	ldur	x9, [x29, #-32]
  41e210:	mov	x10, #0x8                   	// #8
  41e214:	mul	x9, x10, x9
  41e218:	add	x8, x8, x9
  41e21c:	ldr	x8, [x8]
  41e220:	cbnz	x8, 41e230 <error@@Base+0x1c474>
  41e224:	mov	x8, xzr
  41e228:	str	x8, [sp, #8]
  41e22c:	b	41e254 <error@@Base+0x1c498>
  41e230:	ldur	x8, [x29, #-16]
  41e234:	ldr	x8, [x8, #184]
  41e238:	ldur	x9, [x29, #-32]
  41e23c:	mov	x10, #0x8                   	// #8
  41e240:	mul	x9, x10, x9
  41e244:	add	x8, x8, x9
  41e248:	ldr	x8, [x8]
  41e24c:	add	x8, x8, #0x8
  41e250:	str	x8, [sp, #8]
  41e254:	ldr	x8, [sp, #8]
  41e258:	str	x8, [sp, #16]
  41e25c:	ldr	x8, [sp, #40]
  41e260:	ldr	x8, [x8, #8]
  41e264:	cbnz	x8, 41e28c <error@@Base+0x1c4d0>
  41e268:	ldur	x8, [x29, #-24]
  41e26c:	ldr	x8, [x8]
  41e270:	ldur	x9, [x29, #-32]
  41e274:	mov	x10, #0x8                   	// #8
  41e278:	mul	x9, x10, x9
  41e27c:	add	x8, x8, x9
  41e280:	mov	x9, xzr
  41e284:	str	x9, [x8]
  41e288:	b	41e380 <error@@Base+0x1c5c4>
  41e28c:	ldr	x8, [sp, #16]
  41e290:	cbz	x8, 41e32c <error@@Base+0x1c570>
  41e294:	ldr	x0, [sp, #32]
  41e298:	ldr	x1, [sp, #40]
  41e29c:	ldr	x2, [sp, #16]
  41e2a0:	bl	41e630 <error@@Base+0x1c874>
  41e2a4:	str	w0, [sp, #28]
  41e2a8:	ldr	w8, [sp, #28]
  41e2ac:	cmp	w8, #0x0
  41e2b0:	cset	w8, ne  // ne = any
  41e2b4:	and	w8, w8, #0x1
  41e2b8:	mov	w1, w8
  41e2bc:	sxtw	x9, w1
  41e2c0:	cbz	x9, 41e2d0 <error@@Base+0x1c514>
  41e2c4:	ldr	w8, [sp, #28]
  41e2c8:	stur	w8, [x29, #-4]
  41e2cc:	b	41e400 <error@@Base+0x1c644>
  41e2d0:	ldur	x8, [x29, #-24]
  41e2d4:	ldr	x8, [x8, #40]
  41e2d8:	cbz	x8, 41e32c <error@@Base+0x1c570>
  41e2dc:	ldr	x0, [sp, #32]
  41e2e0:	ldr	x1, [sp, #40]
  41e2e4:	ldr	x2, [sp, #16]
  41e2e8:	ldur	x8, [x29, #-24]
  41e2ec:	add	x3, x8, #0x20
  41e2f0:	ldur	x8, [x29, #-16]
  41e2f4:	ldr	x4, [x8, #216]
  41e2f8:	ldur	x5, [x29, #-32]
  41e2fc:	bl	41e784 <error@@Base+0x1c9c8>
  41e300:	str	w0, [sp, #28]
  41e304:	ldr	w9, [sp, #28]
  41e308:	cmp	w9, #0x0
  41e30c:	cset	w9, ne  // ne = any
  41e310:	and	w9, w9, #0x1
  41e314:	mov	w1, w9
  41e318:	sxtw	x8, w1
  41e31c:	cbz	x8, 41e32c <error@@Base+0x1c570>
  41e320:	ldr	w8, [sp, #28]
  41e324:	stur	w8, [x29, #-4]
  41e328:	b	41e400 <error@@Base+0x1c644>
  41e32c:	ldr	x1, [sp, #32]
  41e330:	ldr	x2, [sp, #40]
  41e334:	add	x0, sp, #0x1c
  41e338:	bl	41ba00 <error@@Base+0x19c44>
  41e33c:	ldur	x8, [x29, #-24]
  41e340:	ldr	x8, [x8]
  41e344:	ldur	x9, [x29, #-32]
  41e348:	mov	x10, #0x8                   	// #8
  41e34c:	mul	x9, x10, x9
  41e350:	add	x8, x8, x9
  41e354:	str	x0, [x8]
  41e358:	ldr	w11, [sp, #28]
  41e35c:	cmp	w11, #0x0
  41e360:	cset	w11, ne  // ne = any
  41e364:	and	w11, w11, #0x1
  41e368:	mov	w0, w11
  41e36c:	sxtw	x8, w0
  41e370:	cbz	x8, 41e380 <error@@Base+0x1c5c4>
  41e374:	ldr	w8, [sp, #28]
  41e378:	stur	w8, [x29, #-4]
  41e37c:	b	41e400 <error@@Base+0x1c644>
  41e380:	ldr	x8, [sp, #16]
  41e384:	cbz	x8, 41e3fc <error@@Base+0x1c640>
  41e388:	ldur	x8, [x29, #-16]
  41e38c:	ldr	x8, [x8, #184]
  41e390:	ldur	x9, [x29, #-32]
  41e394:	mov	x10, #0x8                   	// #8
  41e398:	mul	x9, x10, x9
  41e39c:	add	x8, x8, x9
  41e3a0:	ldr	x8, [x8]
  41e3a4:	ldrb	w11, [x8, #104]
  41e3a8:	mov	w12, #0x6                   	// #6
  41e3ac:	lsr	w11, w11, w12
  41e3b0:	and	w11, w11, #0x1
  41e3b4:	and	w11, w11, #0xff
  41e3b8:	cbz	w11, 41e3fc <error@@Base+0x1c640>
  41e3bc:	ldur	x0, [x29, #-16]
  41e3c0:	ldur	x1, [x29, #-24]
  41e3c4:	ldur	x2, [x29, #-32]
  41e3c8:	ldr	x3, [sp, #16]
  41e3cc:	bl	41eb90 <error@@Base+0x1cdd4>
  41e3d0:	str	w0, [sp, #28]
  41e3d4:	ldr	w8, [sp, #28]
  41e3d8:	cmp	w8, #0x0
  41e3dc:	cset	w8, ne  // ne = any
  41e3e0:	and	w8, w8, #0x1
  41e3e4:	mov	w1, w8
  41e3e8:	sxtw	x9, w1
  41e3ec:	cbz	x9, 41e3fc <error@@Base+0x1c640>
  41e3f0:	ldr	w8, [sp, #28]
  41e3f4:	stur	w8, [x29, #-4]
  41e3f8:	b	41e400 <error@@Base+0x1c644>
  41e3fc:	stur	wzr, [x29, #-4]
  41e400:	ldur	w0, [x29, #-4]
  41e404:	ldp	x29, x30, [sp, #80]
  41e408:	add	sp, sp, #0x60
  41e40c:	ret
  41e410:	sub	sp, sp, #0x70
  41e414:	stp	x29, x30, [sp, #96]
  41e418:	add	x29, sp, #0x60
  41e41c:	stur	x0, [x29, #-16]
  41e420:	stur	x1, [x29, #-24]
  41e424:	stur	x2, [x29, #-32]
  41e428:	stur	x3, [x29, #-40]
  41e42c:	ldur	x8, [x29, #-16]
  41e430:	ldr	x8, [x8, #152]
  41e434:	str	x8, [sp, #48]
  41e438:	ldur	x8, [x29, #-16]
  41e43c:	ldr	x8, [x8, #184]
  41e440:	ldur	x9, [x29, #-32]
  41e444:	mov	x10, #0x8                   	// #8
  41e448:	mul	x9, x10, x9
  41e44c:	add	x8, x8, x9
  41e450:	ldr	x8, [x8]
  41e454:	add	x8, x8, #0x20
  41e458:	str	x8, [sp, #40]
  41e45c:	str	xzr, [sp, #32]
  41e460:	ldr	x8, [sp, #32]
  41e464:	ldr	x9, [sp, #40]
  41e468:	ldr	x9, [x9, #8]
  41e46c:	cmp	x8, x9
  41e470:	b.ge	41e61c <error@@Base+0x1c860>  // b.tcont
  41e474:	ldr	x8, [sp, #40]
  41e478:	mov	x9, #0x10                  	// #16
  41e47c:	ldr	x8, [x8, #16]
  41e480:	ldr	x10, [sp, #32]
  41e484:	ldr	x8, [x8, x10, lsl #3]
  41e488:	str	x8, [sp, #24]
  41e48c:	str	wzr, [sp, #20]
  41e490:	ldr	x8, [sp, #48]
  41e494:	ldr	x8, [x8]
  41e498:	ldr	x10, [sp, #24]
  41e49c:	mul	x9, x9, x10
  41e4a0:	add	x8, x8, x9
  41e4a4:	ldr	w11, [x8, #8]
  41e4a8:	lsr	w11, w11, #20
  41e4ac:	and	w11, w11, #0x1
  41e4b0:	cbz	w11, 41e4d4 <error@@Base+0x1c718>
  41e4b4:	ldur	x0, [x29, #-16]
  41e4b8:	ldur	x1, [x29, #-24]
  41e4bc:	ldr	x2, [sp, #24]
  41e4c0:	ldur	x3, [x29, #-32]
  41e4c4:	ldur	x8, [x29, #-24]
  41e4c8:	ldr	x4, [x8, #24]
  41e4cc:	bl	41fbc8 <error@@Base+0x1de0c>
  41e4d0:	str	w0, [sp, #20]
  41e4d4:	ldr	w8, [sp, #20]
  41e4d8:	cbnz	w8, 41e570 <error@@Base+0x1c7b4>
  41e4dc:	ldur	x0, [x29, #-16]
  41e4e0:	ldr	x8, [sp, #48]
  41e4e4:	ldr	x8, [x8]
  41e4e8:	ldr	x9, [sp, #24]
  41e4ec:	mov	x10, #0x10                  	// #16
  41e4f0:	mul	x9, x10, x9
  41e4f4:	add	x1, x8, x9
  41e4f8:	ldur	x2, [x29, #-32]
  41e4fc:	bl	41c320 <error@@Base+0x1a564>
  41e500:	tbnz	w0, #0, 41e508 <error@@Base+0x1c74c>
  41e504:	b	41e570 <error@@Base+0x1c7b4>
  41e508:	ldur	x8, [x29, #-24]
  41e50c:	ldr	x8, [x8]
  41e510:	ldur	x9, [x29, #-32]
  41e514:	add	x9, x9, #0x1
  41e518:	mov	x10, #0x8                   	// #8
  41e51c:	mul	x9, x10, x9
  41e520:	add	x8, x8, x9
  41e524:	ldr	x8, [x8]
  41e528:	cbz	x8, 41e570 <error@@Base+0x1c7b4>
  41e52c:	ldur	x8, [x29, #-24]
  41e530:	ldr	x8, [x8]
  41e534:	ldur	x9, [x29, #-32]
  41e538:	add	x9, x9, #0x1
  41e53c:	mov	x10, #0x8                   	// #8
  41e540:	mul	x9, x10, x9
  41e544:	add	x8, x8, x9
  41e548:	ldr	x8, [x8]
  41e54c:	add	x0, x8, #0x8
  41e550:	ldr	x8, [sp, #48]
  41e554:	ldr	x8, [x8, #24]
  41e558:	ldr	x9, [sp, #24]
  41e55c:	ldr	x1, [x8, x9, lsl #3]
  41e560:	bl	415818 <error@@Base+0x13a5c>
  41e564:	cbz	x0, 41e570 <error@@Base+0x1c7b4>
  41e568:	mov	w8, #0x1                   	// #1
  41e56c:	str	w8, [sp, #20]
  41e570:	ldr	w8, [sp, #20]
  41e574:	cbnz	w8, 41e57c <error@@Base+0x1c7c0>
  41e578:	b	41e60c <error@@Base+0x1c850>
  41e57c:	ldur	x8, [x29, #-24]
  41e580:	ldr	x8, [x8, #40]
  41e584:	cbz	x8, 41e5d0 <error@@Base+0x1c814>
  41e588:	ldur	x8, [x29, #-32]
  41e58c:	ldrsw	x9, [sp, #20]
  41e590:	add	x8, x8, x9
  41e594:	str	x8, [sp, #8]
  41e598:	ldur	x0, [x29, #-16]
  41e59c:	ldur	x8, [x29, #-24]
  41e5a0:	add	x1, x8, #0x20
  41e5a4:	ldr	x8, [sp, #48]
  41e5a8:	ldr	x8, [x8, #24]
  41e5ac:	ldr	x9, [sp, #24]
  41e5b0:	ldr	x2, [x8, x9, lsl #3]
  41e5b4:	ldr	x3, [sp, #8]
  41e5b8:	ldr	x4, [sp, #24]
  41e5bc:	ldur	x5, [x29, #-32]
  41e5c0:	bl	41f688 <error@@Base+0x1d8cc>
  41e5c4:	tbnz	w0, #0, 41e5cc <error@@Base+0x1c810>
  41e5c8:	b	41e5d0 <error@@Base+0x1c814>
  41e5cc:	b	41e60c <error@@Base+0x1c850>
  41e5d0:	ldur	x0, [x29, #-40]
  41e5d4:	ldr	x1, [sp, #24]
  41e5d8:	bl	4151ec <error@@Base+0x13430>
  41e5dc:	mov	w8, #0x1                   	// #1
  41e5e0:	and	w8, w0, w8
  41e5e4:	strb	w8, [sp, #19]
  41e5e8:	ldrb	w8, [sp, #19]
  41e5ec:	eor	w8, w8, #0x1
  41e5f0:	and	w8, w8, #0x1
  41e5f4:	mov	w1, w8
  41e5f8:	sxtw	x9, w1
  41e5fc:	cbz	x9, 41e60c <error@@Base+0x1c850>
  41e600:	mov	w8, #0xc                   	// #12
  41e604:	stur	w8, [x29, #-4]
  41e608:	b	41e620 <error@@Base+0x1c864>
  41e60c:	ldr	x8, [sp, #32]
  41e610:	add	x8, x8, #0x1
  41e614:	str	x8, [sp, #32]
  41e618:	b	41e460 <error@@Base+0x1c6a4>
  41e61c:	stur	wzr, [x29, #-4]
  41e620:	ldur	w0, [x29, #-4]
  41e624:	ldp	x29, x30, [sp, #96]
  41e628:	add	sp, sp, #0x70
  41e62c:	ret
  41e630:	sub	sp, sp, #0x50
  41e634:	stp	x29, x30, [sp, #64]
  41e638:	add	x29, sp, #0x40
  41e63c:	add	x8, sp, #0x1c
  41e640:	stur	x0, [x29, #-16]
  41e644:	stur	x1, [x29, #-24]
  41e648:	str	x2, [sp, #32]
  41e64c:	str	wzr, [sp, #28]
  41e650:	ldur	x1, [x29, #-16]
  41e654:	ldur	x2, [x29, #-24]
  41e658:	mov	x0, x8
  41e65c:	bl	41ba00 <error@@Base+0x19c44>
  41e660:	str	x0, [sp, #8]
  41e664:	ldr	w9, [sp, #28]
  41e668:	cmp	w9, #0x0
  41e66c:	cset	w9, ne  // ne = any
  41e670:	and	w9, w9, #0x1
  41e674:	mov	w0, w9
  41e678:	sxtw	x8, w0
  41e67c:	cbz	x8, 41e68c <error@@Base+0x1c8d0>
  41e680:	ldr	w8, [sp, #28]
  41e684:	stur	w8, [x29, #-4]
  41e688:	b	41e774 <error@@Base+0x1c9b8>
  41e68c:	ldr	x8, [sp, #8]
  41e690:	ldr	x8, [x8, #56]
  41e694:	cbnz	x8, 41e75c <error@@Base+0x1c9a0>
  41e698:	ldr	x8, [sp, #8]
  41e69c:	add	x0, x8, #0x38
  41e6a0:	ldur	x8, [x29, #-24]
  41e6a4:	ldr	x1, [x8, #8]
  41e6a8:	bl	4147cc <error@@Base+0x12a10>
  41e6ac:	str	w0, [sp, #28]
  41e6b0:	ldr	w9, [sp, #28]
  41e6b4:	cmp	w9, #0x0
  41e6b8:	cset	w9, ne  // ne = any
  41e6bc:	and	w9, w9, #0x1
  41e6c0:	mov	w1, w9
  41e6c4:	sxtw	x8, w1
  41e6c8:	cbz	x8, 41e6d8 <error@@Base+0x1c91c>
  41e6cc:	mov	w8, #0xc                   	// #12
  41e6d0:	stur	w8, [x29, #-4]
  41e6d4:	b	41e774 <error@@Base+0x1c9b8>
  41e6d8:	str	xzr, [sp, #16]
  41e6dc:	ldr	x8, [sp, #16]
  41e6e0:	ldur	x9, [x29, #-24]
  41e6e4:	ldr	x9, [x9, #8]
  41e6e8:	cmp	x8, x9
  41e6ec:	b.ge	41e75c <error@@Base+0x1c9a0>  // b.tcont
  41e6f0:	ldr	x8, [sp, #8]
  41e6f4:	add	x0, x8, #0x38
  41e6f8:	ldur	x8, [x29, #-16]
  41e6fc:	ldr	x8, [x8, #56]
  41e700:	ldur	x9, [x29, #-24]
  41e704:	ldr	x9, [x9, #16]
  41e708:	ldr	x10, [sp, #16]
  41e70c:	ldr	x9, [x9, x10, lsl #3]
  41e710:	mov	x10, #0x18                  	// #24
  41e714:	mul	x9, x10, x9
  41e718:	add	x1, x8, x9
  41e71c:	bl	414dd4 <error@@Base+0x13018>
  41e720:	str	w0, [sp, #28]
  41e724:	ldr	w11, [sp, #28]
  41e728:	cmp	w11, #0x0
  41e72c:	cset	w11, ne  // ne = any
  41e730:	and	w11, w11, #0x1
  41e734:	mov	w1, w11
  41e738:	sxtw	x8, w1
  41e73c:	cbz	x8, 41e74c <error@@Base+0x1c990>
  41e740:	mov	w8, #0xc                   	// #12
  41e744:	stur	w8, [x29, #-4]
  41e748:	b	41e774 <error@@Base+0x1c9b8>
  41e74c:	ldr	x8, [sp, #16]
  41e750:	add	x8, x8, #0x1
  41e754:	str	x8, [sp, #16]
  41e758:	b	41e6dc <error@@Base+0x1c920>
  41e75c:	ldur	x0, [x29, #-24]
  41e760:	ldr	x1, [sp, #32]
  41e764:	ldr	x8, [sp, #8]
  41e768:	add	x2, x8, #0x38
  41e76c:	bl	41efd8 <error@@Base+0x1d21c>
  41e770:	stur	w0, [x29, #-4]
  41e774:	ldur	w0, [x29, #-4]
  41e778:	ldp	x29, x30, [sp, #64]
  41e77c:	add	sp, sp, #0x50
  41e780:	ret
  41e784:	sub	sp, sp, #0xb0
  41e788:	stp	x29, x30, [sp, #160]
  41e78c:	add	x29, sp, #0xa0
  41e790:	sub	x8, x29, #0x10
  41e794:	str	x0, [x8]
  41e798:	stur	x1, [x29, #-24]
  41e79c:	stur	x2, [x29, #-32]
  41e7a0:	stur	x3, [x29, #-40]
  41e7a4:	stur	x4, [x29, #-48]
  41e7a8:	stur	x5, [x29, #-56]
  41e7ac:	str	xzr, [sp, #80]
  41e7b0:	str	x8, [sp]
  41e7b4:	ldr	x8, [sp, #80]
  41e7b8:	ldur	x9, [x29, #-40]
  41e7bc:	ldr	x9, [x9, #8]
  41e7c0:	cmp	x8, x9
  41e7c4:	b.ge	41eb7c <error@@Base+0x1cdc0>  // b.tcont
  41e7c8:	ldur	x8, [x29, #-48]
  41e7cc:	ldur	x9, [x29, #-40]
  41e7d0:	ldr	x9, [x9, #16]
  41e7d4:	ldr	x10, [sp, #80]
  41e7d8:	ldr	x9, [x9, x10, lsl #3]
  41e7dc:	mov	x10, #0x28                  	// #40
  41e7e0:	mul	x9, x10, x9
  41e7e4:	add	x8, x8, x9
  41e7e8:	str	x8, [sp, #64]
  41e7ec:	ldur	x8, [x29, #-56]
  41e7f0:	ldr	x9, [sp, #64]
  41e7f4:	ldr	x9, [x9, #16]
  41e7f8:	cmp	x8, x9
  41e7fc:	b.le	41e814 <error@@Base+0x1ca58>
  41e800:	ldr	x8, [sp, #64]
  41e804:	ldr	x8, [x8, #8]
  41e808:	ldur	x9, [x29, #-56]
  41e80c:	cmp	x8, x9
  41e810:	b.ge	41e818 <error@@Base+0x1ca5c>  // b.tcont
  41e814:	b	41eb6c <error@@Base+0x1cdb0>
  41e818:	ldr	x8, [sp]
  41e81c:	ldr	x9, [x8]
  41e820:	ldr	x9, [x9]
  41e824:	ldr	x10, [sp, #64]
  41e828:	ldr	x10, [x10]
  41e82c:	mov	x11, #0x10                  	// #16
  41e830:	mul	x10, x11, x10
  41e834:	ldr	x9, [x9, x10]
  41e838:	str	x9, [sp, #72]
  41e83c:	ldr	x9, [sp, #64]
  41e840:	ldr	x9, [x9, #24]
  41e844:	ldur	x10, [x29, #-56]
  41e848:	cmp	x9, x10
  41e84c:	b.ne	41ea80 <error@@Base+0x1ccc4>  // b.any
  41e850:	mov	x8, #0xffffffffffffffff    	// #-1
  41e854:	str	x8, [sp, #56]
  41e858:	str	x8, [sp, #48]
  41e85c:	stur	xzr, [x29, #-72]
  41e860:	ldur	x8, [x29, #-72]
  41e864:	ldur	x9, [x29, #-24]
  41e868:	ldr	x9, [x9, #8]
  41e86c:	cmp	x8, x9
  41e870:	b.ge	41e93c <error@@Base+0x1cb80>  // b.tcont
  41e874:	ldur	x8, [x29, #-24]
  41e878:	mov	x9, #0x10                  	// #16
  41e87c:	ldr	x8, [x8, #16]
  41e880:	ldur	x10, [x29, #-72]
  41e884:	ldr	x8, [x8, x10, lsl #3]
  41e888:	str	x8, [sp, #40]
  41e88c:	ldr	x8, [sp]
  41e890:	ldr	x10, [x8]
  41e894:	ldr	x10, [x10]
  41e898:	ldr	x11, [sp, #40]
  41e89c:	mul	x9, x9, x11
  41e8a0:	add	x9, x10, x9
  41e8a4:	ldr	w12, [x9, #8]
  41e8a8:	and	w12, w12, #0xff
  41e8ac:	str	w12, [sp, #36]
  41e8b0:	ldr	w12, [sp, #36]
  41e8b4:	cmp	w12, #0x8
  41e8b8:	b.ne	41e8f0 <error@@Base+0x1cb34>  // b.any
  41e8bc:	ldr	x8, [sp, #72]
  41e8c0:	ldr	x9, [sp]
  41e8c4:	ldr	x10, [x9]
  41e8c8:	ldr	x10, [x10]
  41e8cc:	ldr	x11, [sp, #40]
  41e8d0:	mov	x12, #0x10                  	// #16
  41e8d4:	mul	x11, x12, x11
  41e8d8:	ldr	x10, [x10, x11]
  41e8dc:	cmp	x8, x10
  41e8e0:	b.ne	41e8f0 <error@@Base+0x1cb34>  // b.any
  41e8e4:	ldr	x8, [sp, #40]
  41e8e8:	str	x8, [sp, #56]
  41e8ec:	b	41e92c <error@@Base+0x1cb70>
  41e8f0:	ldr	w8, [sp, #36]
  41e8f4:	cmp	w8, #0x9
  41e8f8:	b.ne	41e92c <error@@Base+0x1cb70>  // b.any
  41e8fc:	ldr	x8, [sp, #72]
  41e900:	ldr	x9, [sp]
  41e904:	ldr	x10, [x9]
  41e908:	ldr	x10, [x10]
  41e90c:	ldr	x11, [sp, #40]
  41e910:	mov	x12, #0x10                  	// #16
  41e914:	mul	x11, x12, x11
  41e918:	ldr	x10, [x10, x11]
  41e91c:	cmp	x8, x10
  41e920:	b.ne	41e92c <error@@Base+0x1cb70>  // b.any
  41e924:	ldr	x8, [sp, #40]
  41e928:	str	x8, [sp, #48]
  41e92c:	ldur	x8, [x29, #-72]
  41e930:	add	x8, x8, #0x1
  41e934:	stur	x8, [x29, #-72]
  41e938:	b	41e860 <error@@Base+0x1caa4>
  41e93c:	ldr	x8, [sp, #56]
  41e940:	cmp	x8, #0x0
  41e944:	cset	w9, lt  // lt = tstop
  41e948:	tbnz	w9, #0, 41e990 <error@@Base+0x1cbd4>
  41e94c:	ldr	x8, [sp]
  41e950:	ldr	x0, [x8]
  41e954:	ldr	x1, [sp, #56]
  41e958:	ldur	x2, [x29, #-24]
  41e95c:	ldur	x3, [x29, #-32]
  41e960:	bl	41f418 <error@@Base+0x1d65c>
  41e964:	stur	w0, [x29, #-60]
  41e968:	ldur	w9, [x29, #-60]
  41e96c:	cmp	w9, #0x0
  41e970:	cset	w9, ne  // ne = any
  41e974:	and	w9, w9, #0x1
  41e978:	mov	w1, w9
  41e97c:	sxtw	x8, w1
  41e980:	cbz	x8, 41e990 <error@@Base+0x1cbd4>
  41e984:	ldur	w8, [x29, #-60]
  41e988:	stur	w8, [x29, #-4]
  41e98c:	b	41eb80 <error@@Base+0x1cdc4>
  41e990:	ldr	x8, [sp, #48]
  41e994:	cmp	x8, #0x0
  41e998:	cset	w9, lt  // lt = tstop
  41e99c:	tbnz	w9, #0, 41ea7c <error@@Base+0x1ccc0>
  41e9a0:	stur	xzr, [x29, #-72]
  41e9a4:	ldur	x8, [x29, #-72]
  41e9a8:	ldur	x9, [x29, #-24]
  41e9ac:	ldr	x9, [x9, #8]
  41e9b0:	cmp	x8, x9
  41e9b4:	b.ge	41ea7c <error@@Base+0x1ccc0>  // b.tcont
  41e9b8:	ldur	x8, [x29, #-24]
  41e9bc:	ldr	x8, [x8, #16]
  41e9c0:	ldur	x9, [x29, #-72]
  41e9c4:	ldr	x8, [x8, x9, lsl #3]
  41e9c8:	str	x8, [sp, #24]
  41e9cc:	ldr	x8, [sp]
  41e9d0:	ldr	x9, [x8]
  41e9d4:	ldr	x9, [x9, #56]
  41e9d8:	ldr	x10, [sp, #24]
  41e9dc:	mov	x11, #0x18                  	// #24
  41e9e0:	mul	x10, x11, x10
  41e9e4:	add	x0, x9, x10
  41e9e8:	ldr	x1, [sp, #48]
  41e9ec:	bl	415818 <error@@Base+0x13a5c>
  41e9f0:	cbnz	x0, 41ea6c <error@@Base+0x1ccb0>
  41e9f4:	ldr	x8, [sp]
  41e9f8:	ldr	x9, [x8]
  41e9fc:	ldr	x9, [x9, #48]
  41ea00:	ldr	x10, [sp, #24]
  41ea04:	mov	x11, #0x18                  	// #24
  41ea08:	mul	x10, x11, x10
  41ea0c:	add	x0, x9, x10
  41ea10:	ldr	x1, [sp, #48]
  41ea14:	bl	415818 <error@@Base+0x13a5c>
  41ea18:	cbnz	x0, 41ea6c <error@@Base+0x1ccb0>
  41ea1c:	ldr	x8, [sp]
  41ea20:	ldr	x0, [x8]
  41ea24:	ldr	x1, [sp, #24]
  41ea28:	ldur	x2, [x29, #-24]
  41ea2c:	ldur	x3, [x29, #-32]
  41ea30:	bl	41f418 <error@@Base+0x1d65c>
  41ea34:	stur	w0, [x29, #-60]
  41ea38:	ldur	w9, [x29, #-60]
  41ea3c:	cmp	w9, #0x0
  41ea40:	cset	w9, ne  // ne = any
  41ea44:	and	w9, w9, #0x1
  41ea48:	mov	w1, w9
  41ea4c:	sxtw	x8, w1
  41ea50:	cbz	x8, 41ea60 <error@@Base+0x1cca4>
  41ea54:	ldur	w8, [x29, #-60]
  41ea58:	stur	w8, [x29, #-4]
  41ea5c:	b	41eb80 <error@@Base+0x1cdc4>
  41ea60:	ldur	x8, [x29, #-72]
  41ea64:	subs	x8, x8, #0x1
  41ea68:	stur	x8, [x29, #-72]
  41ea6c:	ldur	x8, [x29, #-72]
  41ea70:	add	x8, x8, #0x1
  41ea74:	stur	x8, [x29, #-72]
  41ea78:	b	41e9a4 <error@@Base+0x1cbe8>
  41ea7c:	b	41eb6c <error@@Base+0x1cdb0>
  41ea80:	stur	xzr, [x29, #-72]
  41ea84:	ldur	x8, [x29, #-72]
  41ea88:	ldur	x9, [x29, #-24]
  41ea8c:	ldr	x9, [x9, #8]
  41ea90:	cmp	x8, x9
  41ea94:	b.ge	41eb6c <error@@Base+0x1cdb0>  // b.tcont
  41ea98:	ldur	x8, [x29, #-24]
  41ea9c:	mov	x9, #0x10                  	// #16
  41eaa0:	ldr	x8, [x8, #16]
  41eaa4:	ldur	x10, [x29, #-72]
  41eaa8:	ldr	x8, [x8, x10, lsl #3]
  41eaac:	str	x8, [sp, #16]
  41eab0:	ldr	x8, [sp]
  41eab4:	ldr	x10, [x8]
  41eab8:	ldr	x10, [x10]
  41eabc:	ldr	x11, [sp, #16]
  41eac0:	mul	x9, x9, x11
  41eac4:	add	x9, x10, x9
  41eac8:	ldr	w12, [x9, #8]
  41eacc:	and	w12, w12, #0xff
  41ead0:	str	w12, [sp, #12]
  41ead4:	ldr	w12, [sp, #12]
  41ead8:	cmp	w12, #0x9
  41eadc:	b.eq	41eaec <error@@Base+0x1cd30>  // b.none
  41eae0:	ldr	w8, [sp, #12]
  41eae4:	cmp	w8, #0x8
  41eae8:	b.ne	41eb5c <error@@Base+0x1cda0>  // b.any
  41eaec:	ldr	x8, [sp, #72]
  41eaf0:	ldr	x9, [sp]
  41eaf4:	ldr	x10, [x9]
  41eaf8:	ldr	x10, [x10]
  41eafc:	ldr	x11, [sp, #16]
  41eb00:	mov	x12, #0x10                  	// #16
  41eb04:	mul	x11, x12, x11
  41eb08:	ldr	x10, [x10, x11]
  41eb0c:	cmp	x8, x10
  41eb10:	b.eq	41eb18 <error@@Base+0x1cd5c>  // b.none
  41eb14:	b	41eb5c <error@@Base+0x1cda0>
  41eb18:	ldr	x8, [sp]
  41eb1c:	ldr	x0, [x8]
  41eb20:	ldr	x1, [sp, #16]
  41eb24:	ldur	x2, [x29, #-24]
  41eb28:	ldur	x3, [x29, #-32]
  41eb2c:	bl	41f418 <error@@Base+0x1d65c>
  41eb30:	stur	w0, [x29, #-60]
  41eb34:	ldur	w9, [x29, #-60]
  41eb38:	cmp	w9, #0x0
  41eb3c:	cset	w9, ne  // ne = any
  41eb40:	and	w9, w9, #0x1
  41eb44:	mov	w1, w9
  41eb48:	sxtw	x8, w1
  41eb4c:	cbz	x8, 41eb5c <error@@Base+0x1cda0>
  41eb50:	ldur	w8, [x29, #-60]
  41eb54:	stur	w8, [x29, #-4]
  41eb58:	b	41eb80 <error@@Base+0x1cdc4>
  41eb5c:	ldur	x8, [x29, #-72]
  41eb60:	add	x8, x8, #0x1
  41eb64:	stur	x8, [x29, #-72]
  41eb68:	b	41ea84 <error@@Base+0x1ccc8>
  41eb6c:	ldr	x8, [sp, #80]
  41eb70:	add	x8, x8, #0x1
  41eb74:	str	x8, [sp, #80]
  41eb78:	b	41e7b4 <error@@Base+0x1c9f8>
  41eb7c:	stur	wzr, [x29, #-4]
  41eb80:	ldur	w0, [x29, #-4]
  41eb84:	ldp	x29, x30, [sp, #160]
  41eb88:	add	sp, sp, #0xb0
  41eb8c:	ret
  41eb90:	sub	sp, sp, #0x100
  41eb94:	stp	x29, x30, [sp, #240]
  41eb98:	add	x29, sp, #0xf0
  41eb9c:	mov	x8, #0xffffffffffffffff    	// #-1
  41eba0:	stur	x0, [x29, #-16]
  41eba4:	stur	x1, [x29, #-24]
  41eba8:	stur	x2, [x29, #-32]
  41ebac:	stur	x3, [x29, #-40]
  41ebb0:	ldur	x9, [x29, #-16]
  41ebb4:	ldr	x9, [x9, #152]
  41ebb8:	stur	x9, [x29, #-48]
  41ebbc:	ldur	x0, [x29, #-16]
  41ebc0:	ldur	x1, [x29, #-32]
  41ebc4:	str	x8, [sp, #32]
  41ebc8:	bl	41a004 <error@@Base+0x18248>
  41ebcc:	str	x0, [sp, #104]
  41ebd0:	ldr	x8, [sp, #104]
  41ebd4:	ldr	x9, [sp, #32]
  41ebd8:	cmp	x8, x9
  41ebdc:	b.ne	41ebe8 <error@@Base+0x1ce2c>  // b.any
  41ebe0:	stur	wzr, [x29, #-4]
  41ebe4:	b	41efc8 <error@@Base+0x1d20c>
  41ebe8:	mov	x8, xzr
  41ebec:	str	x8, [sp, #112]
  41ebf0:	stur	xzr, [x29, #-64]
  41ebf4:	ldur	x8, [x29, #-64]
  41ebf8:	ldur	x9, [x29, #-40]
  41ebfc:	ldr	x9, [x9, #8]
  41ec00:	cmp	x8, x9
  41ec04:	b.ge	41efa8 <error@@Base+0x1d1ec>  // b.tcont
  41ec08:	ldur	x8, [x29, #-40]
  41ec0c:	mov	x9, #0x10                  	// #16
  41ec10:	ldr	x8, [x8, #16]
  41ec14:	ldur	x10, [x29, #-64]
  41ec18:	ldr	x8, [x8, x10, lsl #3]
  41ec1c:	stur	x8, [x29, #-72]
  41ec20:	ldur	x8, [x29, #-48]
  41ec24:	ldr	x8, [x8]
  41ec28:	ldur	x10, [x29, #-72]
  41ec2c:	mul	x9, x9, x10
  41ec30:	add	x8, x8, x9
  41ec34:	ldr	w11, [x8, #8]
  41ec38:	and	w11, w11, #0xff
  41ec3c:	str	w11, [sp, #92]
  41ec40:	ldur	x8, [x29, #-72]
  41ec44:	ldur	x9, [x29, #-24]
  41ec48:	ldr	x9, [x9, #16]
  41ec4c:	cmp	x8, x9
  41ec50:	b.ne	41ec6c <error@@Base+0x1ceb0>  // b.any
  41ec54:	ldur	x8, [x29, #-32]
  41ec58:	ldur	x9, [x29, #-24]
  41ec5c:	ldr	x9, [x9, #24]
  41ec60:	cmp	x8, x9
  41ec64:	b.ne	41ec6c <error@@Base+0x1ceb0>  // b.any
  41ec68:	b	41ef98 <error@@Base+0x1d1dc>
  41ec6c:	ldr	w8, [sp, #92]
  41ec70:	cmp	w8, #0x4
  41ec74:	b.eq	41ec7c <error@@Base+0x1cec0>  // b.none
  41ec78:	b	41ef98 <error@@Base+0x1d1dc>
  41ec7c:	ldur	x8, [x29, #-16]
  41ec80:	ldr	x8, [x8, #216]
  41ec84:	ldr	x9, [sp, #104]
  41ec88:	mov	x10, #0x28                  	// #40
  41ec8c:	mul	x9, x10, x9
  41ec90:	add	x8, x8, x9
  41ec94:	str	x8, [sp, #80]
  41ec98:	ldr	x8, [sp, #104]
  41ec9c:	str	x8, [sp, #96]
  41eca0:	ldr	x8, [sp, #80]
  41eca4:	ldr	x8, [x8]
  41eca8:	ldur	x9, [x29, #-72]
  41ecac:	cmp	x8, x9
  41ecb0:	b.eq	41ecb8 <error@@Base+0x1cefc>  // b.none
  41ecb4:	b	41ef78 <error@@Base+0x1d1bc>
  41ecb8:	ldr	x8, [sp, #80]
  41ecbc:	ldr	x8, [x8, #24]
  41ecc0:	ldr	x9, [sp, #80]
  41ecc4:	ldr	x9, [x9, #16]
  41ecc8:	subs	x8, x8, x9
  41eccc:	str	x8, [sp, #72]
  41ecd0:	ldur	x8, [x29, #-32]
  41ecd4:	ldr	x9, [sp, #72]
  41ecd8:	add	x8, x8, x9
  41ecdc:	str	x8, [sp, #64]
  41ece0:	ldr	x8, [sp, #72]
  41ece4:	cbz	x8, 41ed00 <error@@Base+0x1cf44>
  41ece8:	ldur	x8, [x29, #-48]
  41ecec:	ldr	x8, [x8, #24]
  41ecf0:	ldur	x9, [x29, #-72]
  41ecf4:	ldr	x8, [x8, x9, lsl #3]
  41ecf8:	str	x8, [sp, #24]
  41ecfc:	b	41ed24 <error@@Base+0x1cf68>
  41ed00:	ldur	x8, [x29, #-48]
  41ed04:	ldr	x8, [x8, #40]
  41ed08:	ldur	x9, [x29, #-72]
  41ed0c:	mov	x10, #0x18                  	// #24
  41ed10:	mul	x9, x10, x9
  41ed14:	add	x8, x8, x9
  41ed18:	ldr	x8, [x8, #16]
  41ed1c:	ldr	x8, [x8]
  41ed20:	str	x8, [sp, #24]
  41ed24:	ldr	x8, [sp, #24]
  41ed28:	str	x8, [sp, #56]
  41ed2c:	ldr	x8, [sp, #64]
  41ed30:	ldur	x9, [x29, #-24]
  41ed34:	ldr	x9, [x9, #24]
  41ed38:	cmp	x8, x9
  41ed3c:	b.gt	41edd4 <error@@Base+0x1d018>
  41ed40:	ldur	x8, [x29, #-24]
  41ed44:	ldr	x8, [x8]
  41ed48:	ldr	x9, [sp, #64]
  41ed4c:	mov	x10, #0x8                   	// #8
  41ed50:	mul	x9, x10, x9
  41ed54:	add	x8, x8, x9
  41ed58:	ldr	x8, [x8]
  41ed5c:	cbz	x8, 41edd4 <error@@Base+0x1d018>
  41ed60:	ldur	x8, [x29, #-24]
  41ed64:	ldr	x8, [x8]
  41ed68:	ldr	x9, [sp, #64]
  41ed6c:	mov	x10, #0x8                   	// #8
  41ed70:	mul	x9, x10, x9
  41ed74:	add	x8, x8, x9
  41ed78:	ldr	x8, [x8]
  41ed7c:	cbz	x8, 41edd4 <error@@Base+0x1d018>
  41ed80:	ldur	x8, [x29, #-24]
  41ed84:	ldr	x8, [x8]
  41ed88:	ldr	x9, [sp, #64]
  41ed8c:	mov	x10, #0x8                   	// #8
  41ed90:	mul	x9, x10, x9
  41ed94:	add	x8, x8, x9
  41ed98:	ldr	x8, [x8]
  41ed9c:	add	x0, x8, #0x8
  41eda0:	ldr	x1, [sp, #56]
  41eda4:	bl	415818 <error@@Base+0x13a5c>
  41eda8:	cbz	x0, 41edd4 <error@@Base+0x1d018>
  41edac:	ldur	x0, [x29, #-16]
  41edb0:	ldur	x8, [x29, #-24]
  41edb4:	add	x1, x8, #0x20
  41edb8:	ldur	x2, [x29, #-72]
  41edbc:	ldur	x3, [x29, #-32]
  41edc0:	ldr	x4, [sp, #56]
  41edc4:	ldr	x5, [sp, #64]
  41edc8:	bl	41f688 <error@@Base+0x1d8cc>
  41edcc:	tbnz	w0, #0, 41edd4 <error@@Base+0x1d018>
  41edd0:	b	41edd8 <error@@Base+0x1d01c>
  41edd4:	b	41ef78 <error@@Base+0x1d1bc>
  41edd8:	ldr	x8, [sp, #112]
  41eddc:	cbnz	x8, 41ee30 <error@@Base+0x1d074>
  41ede0:	ldur	x1, [x29, #-24]
  41ede4:	add	x8, sp, #0x70
  41ede8:	mov	x0, x8
  41edec:	mov	x2, #0x38                  	// #56
  41edf0:	str	x8, [sp, #16]
  41edf4:	bl	401770 <memcpy@plt>
  41edf8:	ldr	x8, [sp, #16]
  41edfc:	add	x0, x8, #0x20
  41ee00:	ldur	x9, [x29, #-24]
  41ee04:	add	x1, x9, #0x20
  41ee08:	bl	41572c <error@@Base+0x13970>
  41ee0c:	stur	w0, [x29, #-52]
  41ee10:	ldur	w10, [x29, #-52]
  41ee14:	cmp	w10, #0x0
  41ee18:	cset	w10, ne  // ne = any
  41ee1c:	and	w10, w10, #0x1
  41ee20:	mov	w1, w10
  41ee24:	sxtw	x8, w1
  41ee28:	cbz	x8, 41ee30 <error@@Base+0x1d074>
  41ee2c:	b	41efac <error@@Base+0x1d1f0>
  41ee30:	ldur	x8, [x29, #-72]
  41ee34:	add	x9, sp, #0x70
  41ee38:	str	x8, [sp, #128]
  41ee3c:	ldur	x8, [x29, #-32]
  41ee40:	str	x8, [sp, #136]
  41ee44:	add	x0, x9, #0x20
  41ee48:	ldr	x1, [sp, #96]
  41ee4c:	bl	4151ec <error@@Base+0x13430>
  41ee50:	mov	w10, #0x1                   	// #1
  41ee54:	and	w10, w0, w10
  41ee58:	strb	w10, [sp, #55]
  41ee5c:	ldrb	w10, [sp, #55]
  41ee60:	eor	w10, w10, #0x1
  41ee64:	and	w10, w10, #0x1
  41ee68:	mov	w1, w10
  41ee6c:	sxtw	x8, w1
  41ee70:	cbz	x8, 41ee80 <error@@Base+0x1d0c4>
  41ee74:	mov	w8, #0xc                   	// #12
  41ee78:	stur	w8, [x29, #-52]
  41ee7c:	b	41efac <error@@Base+0x1d1f0>
  41ee80:	add	x1, sp, #0x70
  41ee84:	ldr	x8, [sp, #112]
  41ee88:	ldur	x9, [x29, #-32]
  41ee8c:	mov	x10, #0x8                   	// #8
  41ee90:	mul	x9, x10, x9
  41ee94:	add	x8, x8, x9
  41ee98:	ldr	x8, [x8]
  41ee9c:	str	x8, [sp, #40]
  41eea0:	ldur	x0, [x29, #-16]
  41eea4:	bl	41de50 <error@@Base+0x1c094>
  41eea8:	stur	w0, [x29, #-52]
  41eeac:	ldur	w11, [x29, #-52]
  41eeb0:	cmp	w11, #0x0
  41eeb4:	cset	w11, ne  // ne = any
  41eeb8:	and	w11, w11, #0x1
  41eebc:	mov	w1, w11
  41eec0:	sxtw	x8, w1
  41eec4:	cbz	x8, 41eecc <error@@Base+0x1d110>
  41eec8:	b	41efac <error@@Base+0x1d1f0>
  41eecc:	ldur	x8, [x29, #-24]
  41eed0:	ldr	x8, [x8, #8]
  41eed4:	cbz	x8, 41ef18 <error@@Base+0x1d15c>
  41eed8:	ldur	x0, [x29, #-48]
  41eedc:	ldur	x8, [x29, #-24]
  41eee0:	ldr	x1, [x8, #8]
  41eee4:	ldr	x2, [sp, #112]
  41eee8:	ldur	x8, [x29, #-32]
  41eeec:	add	x3, x8, #0x1
  41eef0:	bl	41e050 <error@@Base+0x1c294>
  41eef4:	stur	w0, [x29, #-52]
  41eef8:	ldur	w9, [x29, #-52]
  41eefc:	cmp	w9, #0x0
  41ef00:	cset	w9, ne  // ne = any
  41ef04:	and	w9, w9, #0x1
  41ef08:	mov	w1, w9
  41ef0c:	sxtw	x8, w1
  41ef10:	cbz	x8, 41ef18 <error@@Base+0x1d15c>
  41ef14:	b	41efac <error@@Base+0x1d1f0>
  41ef18:	ldr	x8, [sp, #40]
  41ef1c:	add	x9, sp, #0x70
  41ef20:	ldr	x10, [sp, #112]
  41ef24:	ldur	x11, [x29, #-32]
  41ef28:	mov	x12, #0x8                   	// #8
  41ef2c:	mul	x11, x12, x11
  41ef30:	add	x10, x10, x11
  41ef34:	str	x8, [x10]
  41ef38:	add	x0, x9, #0x20
  41ef3c:	add	x8, x9, #0x20
  41ef40:	ldr	x1, [sp, #96]
  41ef44:	str	x0, [sp, #8]
  41ef48:	mov	x0, x8
  41ef4c:	bl	415818 <error@@Base+0x13a5c>
  41ef50:	subs	x1, x0, #0x1
  41ef54:	ldr	x0, [sp, #8]
  41ef58:	bl	415efc <error@@Base+0x14140>
  41ef5c:	ldur	x8, [x29, #-16]
  41ef60:	ldr	x8, [x8, #216]
  41ef64:	ldr	x9, [sp, #96]
  41ef68:	mov	x10, #0x28                  	// #40
  41ef6c:	mul	x9, x10, x9
  41ef70:	add	x8, x8, x9
  41ef74:	str	x8, [sp, #80]
  41ef78:	ldr	x8, [sp, #96]
  41ef7c:	add	x8, x8, #0x1
  41ef80:	str	x8, [sp, #96]
  41ef84:	ldr	x8, [sp, #80]
  41ef88:	add	x9, x8, #0x28
  41ef8c:	str	x9, [sp, #80]
  41ef90:	ldrb	w10, [x8, #32]
  41ef94:	cbnz	w10, 41eca0 <error@@Base+0x1cee4>
  41ef98:	ldur	x8, [x29, #-64]
  41ef9c:	add	x8, x8, #0x1
  41efa0:	stur	x8, [x29, #-64]
  41efa4:	b	41ebf4 <error@@Base+0x1ce38>
  41efa8:	stur	wzr, [x29, #-52]
  41efac:	ldr	x8, [sp, #112]
  41efb0:	cbz	x8, 41efc0 <error@@Base+0x1d204>
  41efb4:	add	x8, sp, #0x70
  41efb8:	ldr	x0, [x8, #48]
  41efbc:	bl	401a90 <free@plt>
  41efc0:	ldur	w8, [x29, #-52]
  41efc4:	stur	w8, [x29, #-4]
  41efc8:	ldur	w0, [x29, #-4]
  41efcc:	ldp	x29, x30, [sp, #240]
  41efd0:	add	sp, sp, #0x100
  41efd4:	ret
  41efd8:	sub	sp, sp, #0x80
  41efdc:	stp	x29, x30, [sp, #112]
  41efe0:	add	x29, sp, #0x70
  41efe4:	stur	x0, [x29, #-16]
  41efe8:	stur	x1, [x29, #-24]
  41efec:	stur	x2, [x29, #-32]
  41eff0:	ldur	x8, [x29, #-24]
  41eff4:	ldr	x8, [x8, #8]
  41eff8:	cbz	x8, 41f008 <error@@Base+0x1d24c>
  41effc:	ldur	x8, [x29, #-32]
  41f000:	ldr	x8, [x8, #8]
  41f004:	cbnz	x8, 41f010 <error@@Base+0x1d254>
  41f008:	stur	wzr, [x29, #-4]
  41f00c:	b	41f408 <error@@Base+0x1d64c>
  41f010:	ldur	x8, [x29, #-24]
  41f014:	ldr	x8, [x8, #8]
  41f018:	ldur	x9, [x29, #-32]
  41f01c:	ldr	x9, [x9, #8]
  41f020:	add	x8, x8, x9
  41f024:	ldur	x9, [x29, #-16]
  41f028:	ldr	x9, [x9, #8]
  41f02c:	add	x8, x8, x9
  41f030:	ldur	x9, [x29, #-16]
  41f034:	ldr	x9, [x9]
  41f038:	cmp	x8, x9
  41f03c:	b.le	41f0c0 <error@@Base+0x1d304>
  41f040:	ldur	x8, [x29, #-24]
  41f044:	ldr	x8, [x8, #8]
  41f048:	ldur	x9, [x29, #-32]
  41f04c:	ldr	x9, [x9, #8]
  41f050:	add	x8, x8, x9
  41f054:	ldur	x9, [x29, #-16]
  41f058:	ldr	x9, [x9]
  41f05c:	add	x8, x8, x9
  41f060:	str	x8, [sp, #24]
  41f064:	ldur	x8, [x29, #-16]
  41f068:	ldr	x0, [x8, #16]
  41f06c:	ldr	x8, [sp, #24]
  41f070:	mov	x9, #0x8                   	// #8
  41f074:	mul	x1, x8, x9
  41f078:	bl	401940 <realloc@plt>
  41f07c:	str	x0, [sp, #16]
  41f080:	ldr	x8, [sp, #16]
  41f084:	cmp	x8, #0x0
  41f088:	cset	w10, eq  // eq = none
  41f08c:	and	w10, w10, #0x1
  41f090:	mov	w0, w10
  41f094:	sxtw	x8, w0
  41f098:	cbz	x8, 41f0a8 <error@@Base+0x1d2ec>
  41f09c:	mov	w8, #0xc                   	// #12
  41f0a0:	stur	w8, [x29, #-4]
  41f0a4:	b	41f408 <error@@Base+0x1d64c>
  41f0a8:	ldr	x8, [sp, #16]
  41f0ac:	ldur	x9, [x29, #-16]
  41f0b0:	str	x8, [x9, #16]
  41f0b4:	ldr	x8, [sp, #24]
  41f0b8:	ldur	x9, [x29, #-16]
  41f0bc:	str	x8, [x9]
  41f0c0:	ldur	x8, [x29, #-16]
  41f0c4:	ldr	x8, [x8, #8]
  41f0c8:	ldur	x9, [x29, #-24]
  41f0cc:	ldr	x9, [x9, #8]
  41f0d0:	add	x8, x8, x9
  41f0d4:	ldur	x9, [x29, #-32]
  41f0d8:	ldr	x9, [x9, #8]
  41f0dc:	add	x8, x8, x9
  41f0e0:	str	x8, [sp, #32]
  41f0e4:	ldur	x8, [x29, #-24]
  41f0e8:	ldr	x8, [x8, #8]
  41f0ec:	subs	x8, x8, #0x1
  41f0f0:	stur	x8, [x29, #-40]
  41f0f4:	ldur	x8, [x29, #-32]
  41f0f8:	ldr	x8, [x8, #8]
  41f0fc:	subs	x8, x8, #0x1
  41f100:	stur	x8, [x29, #-48]
  41f104:	ldur	x8, [x29, #-16]
  41f108:	ldr	x8, [x8, #8]
  41f10c:	subs	x8, x8, #0x1
  41f110:	str	x8, [sp, #48]
  41f114:	ldur	x8, [x29, #-24]
  41f118:	ldr	x8, [x8, #16]
  41f11c:	ldur	x9, [x29, #-40]
  41f120:	ldr	x8, [x8, x9, lsl #3]
  41f124:	ldur	x9, [x29, #-32]
  41f128:	ldr	x9, [x9, #16]
  41f12c:	ldur	x10, [x29, #-48]
  41f130:	ldr	x9, [x9, x10, lsl #3]
  41f134:	cmp	x8, x9
  41f138:	b.ne	41f234 <error@@Base+0x1d478>  // b.any
  41f13c:	ldr	x8, [sp, #48]
  41f140:	cmp	x8, #0x0
  41f144:	cset	w9, lt  // lt = tstop
  41f148:	mov	w10, #0x0                   	// #0
  41f14c:	str	w10, [sp, #12]
  41f150:	tbnz	w9, #0, 41f180 <error@@Base+0x1d3c4>
  41f154:	ldur	x8, [x29, #-16]
  41f158:	ldr	x8, [x8, #16]
  41f15c:	ldr	x9, [sp, #48]
  41f160:	ldr	x8, [x8, x9, lsl #3]
  41f164:	ldur	x9, [x29, #-24]
  41f168:	ldr	x9, [x9, #16]
  41f16c:	ldur	x10, [x29, #-40]
  41f170:	ldr	x9, [x9, x10, lsl #3]
  41f174:	cmp	x8, x9
  41f178:	cset	w11, gt
  41f17c:	str	w11, [sp, #12]
  41f180:	ldr	w8, [sp, #12]
  41f184:	tbnz	w8, #0, 41f18c <error@@Base+0x1d3d0>
  41f188:	b	41f19c <error@@Base+0x1d3e0>
  41f18c:	ldr	x8, [sp, #48]
  41f190:	subs	x8, x8, #0x1
  41f194:	str	x8, [sp, #48]
  41f198:	b	41f13c <error@@Base+0x1d380>
  41f19c:	ldr	x8, [sp, #48]
  41f1a0:	cmp	x8, #0x0
  41f1a4:	cset	w9, lt  // lt = tstop
  41f1a8:	tbnz	w9, #0, 41f1d4 <error@@Base+0x1d418>
  41f1ac:	ldur	x8, [x29, #-16]
  41f1b0:	ldr	x8, [x8, #16]
  41f1b4:	ldr	x9, [sp, #48]
  41f1b8:	ldr	x8, [x8, x9, lsl #3]
  41f1bc:	ldur	x9, [x29, #-24]
  41f1c0:	ldr	x9, [x9, #16]
  41f1c4:	ldur	x10, [x29, #-40]
  41f1c8:	ldr	x9, [x9, x10, lsl #3]
  41f1cc:	cmp	x8, x9
  41f1d0:	b.eq	41f1fc <error@@Base+0x1d440>  // b.none
  41f1d4:	ldur	x8, [x29, #-24]
  41f1d8:	ldr	x8, [x8, #16]
  41f1dc:	ldur	x9, [x29, #-40]
  41f1e0:	ldr	x8, [x8, x9, lsl #3]
  41f1e4:	ldur	x9, [x29, #-16]
  41f1e8:	ldr	x9, [x9, #16]
  41f1ec:	ldr	x10, [sp, #32]
  41f1f0:	subs	x10, x10, #0x1
  41f1f4:	str	x10, [sp, #32]
  41f1f8:	str	x8, [x9, x10, lsl #3]
  41f1fc:	ldur	x8, [x29, #-40]
  41f200:	subs	x8, x8, #0x1
  41f204:	stur	x8, [x29, #-40]
  41f208:	cmp	x8, #0x0
  41f20c:	cset	w9, lt  // lt = tstop
  41f210:	tbnz	w9, #0, 41f22c <error@@Base+0x1d470>
  41f214:	ldur	x8, [x29, #-48]
  41f218:	subs	x8, x8, #0x1
  41f21c:	stur	x8, [x29, #-48]
  41f220:	cmp	x8, #0x0
  41f224:	cset	w9, ge  // ge = tcont
  41f228:	tbnz	w9, #0, 41f230 <error@@Base+0x1d474>
  41f22c:	b	41f29c <error@@Base+0x1d4e0>
  41f230:	b	41f298 <error@@Base+0x1d4dc>
  41f234:	ldur	x8, [x29, #-24]
  41f238:	ldr	x8, [x8, #16]
  41f23c:	ldur	x9, [x29, #-40]
  41f240:	ldr	x8, [x8, x9, lsl #3]
  41f244:	ldur	x9, [x29, #-32]
  41f248:	ldr	x9, [x9, #16]
  41f24c:	ldur	x10, [x29, #-48]
  41f250:	ldr	x9, [x9, x10, lsl #3]
  41f254:	cmp	x8, x9
  41f258:	b.ge	41f27c <error@@Base+0x1d4c0>  // b.tcont
  41f25c:	ldur	x8, [x29, #-48]
  41f260:	subs	x8, x8, #0x1
  41f264:	stur	x8, [x29, #-48]
  41f268:	cmp	x8, #0x0
  41f26c:	cset	w9, ge  // ge = tcont
  41f270:	tbnz	w9, #0, 41f278 <error@@Base+0x1d4bc>
  41f274:	b	41f29c <error@@Base+0x1d4e0>
  41f278:	b	41f298 <error@@Base+0x1d4dc>
  41f27c:	ldur	x8, [x29, #-40]
  41f280:	subs	x8, x8, #0x1
  41f284:	stur	x8, [x29, #-40]
  41f288:	cmp	x8, #0x0
  41f28c:	cset	w9, ge  // ge = tcont
  41f290:	tbnz	w9, #0, 41f298 <error@@Base+0x1d4dc>
  41f294:	b	41f29c <error@@Base+0x1d4e0>
  41f298:	b	41f114 <error@@Base+0x1d358>
  41f29c:	ldur	x8, [x29, #-16]
  41f2a0:	ldr	x8, [x8, #8]
  41f2a4:	subs	x8, x8, #0x1
  41f2a8:	str	x8, [sp, #48]
  41f2ac:	ldur	x8, [x29, #-16]
  41f2b0:	ldr	x8, [x8, #8]
  41f2b4:	ldur	x9, [x29, #-24]
  41f2b8:	ldr	x9, [x9, #8]
  41f2bc:	add	x8, x8, x9
  41f2c0:	ldur	x9, [x29, #-32]
  41f2c4:	ldr	x9, [x9, #8]
  41f2c8:	add	x8, x8, x9
  41f2cc:	subs	x8, x8, #0x1
  41f2d0:	str	x8, [sp, #56]
  41f2d4:	ldr	x8, [sp, #56]
  41f2d8:	ldr	x9, [sp, #32]
  41f2dc:	subs	x8, x8, x9
  41f2e0:	add	x8, x8, #0x1
  41f2e4:	str	x8, [sp, #40]
  41f2e8:	ldr	x8, [sp, #40]
  41f2ec:	ldur	x9, [x29, #-16]
  41f2f0:	ldr	x10, [x9, #8]
  41f2f4:	add	x8, x10, x8
  41f2f8:	str	x8, [x9, #8]
  41f2fc:	ldr	x8, [sp, #40]
  41f300:	cmp	x8, #0x0
  41f304:	cset	w11, le
  41f308:	tbnz	w11, #0, 41f3d4 <error@@Base+0x1d618>
  41f30c:	ldr	x8, [sp, #48]
  41f310:	cmp	x8, #0x0
  41f314:	cset	w9, lt  // lt = tstop
  41f318:	tbnz	w9, #0, 41f3d4 <error@@Base+0x1d618>
  41f31c:	ldur	x8, [x29, #-16]
  41f320:	ldr	x8, [x8, #16]
  41f324:	ldr	x9, [sp, #56]
  41f328:	ldr	x8, [x8, x9, lsl #3]
  41f32c:	ldur	x9, [x29, #-16]
  41f330:	ldr	x9, [x9, #16]
  41f334:	ldr	x10, [sp, #48]
  41f338:	ldr	x9, [x9, x10, lsl #3]
  41f33c:	cmp	x8, x9
  41f340:	b.le	41f38c <error@@Base+0x1d5d0>
  41f344:	ldur	x8, [x29, #-16]
  41f348:	ldr	x8, [x8, #16]
  41f34c:	ldr	x9, [sp, #56]
  41f350:	subs	x10, x9, #0x1
  41f354:	str	x10, [sp, #56]
  41f358:	ldr	x8, [x8, x9, lsl #3]
  41f35c:	ldur	x9, [x29, #-16]
  41f360:	ldr	x9, [x9, #16]
  41f364:	ldr	x10, [sp, #48]
  41f368:	ldr	x11, [sp, #40]
  41f36c:	subs	x12, x11, #0x1
  41f370:	str	x12, [sp, #40]
  41f374:	add	x10, x10, x11
  41f378:	str	x8, [x9, x10, lsl #3]
  41f37c:	ldr	x8, [sp, #40]
  41f380:	cbnz	x8, 41f388 <error@@Base+0x1d5cc>
  41f384:	b	41f3d4 <error@@Base+0x1d618>
  41f388:	b	41f3d0 <error@@Base+0x1d614>
  41f38c:	ldur	x8, [x29, #-16]
  41f390:	ldr	x8, [x8, #16]
  41f394:	ldr	x9, [sp, #48]
  41f398:	ldr	x8, [x8, x9, lsl #3]
  41f39c:	ldur	x9, [x29, #-16]
  41f3a0:	ldr	x9, [x9, #16]
  41f3a4:	ldr	x10, [sp, #48]
  41f3a8:	ldr	x11, [sp, #40]
  41f3ac:	add	x10, x10, x11
  41f3b0:	str	x8, [x9, x10, lsl #3]
  41f3b4:	ldr	x8, [sp, #48]
  41f3b8:	subs	x8, x8, #0x1
  41f3bc:	str	x8, [sp, #48]
  41f3c0:	cmp	x8, #0x0
  41f3c4:	cset	w12, ge  // ge = tcont
  41f3c8:	tbnz	w12, #0, 41f3d0 <error@@Base+0x1d614>
  41f3cc:	b	41f3d4 <error@@Base+0x1d618>
  41f3d0:	b	41f31c <error@@Base+0x1d560>
  41f3d4:	ldur	x8, [x29, #-16]
  41f3d8:	ldr	x0, [x8, #16]
  41f3dc:	ldur	x8, [x29, #-16]
  41f3e0:	ldr	x8, [x8, #16]
  41f3e4:	ldr	x9, [sp, #32]
  41f3e8:	mov	x10, #0x8                   	// #8
  41f3ec:	mul	x9, x10, x9
  41f3f0:	add	x1, x8, x9
  41f3f4:	ldr	x8, [sp, #40]
  41f3f8:	mov	x9, #0x8                   	// #8
  41f3fc:	mul	x2, x8, x9
  41f400:	bl	401770 <memcpy@plt>
  41f404:	stur	wzr, [x29, #-4]
  41f408:	ldur	w0, [x29, #-4]
  41f40c:	ldp	x29, x30, [sp, #112]
  41f410:	add	sp, sp, #0x80
  41f414:	ret
  41f418:	sub	sp, sp, #0xa0
  41f41c:	stp	x29, x30, [sp, #144]
  41f420:	add	x29, sp, #0x90
  41f424:	stur	x0, [x29, #-16]
  41f428:	stur	x1, [x29, #-24]
  41f42c:	stur	x2, [x29, #-32]
  41f430:	stur	x3, [x29, #-40]
  41f434:	ldur	x8, [x29, #-16]
  41f438:	ldr	x8, [x8, #56]
  41f43c:	ldur	x9, [x29, #-24]
  41f440:	mov	x10, #0x18                  	// #24
  41f444:	mul	x9, x10, x9
  41f448:	add	x8, x8, x9
  41f44c:	stur	x8, [x29, #-64]
  41f450:	str	xzr, [sp, #56]
  41f454:	str	xzr, [sp, #64]
  41f458:	str	xzr, [sp, #72]
  41f45c:	stur	xzr, [x29, #-48]
  41f460:	ldur	x8, [x29, #-48]
  41f464:	ldur	x9, [x29, #-64]
  41f468:	ldr	x9, [x9, #8]
  41f46c:	cmp	x8, x9
  41f470:	b.ge	41f5fc <error@@Base+0x1d840>  // b.tcont
  41f474:	ldur	x8, [x29, #-64]
  41f478:	ldr	x8, [x8, #16]
  41f47c:	ldur	x9, [x29, #-48]
  41f480:	ldr	x8, [x8, x9, lsl #3]
  41f484:	str	x8, [sp, #48]
  41f488:	ldr	x8, [sp, #48]
  41f48c:	ldur	x9, [x29, #-24]
  41f490:	cmp	x8, x9
  41f494:	b.ne	41f49c <error@@Base+0x1d6e0>  // b.any
  41f498:	b	41f5ec <error@@Base+0x1d830>
  41f49c:	ldur	x8, [x29, #-16]
  41f4a0:	ldr	x8, [x8]
  41f4a4:	ldr	x9, [sp, #48]
  41f4a8:	mov	x10, #0x10                  	// #16
  41f4ac:	mul	x9, x10, x9
  41f4b0:	add	x8, x8, x9
  41f4b4:	ldr	w11, [x8, #8]
  41f4b8:	and	w11, w11, #0xff
  41f4bc:	and	w11, w11, #0x8
  41f4c0:	cbz	w11, 41f5ec <error@@Base+0x1d830>
  41f4c4:	ldur	x8, [x29, #-16]
  41f4c8:	ldr	x8, [x8, #40]
  41f4cc:	ldr	x9, [sp, #48]
  41f4d0:	mov	x10, #0x18                  	// #24
  41f4d4:	mul	x9, x10, x9
  41f4d8:	add	x8, x8, x9
  41f4dc:	ldr	x8, [x8, #16]
  41f4e0:	ldr	x8, [x8]
  41f4e4:	str	x8, [sp, #40]
  41f4e8:	ldur	x8, [x29, #-16]
  41f4ec:	ldr	x8, [x8, #40]
  41f4f0:	ldr	x9, [sp, #48]
  41f4f4:	mul	x9, x10, x9
  41f4f8:	add	x8, x8, x9
  41f4fc:	ldr	x8, [x8, #8]
  41f500:	cmp	x8, #0x1
  41f504:	b.le	41f530 <error@@Base+0x1d774>
  41f508:	ldur	x8, [x29, #-16]
  41f50c:	ldr	x8, [x8, #40]
  41f510:	ldr	x9, [sp, #48]
  41f514:	mov	x10, #0x18                  	// #24
  41f518:	mul	x9, x10, x9
  41f51c:	add	x8, x8, x9
  41f520:	ldr	x8, [x8, #16]
  41f524:	ldr	x8, [x8, #8]
  41f528:	str	x8, [sp, #8]
  41f52c:	b	41f538 <error@@Base+0x1d77c>
  41f530:	mov	x8, #0xffffffffffffffff    	// #-1
  41f534:	str	x8, [sp, #8]
  41f538:	ldr	x8, [sp, #8]
  41f53c:	str	x8, [sp, #32]
  41f540:	ldur	x0, [x29, #-64]
  41f544:	ldr	x1, [sp, #40]
  41f548:	bl	415818 <error@@Base+0x13a5c>
  41f54c:	cbnz	x0, 41f560 <error@@Base+0x1d7a4>
  41f550:	ldur	x0, [x29, #-32]
  41f554:	ldr	x1, [sp, #40]
  41f558:	bl	415818 <error@@Base+0x13a5c>
  41f55c:	cbnz	x0, 41f590 <error@@Base+0x1d7d4>
  41f560:	ldr	x8, [sp, #32]
  41f564:	cmp	x8, #0x0
  41f568:	cset	w9, le
  41f56c:	tbnz	w9, #0, 41f5ec <error@@Base+0x1d830>
  41f570:	ldur	x0, [x29, #-64]
  41f574:	ldr	x1, [sp, #32]
  41f578:	bl	415818 <error@@Base+0x13a5c>
  41f57c:	cbnz	x0, 41f5ec <error@@Base+0x1d830>
  41f580:	ldur	x0, [x29, #-32]
  41f584:	ldr	x1, [sp, #32]
  41f588:	bl	415818 <error@@Base+0x13a5c>
  41f58c:	cbz	x0, 41f5ec <error@@Base+0x1d830>
  41f590:	ldur	x1, [x29, #-40]
  41f594:	ldur	x8, [x29, #-16]
  41f598:	ldr	x8, [x8, #56]
  41f59c:	ldr	x9, [sp, #48]
  41f5a0:	mov	x10, #0x18                  	// #24
  41f5a4:	mul	x9, x10, x9
  41f5a8:	add	x2, x8, x9
  41f5ac:	add	x0, sp, #0x38
  41f5b0:	bl	41efd8 <error@@Base+0x1d21c>
  41f5b4:	stur	w0, [x29, #-52]
  41f5b8:	ldur	w11, [x29, #-52]
  41f5bc:	cmp	w11, #0x0
  41f5c0:	cset	w11, ne  // ne = any
  41f5c4:	and	w11, w11, #0x1
  41f5c8:	mov	w1, w11
  41f5cc:	sxtw	x8, w1
  41f5d0:	cbz	x8, 41f5ec <error@@Base+0x1d830>
  41f5d4:	add	x8, sp, #0x38
  41f5d8:	ldr	x0, [x8, #16]
  41f5dc:	bl	401a90 <free@plt>
  41f5e0:	ldur	w9, [x29, #-52]
  41f5e4:	stur	w9, [x29, #-4]
  41f5e8:	b	41f678 <error@@Base+0x1d8bc>
  41f5ec:	ldur	x8, [x29, #-48]
  41f5f0:	add	x8, x8, #0x1
  41f5f4:	stur	x8, [x29, #-48]
  41f5f8:	b	41f460 <error@@Base+0x1d6a4>
  41f5fc:	stur	xzr, [x29, #-48]
  41f600:	ldur	x8, [x29, #-48]
  41f604:	ldur	x9, [x29, #-64]
  41f608:	ldr	x9, [x9, #8]
  41f60c:	cmp	x8, x9
  41f610:	b.ge	41f668 <error@@Base+0x1d8ac>  // b.tcont
  41f614:	ldur	x8, [x29, #-64]
  41f618:	ldr	x8, [x8, #16]
  41f61c:	ldur	x9, [x29, #-48]
  41f620:	ldr	x8, [x8, x9, lsl #3]
  41f624:	str	x8, [sp, #24]
  41f628:	ldr	x1, [sp, #24]
  41f62c:	add	x0, sp, #0x38
  41f630:	bl	415818 <error@@Base+0x13a5c>
  41f634:	cbnz	x0, 41f658 <error@@Base+0x1d89c>
  41f638:	ldur	x0, [x29, #-32]
  41f63c:	ldr	x1, [sp, #24]
  41f640:	bl	415818 <error@@Base+0x13a5c>
  41f644:	subs	x8, x0, #0x1
  41f648:	str	x8, [sp, #16]
  41f64c:	ldur	x0, [x29, #-32]
  41f650:	ldr	x1, [sp, #16]
  41f654:	bl	415efc <error@@Base+0x14140>
  41f658:	ldur	x8, [x29, #-48]
  41f65c:	add	x8, x8, #0x1
  41f660:	stur	x8, [x29, #-48]
  41f664:	b	41f600 <error@@Base+0x1d844>
  41f668:	add	x8, sp, #0x38
  41f66c:	ldr	x0, [x8, #16]
  41f670:	bl	401a90 <free@plt>
  41f674:	stur	wzr, [x29, #-4]
  41f678:	ldur	w0, [x29, #-4]
  41f67c:	ldp	x29, x30, [sp, #144]
  41f680:	add	sp, sp, #0xa0
  41f684:	ret
  41f688:	sub	sp, sp, #0x90
  41f68c:	stp	x29, x30, [sp, #128]
  41f690:	add	x29, sp, #0x80
  41f694:	stur	x0, [x29, #-16]
  41f698:	stur	x1, [x29, #-24]
  41f69c:	stur	x2, [x29, #-32]
  41f6a0:	stur	x3, [x29, #-40]
  41f6a4:	stur	x4, [x29, #-48]
  41f6a8:	stur	x5, [x29, #-56]
  41f6ac:	ldur	x8, [x29, #-16]
  41f6b0:	ldr	x8, [x8, #152]
  41f6b4:	str	x8, [sp, #64]
  41f6b8:	ldur	x0, [x29, #-16]
  41f6bc:	ldur	x1, [x29, #-40]
  41f6c0:	bl	41a004 <error@@Base+0x18248>
  41f6c4:	str	x0, [sp, #32]
  41f6c8:	ldur	x0, [x29, #-16]
  41f6cc:	ldur	x1, [x29, #-56]
  41f6d0:	bl	41a004 <error@@Base+0x18248>
  41f6d4:	str	x0, [sp, #24]
  41f6d8:	str	xzr, [sp, #56]
  41f6dc:	ldr	x8, [sp, #56]
  41f6e0:	ldur	x9, [x29, #-24]
  41f6e4:	ldr	x9, [x9, #8]
  41f6e8:	cmp	x8, x9
  41f6ec:	b.ge	41f7d4 <error@@Base+0x1da18>  // b.tcont
  41f6f0:	ldur	x8, [x29, #-16]
  41f6f4:	ldr	x8, [x8, #216]
  41f6f8:	ldur	x9, [x29, #-24]
  41f6fc:	mov	x10, #0x10                  	// #16
  41f700:	ldr	x9, [x9, #16]
  41f704:	ldr	x11, [sp, #56]
  41f708:	ldr	x9, [x9, x11, lsl #3]
  41f70c:	mov	x11, #0x28                  	// #40
  41f710:	mul	x9, x11, x9
  41f714:	add	x8, x8, x9
  41f718:	str	x8, [sp, #8]
  41f71c:	ldr	x8, [sp, #64]
  41f720:	ldr	x8, [x8]
  41f724:	ldr	x9, [sp, #8]
  41f728:	ldr	x9, [x9]
  41f72c:	mul	x9, x10, x9
  41f730:	ldr	x8, [x8, x9]
  41f734:	str	x8, [sp, #16]
  41f738:	ldur	x0, [x29, #-16]
  41f73c:	ldur	x8, [x29, #-24]
  41f740:	ldr	x8, [x8, #16]
  41f744:	ldr	x9, [sp, #56]
  41f748:	ldr	x1, [x8, x9, lsl #3]
  41f74c:	ldr	x2, [sp, #16]
  41f750:	ldur	x3, [x29, #-32]
  41f754:	ldur	x4, [x29, #-40]
  41f758:	ldr	x5, [sp, #32]
  41f75c:	bl	41f7f4 <error@@Base+0x1da38>
  41f760:	mov	w1, w0
  41f764:	sxtw	x8, w1
  41f768:	str	x8, [sp, #40]
  41f76c:	ldur	x0, [x29, #-16]
  41f770:	ldur	x8, [x29, #-24]
  41f774:	ldr	x8, [x8, #16]
  41f778:	ldr	x9, [sp, #56]
  41f77c:	ldr	x1, [x8, x9, lsl #3]
  41f780:	ldr	x2, [sp, #16]
  41f784:	ldur	x3, [x29, #-48]
  41f788:	ldur	x4, [x29, #-56]
  41f78c:	ldr	x5, [sp, #24]
  41f790:	bl	41f7f4 <error@@Base+0x1da38>
  41f794:	mov	w1, w0
  41f798:	sxtw	x8, w1
  41f79c:	str	x8, [sp, #48]
  41f7a0:	ldr	x8, [sp, #48]
  41f7a4:	ldr	x9, [sp, #40]
  41f7a8:	cmp	x8, x9
  41f7ac:	b.ne	41f7b4 <error@@Base+0x1d9f8>  // b.any
  41f7b0:	b	41f7c4 <error@@Base+0x1da08>
  41f7b4:	mov	w8, #0x1                   	// #1
  41f7b8:	and	w8, w8, #0x1
  41f7bc:	sturb	w8, [x29, #-1]
  41f7c0:	b	41f7e0 <error@@Base+0x1da24>
  41f7c4:	ldr	x8, [sp, #56]
  41f7c8:	add	x8, x8, #0x1
  41f7cc:	str	x8, [sp, #56]
  41f7d0:	b	41f6dc <error@@Base+0x1d920>
  41f7d4:	mov	w8, wzr
  41f7d8:	and	w8, w8, #0x1
  41f7dc:	sturb	w8, [x29, #-1]
  41f7e0:	ldurb	w8, [x29, #-1]
  41f7e4:	and	w0, w8, #0x1
  41f7e8:	ldp	x29, x30, [sp, #128]
  41f7ec:	add	sp, sp, #0x90
  41f7f0:	ret
  41f7f4:	sub	sp, sp, #0x60
  41f7f8:	stp	x29, x30, [sp, #80]
  41f7fc:	add	x29, sp, #0x50
  41f800:	stur	x0, [x29, #-16]
  41f804:	stur	x1, [x29, #-24]
  41f808:	stur	x2, [x29, #-32]
  41f80c:	str	x3, [sp, #40]
  41f810:	str	x4, [sp, #32]
  41f814:	str	x5, [sp, #24]
  41f818:	ldur	x8, [x29, #-16]
  41f81c:	ldr	x8, [x8, #216]
  41f820:	ldur	x9, [x29, #-24]
  41f824:	mov	x10, #0x28                  	// #40
  41f828:	mul	x9, x10, x9
  41f82c:	add	x8, x8, x9
  41f830:	str	x8, [sp, #16]
  41f834:	ldr	x8, [sp, #32]
  41f838:	ldr	x9, [sp, #16]
  41f83c:	ldr	x9, [x9, #16]
  41f840:	cmp	x8, x9
  41f844:	b.ge	41f854 <error@@Base+0x1da98>  // b.tcont
  41f848:	mov	w8, #0xffffffff            	// #-1
  41f84c:	stur	w8, [x29, #-4]
  41f850:	b	41f8e0 <error@@Base+0x1db24>
  41f854:	ldr	x8, [sp, #16]
  41f858:	ldr	x8, [x8, #24]
  41f85c:	ldr	x9, [sp, #32]
  41f860:	cmp	x8, x9
  41f864:	b.ge	41f874 <error@@Base+0x1dab8>  // b.tcont
  41f868:	mov	w8, #0x1                   	// #1
  41f86c:	stur	w8, [x29, #-4]
  41f870:	b	41f8e0 <error@@Base+0x1db24>
  41f874:	ldr	x8, [sp, #32]
  41f878:	ldr	x9, [sp, #16]
  41f87c:	ldr	x9, [x9, #16]
  41f880:	cmp	x8, x9
  41f884:	cset	w10, eq  // eq = none
  41f888:	and	w10, w10, #0x1
  41f88c:	str	w10, [sp, #12]
  41f890:	ldr	x8, [sp, #32]
  41f894:	ldr	x9, [sp, #16]
  41f898:	ldr	x9, [x9, #24]
  41f89c:	cmp	x8, x9
  41f8a0:	cset	w10, eq  // eq = none
  41f8a4:	and	w10, w10, #0x1
  41f8a8:	ldr	w11, [sp, #12]
  41f8ac:	orr	w10, w11, w10, lsl #1
  41f8b0:	str	w10, [sp, #12]
  41f8b4:	ldr	w10, [sp, #12]
  41f8b8:	cbnz	w10, 41f8c4 <error@@Base+0x1db08>
  41f8bc:	stur	wzr, [x29, #-4]
  41f8c0:	b	41f8e0 <error@@Base+0x1db24>
  41f8c4:	ldur	x0, [x29, #-16]
  41f8c8:	ldr	w1, [sp, #12]
  41f8cc:	ldur	x2, [x29, #-32]
  41f8d0:	ldr	x3, [sp, #40]
  41f8d4:	ldr	x4, [sp, #24]
  41f8d8:	bl	41f8f0 <error@@Base+0x1db34>
  41f8dc:	stur	w0, [x29, #-4]
  41f8e0:	ldur	w0, [x29, #-4]
  41f8e4:	ldp	x29, x30, [sp, #80]
  41f8e8:	add	sp, sp, #0x60
  41f8ec:	ret
  41f8f0:	sub	sp, sp, #0x80
  41f8f4:	stp	x29, x30, [sp, #112]
  41f8f8:	add	x29, sp, #0x70
  41f8fc:	stur	x0, [x29, #-16]
  41f900:	stur	w1, [x29, #-20]
  41f904:	stur	x2, [x29, #-32]
  41f908:	stur	x3, [x29, #-40]
  41f90c:	stur	x4, [x29, #-48]
  41f910:	ldur	x8, [x29, #-16]
  41f914:	ldr	x8, [x8, #152]
  41f918:	str	x8, [sp, #56]
  41f91c:	ldr	x8, [sp, #56]
  41f920:	ldr	x8, [x8, #48]
  41f924:	ldur	x9, [x29, #-40]
  41f928:	mov	x10, #0x18                  	// #24
  41f92c:	mul	x9, x10, x9
  41f930:	add	x8, x8, x9
  41f934:	str	x8, [sp, #48]
  41f938:	str	xzr, [sp, #40]
  41f93c:	ldr	x8, [sp, #40]
  41f940:	ldr	x9, [sp, #48]
  41f944:	ldr	x9, [x9, #8]
  41f948:	cmp	x8, x9
  41f94c:	b.ge	41fba0 <error@@Base+0x1dde4>  // b.tcont
  41f950:	ldr	x8, [sp, #48]
  41f954:	mov	x9, #0x10                  	// #16
  41f958:	ldr	x8, [x8, #16]
  41f95c:	ldr	x10, [sp, #40]
  41f960:	ldr	x8, [x8, x10, lsl #3]
  41f964:	str	x8, [sp, #32]
  41f968:	ldr	x8, [sp, #56]
  41f96c:	ldr	x8, [x8]
  41f970:	ldr	x10, [sp, #32]
  41f974:	mul	x9, x9, x10
  41f978:	add	x8, x8, x9
  41f97c:	ldr	w11, [x8, #8]
  41f980:	and	w11, w11, #0xff
  41f984:	cmp	w11, #0x4
  41f988:	str	w11, [sp, #8]
  41f98c:	b.eq	41f9b4 <error@@Base+0x1dbf8>  // b.none
  41f990:	b	41f994 <error@@Base+0x1dbd8>
  41f994:	ldr	w8, [sp, #8]
  41f998:	cmp	w8, #0x8
  41f99c:	b.eq	41fb14 <error@@Base+0x1dd58>  // b.none
  41f9a0:	b	41f9a4 <error@@Base+0x1dbe8>
  41f9a4:	ldr	w8, [sp, #8]
  41f9a8:	cmp	w8, #0x9
  41f9ac:	b.eq	41fb54 <error@@Base+0x1dd98>  // b.none
  41f9b0:	b	41fb90 <error@@Base+0x1ddd4>
  41f9b4:	ldur	x8, [x29, #-48]
  41f9b8:	mov	x9, #0xffffffffffffffff    	// #-1
  41f9bc:	cmp	x8, x9
  41f9c0:	b.eq	41fb10 <error@@Base+0x1dd54>  // b.none
  41f9c4:	ldur	x8, [x29, #-16]
  41f9c8:	ldr	x8, [x8, #216]
  41f9cc:	ldur	x9, [x29, #-48]
  41f9d0:	mov	x10, #0x28                  	// #40
  41f9d4:	mul	x9, x10, x9
  41f9d8:	add	x8, x8, x9
  41f9dc:	str	x8, [sp, #24]
  41f9e0:	ldr	x8, [sp, #24]
  41f9e4:	ldr	x8, [x8]
  41f9e8:	ldr	x9, [sp, #32]
  41f9ec:	cmp	x8, x9
  41f9f0:	b.eq	41f9f8 <error@@Base+0x1dc3c>  // b.none
  41f9f4:	b	41fafc <error@@Base+0x1dd40>
  41f9f8:	ldur	x8, [x29, #-32]
  41f9fc:	cmp	x8, #0x40
  41fa00:	b.ge	41fa28 <error@@Base+0x1dc6c>  // b.tcont
  41fa04:	ldr	x8, [sp, #24]
  41fa08:	ldrh	w9, [x8, #34]
  41fa0c:	mov	w8, w9
  41fa10:	ldur	x10, [x29, #-32]
  41fa14:	mov	x11, #0x1                   	// #1
  41fa18:	lsl	x10, x11, x10
  41fa1c:	and	x8, x8, x10
  41fa20:	cbnz	x8, 41fa28 <error@@Base+0x1dc6c>
  41fa24:	b	41fafc <error@@Base+0x1dd40>
  41fa28:	ldr	x8, [sp, #56]
  41fa2c:	ldr	x8, [x8, #40]
  41fa30:	ldr	x9, [sp, #32]
  41fa34:	mov	x10, #0x18                  	// #24
  41fa38:	mul	x9, x10, x9
  41fa3c:	add	x8, x8, x9
  41fa40:	ldr	x8, [x8, #16]
  41fa44:	ldr	x8, [x8]
  41fa48:	str	x8, [sp, #16]
  41fa4c:	ldr	x8, [sp, #16]
  41fa50:	ldur	x9, [x29, #-40]
  41fa54:	cmp	x8, x9
  41fa58:	b.ne	41fa7c <error@@Base+0x1dcc0>  // b.any
  41fa5c:	ldur	w8, [x29, #-20]
  41fa60:	and	w8, w8, #0x1
  41fa64:	cbz	w8, 41fa74 <error@@Base+0x1dcb8>
  41fa68:	mov	w8, #0xffffffff            	// #-1
  41fa6c:	stur	w8, [x29, #-4]
  41fa70:	b	41fbb8 <error@@Base+0x1ddfc>
  41fa74:	stur	wzr, [x29, #-4]
  41fa78:	b	41fbb8 <error@@Base+0x1ddfc>
  41fa7c:	ldur	x0, [x29, #-16]
  41fa80:	ldur	w1, [x29, #-20]
  41fa84:	ldur	x2, [x29, #-32]
  41fa88:	ldr	x3, [sp, #16]
  41fa8c:	ldur	x4, [x29, #-48]
  41fa90:	bl	41f8f0 <error@@Base+0x1db34>
  41fa94:	str	w0, [sp, #12]
  41fa98:	ldr	w8, [sp, #12]
  41fa9c:	mov	w9, #0xffffffff            	// #-1
  41faa0:	cmp	w8, w9
  41faa4:	b.ne	41fab4 <error@@Base+0x1dcf8>  // b.any
  41faa8:	mov	w8, #0xffffffff            	// #-1
  41faac:	stur	w8, [x29, #-4]
  41fab0:	b	41fbb8 <error@@Base+0x1ddfc>
  41fab4:	ldr	w8, [sp, #12]
  41fab8:	cbnz	w8, 41fad0 <error@@Base+0x1dd14>
  41fabc:	ldur	w8, [x29, #-20]
  41fac0:	and	w8, w8, #0x2
  41fac4:	cbz	w8, 41fad0 <error@@Base+0x1dd14>
  41fac8:	stur	wzr, [x29, #-4]
  41facc:	b	41fbb8 <error@@Base+0x1ddfc>
  41fad0:	ldur	x8, [x29, #-32]
  41fad4:	cmp	x8, #0x40
  41fad8:	b.ge	41fafc <error@@Base+0x1dd40>  // b.tcont
  41fadc:	ldur	x8, [x29, #-32]
  41fae0:	mov	x9, #0x1                   	// #1
  41fae4:	lsl	x8, x9, x8
  41fae8:	ldr	x9, [sp, #24]
  41faec:	ldrh	w10, [x9, #34]
  41faf0:	mov	w11, w10
  41faf4:	bic	x8, x11, x8
  41faf8:	strh	w8, [x9, #34]
  41fafc:	ldr	x8, [sp, #24]
  41fb00:	add	x9, x8, #0x28
  41fb04:	str	x9, [sp, #24]
  41fb08:	ldrb	w10, [x8, #32]
  41fb0c:	cbnz	w10, 41f9e0 <error@@Base+0x1dc24>
  41fb10:	b	41fb90 <error@@Base+0x1ddd4>
  41fb14:	ldur	w8, [x29, #-20]
  41fb18:	and	w8, w8, #0x1
  41fb1c:	cbz	w8, 41fb50 <error@@Base+0x1dd94>
  41fb20:	ldur	x8, [x29, #-32]
  41fb24:	ldr	x9, [sp, #56]
  41fb28:	ldr	x9, [x9]
  41fb2c:	ldr	x10, [sp, #32]
  41fb30:	mov	x11, #0x10                  	// #16
  41fb34:	mul	x10, x11, x10
  41fb38:	ldr	x9, [x9, x10]
  41fb3c:	cmp	x8, x9
  41fb40:	b.ne	41fb50 <error@@Base+0x1dd94>  // b.any
  41fb44:	mov	w8, #0xffffffff            	// #-1
  41fb48:	stur	w8, [x29, #-4]
  41fb4c:	b	41fbb8 <error@@Base+0x1ddfc>
  41fb50:	b	41fb90 <error@@Base+0x1ddd4>
  41fb54:	ldur	w8, [x29, #-20]
  41fb58:	and	w8, w8, #0x2
  41fb5c:	cbz	w8, 41fb8c <error@@Base+0x1ddd0>
  41fb60:	ldur	x8, [x29, #-32]
  41fb64:	ldr	x9, [sp, #56]
  41fb68:	ldr	x9, [x9]
  41fb6c:	ldr	x10, [sp, #32]
  41fb70:	mov	x11, #0x10                  	// #16
  41fb74:	mul	x10, x11, x10
  41fb78:	ldr	x9, [x9, x10]
  41fb7c:	cmp	x8, x9
  41fb80:	b.ne	41fb8c <error@@Base+0x1ddd0>  // b.any
  41fb84:	stur	wzr, [x29, #-4]
  41fb88:	b	41fbb8 <error@@Base+0x1ddfc>
  41fb8c:	b	41fb90 <error@@Base+0x1ddd4>
  41fb90:	ldr	x8, [sp, #40]
  41fb94:	add	x8, x8, #0x1
  41fb98:	str	x8, [sp, #40]
  41fb9c:	b	41f93c <error@@Base+0x1db80>
  41fba0:	ldur	w8, [x29, #-20]
  41fba4:	mov	w9, wzr
  41fba8:	mov	w10, #0x1                   	// #1
  41fbac:	tst	w8, #0x2
  41fbb0:	csel	w8, w10, w9, ne  // ne = any
  41fbb4:	stur	w8, [x29, #-4]
  41fbb8:	ldur	w0, [x29, #-4]
  41fbbc:	ldp	x29, x30, [sp, #112]
  41fbc0:	add	sp, sp, #0x80
  41fbc4:	ret
  41fbc8:	sub	sp, sp, #0x50
  41fbcc:	stp	x29, x30, [sp, #64]
  41fbd0:	add	x29, sp, #0x40
  41fbd4:	stur	x0, [x29, #-8]
  41fbd8:	stur	x1, [x29, #-16]
  41fbdc:	stur	x2, [x29, #-24]
  41fbe0:	str	x3, [sp, #32]
  41fbe4:	str	x4, [sp, #24]
  41fbe8:	ldur	x8, [x29, #-8]
  41fbec:	ldr	x8, [x8, #152]
  41fbf0:	str	x8, [sp, #16]
  41fbf4:	ldr	x0, [sp, #16]
  41fbf8:	ldur	x1, [x29, #-24]
  41fbfc:	ldur	x2, [x29, #-8]
  41fc00:	ldr	x3, [sp, #32]
  41fc04:	bl	41bdb4 <error@@Base+0x19ff8>
  41fc08:	str	w0, [sp, #12]
  41fc0c:	ldr	w9, [sp, #12]
  41fc10:	cmp	w9, #0x0
  41fc14:	cset	w9, le
  41fc18:	tbnz	w9, #0, 41fca0 <error@@Base+0x1dee4>
  41fc1c:	ldr	x8, [sp, #32]
  41fc20:	ldrsw	x9, [sp, #12]
  41fc24:	add	x8, x8, x9
  41fc28:	ldr	x9, [sp, #24]
  41fc2c:	cmp	x8, x9
  41fc30:	b.gt	41fca0 <error@@Base+0x1dee4>
  41fc34:	ldur	x8, [x29, #-16]
  41fc38:	ldr	x8, [x8]
  41fc3c:	ldr	x9, [sp, #32]
  41fc40:	ldrsw	x10, [sp, #12]
  41fc44:	add	x9, x9, x10
  41fc48:	mov	x10, #0x8                   	// #8
  41fc4c:	mul	x9, x10, x9
  41fc50:	add	x8, x8, x9
  41fc54:	ldr	x8, [x8]
  41fc58:	cbz	x8, 41fc9c <error@@Base+0x1dee0>
  41fc5c:	ldur	x8, [x29, #-16]
  41fc60:	ldr	x8, [x8]
  41fc64:	ldr	x9, [sp, #32]
  41fc68:	ldrsw	x10, [sp, #12]
  41fc6c:	add	x9, x9, x10
  41fc70:	mov	x10, #0x8                   	// #8
  41fc74:	mul	x9, x10, x9
  41fc78:	add	x8, x8, x9
  41fc7c:	ldr	x8, [x8]
  41fc80:	add	x0, x8, #0x8
  41fc84:	ldr	x8, [sp, #16]
  41fc88:	ldr	x8, [x8, #24]
  41fc8c:	ldur	x9, [x29, #-24]
  41fc90:	ldr	x1, [x8, x9, lsl #3]
  41fc94:	bl	415818 <error@@Base+0x13a5c>
  41fc98:	cbnz	x0, 41fca0 <error@@Base+0x1dee4>
  41fc9c:	str	wzr, [sp, #12]
  41fca0:	ldr	w0, [sp, #12]
  41fca4:	ldp	x29, x30, [sp, #64]
  41fca8:	add	sp, sp, #0x50
  41fcac:	ret
  41fcb0:	sub	sp, sp, #0x30
  41fcb4:	stp	x29, x30, [sp, #32]
  41fcb8:	add	x29, sp, #0x20
  41fcbc:	stur	x0, [x29, #-8]
  41fcc0:	ldur	x8, [x29, #-8]
  41fcc4:	cbz	x8, 41fd40 <error@@Base+0x1df84>
  41fcc8:	str	xzr, [sp, #16]
  41fccc:	ldr	x8, [sp, #16]
  41fcd0:	ldur	x9, [x29, #-8]
  41fcd4:	ldr	x9, [x9]
  41fcd8:	cmp	x8, x9
  41fcdc:	b.ge	41fd34 <error@@Base+0x1df78>  // b.tcont
  41fce0:	ldur	x8, [x29, #-8]
  41fce4:	ldr	x8, [x8, #16]
  41fce8:	ldr	x9, [sp, #16]
  41fcec:	mov	x10, #0x30                  	// #48
  41fcf0:	mul	x9, x10, x9
  41fcf4:	add	x8, x8, x9
  41fcf8:	ldr	x0, [x8, #40]
  41fcfc:	str	x10, [sp, #8]
  41fd00:	bl	401a90 <free@plt>
  41fd04:	ldur	x8, [x29, #-8]
  41fd08:	ldr	x8, [x8, #16]
  41fd0c:	ldr	x9, [sp, #16]
  41fd10:	ldr	x10, [sp, #8]
  41fd14:	mul	x9, x10, x9
  41fd18:	add	x8, x8, x9
  41fd1c:	ldr	x0, [x8, #16]
  41fd20:	bl	401a90 <free@plt>
  41fd24:	ldr	x8, [sp, #16]
  41fd28:	add	x8, x8, #0x1
  41fd2c:	str	x8, [sp, #16]
  41fd30:	b	41fccc <error@@Base+0x1df10>
  41fd34:	ldur	x8, [x29, #-8]
  41fd38:	ldr	x0, [x8, #16]
  41fd3c:	bl	401a90 <free@plt>
  41fd40:	mov	w8, wzr
  41fd44:	mov	w0, w8
  41fd48:	ldp	x29, x30, [sp, #32]
  41fd4c:	add	sp, sp, #0x30
  41fd50:	ret
  41fd54:	sub	sp, sp, #0x60
  41fd58:	stp	x29, x30, [sp, #80]
  41fd5c:	add	x29, sp, #0x50
  41fd60:	stur	x0, [x29, #-8]
  41fd64:	stur	x1, [x29, #-16]
  41fd68:	stur	x2, [x29, #-24]
  41fd6c:	stur	x3, [x29, #-32]
  41fd70:	str	x4, [sp, #40]
  41fd74:	str	x5, [sp, #32]
  41fd78:	ldur	x8, [x29, #-8]
  41fd7c:	ldr	x8, [x8]
  41fd80:	ldur	x9, [x29, #-32]
  41fd84:	mov	x10, #0x10                  	// #16
  41fd88:	mul	x9, x10, x9
  41fd8c:	add	x8, x8, x9
  41fd90:	ldr	w11, [x8, #8]
  41fd94:	and	w11, w11, #0xff
  41fd98:	str	w11, [sp, #28]
  41fd9c:	ldr	w11, [sp, #28]
  41fda0:	cmp	w11, #0x8
  41fda4:	b.ne	41fe0c <error@@Base+0x1e050>  // b.any
  41fda8:	ldur	x8, [x29, #-8]
  41fdac:	ldr	x8, [x8]
  41fdb0:	ldur	x9, [x29, #-32]
  41fdb4:	mov	x10, #0x10                  	// #16
  41fdb8:	mul	x9, x10, x9
  41fdbc:	ldr	x8, [x8, x9]
  41fdc0:	add	x8, x8, #0x1
  41fdc4:	str	x8, [sp, #16]
  41fdc8:	ldr	x8, [sp, #16]
  41fdcc:	ldr	x9, [sp, #32]
  41fdd0:	cmp	x8, x9
  41fdd4:	b.ge	41fe08 <error@@Base+0x1e04c>  // b.tcont
  41fdd8:	ldr	x8, [sp, #40]
  41fddc:	ldur	x9, [x29, #-16]
  41fde0:	ldr	x10, [sp, #16]
  41fde4:	mov	x11, #0x10                  	// #16
  41fde8:	mul	x10, x11, x10
  41fdec:	str	x8, [x9, x10]
  41fdf0:	ldur	x8, [x29, #-16]
  41fdf4:	ldr	x9, [sp, #16]
  41fdf8:	mul	x9, x11, x9
  41fdfc:	add	x8, x8, x9
  41fe00:	mov	x9, #0xffffffffffffffff    	// #-1
  41fe04:	str	x9, [x8, #8]
  41fe08:	b	41ff20 <error@@Base+0x1e164>
  41fe0c:	ldr	w8, [sp, #28]
  41fe10:	cmp	w8, #0x9
  41fe14:	b.ne	41ff20 <error@@Base+0x1e164>  // b.any
  41fe18:	ldur	x8, [x29, #-8]
  41fe1c:	ldr	x8, [x8]
  41fe20:	ldur	x9, [x29, #-32]
  41fe24:	mov	x10, #0x10                  	// #16
  41fe28:	mul	x9, x10, x9
  41fe2c:	ldr	x8, [x8, x9]
  41fe30:	add	x8, x8, #0x1
  41fe34:	str	x8, [sp, #8]
  41fe38:	ldr	x8, [sp, #8]
  41fe3c:	ldr	x9, [sp, #32]
  41fe40:	cmp	x8, x9
  41fe44:	b.ge	41ff20 <error@@Base+0x1e164>  // b.tcont
  41fe48:	ldur	x8, [x29, #-16]
  41fe4c:	ldr	x9, [sp, #8]
  41fe50:	mov	x10, #0x10                  	// #16
  41fe54:	mul	x9, x10, x9
  41fe58:	ldr	x8, [x8, x9]
  41fe5c:	ldr	x9, [sp, #40]
  41fe60:	cmp	x8, x9
  41fe64:	b.ge	41fea0 <error@@Base+0x1e0e4>  // b.tcont
  41fe68:	ldr	x8, [sp, #40]
  41fe6c:	ldur	x9, [x29, #-16]
  41fe70:	ldr	x10, [sp, #8]
  41fe74:	mov	x11, #0x10                  	// #16
  41fe78:	mul	x10, x11, x10
  41fe7c:	add	x9, x9, x10
  41fe80:	str	x8, [x9, #8]
  41fe84:	ldur	x0, [x29, #-24]
  41fe88:	ldur	x1, [x29, #-16]
  41fe8c:	ldr	x8, [sp, #32]
  41fe90:	mov	x9, #0x10                  	// #16
  41fe94:	mul	x2, x9, x8
  41fe98:	bl	401770 <memcpy@plt>
  41fe9c:	b	41ff20 <error@@Base+0x1e164>
  41fea0:	ldur	x8, [x29, #-8]
  41fea4:	ldr	x8, [x8]
  41fea8:	ldur	x9, [x29, #-32]
  41feac:	mov	x10, #0x10                  	// #16
  41feb0:	mul	x9, x10, x9
  41feb4:	add	x8, x8, x9
  41feb8:	ldr	w11, [x8, #8]
  41febc:	lsr	w11, w11, #19
  41fec0:	and	w11, w11, #0x1
  41fec4:	cbz	w11, 41ff04 <error@@Base+0x1e148>
  41fec8:	ldur	x8, [x29, #-24]
  41fecc:	ldr	x9, [sp, #8]
  41fed0:	mov	x10, #0x10                  	// #16
  41fed4:	mul	x9, x10, x9
  41fed8:	ldr	x8, [x8, x9]
  41fedc:	mov	x9, #0xffffffffffffffff    	// #-1
  41fee0:	cmp	x8, x9
  41fee4:	b.eq	41ff04 <error@@Base+0x1e148>  // b.none
  41fee8:	ldur	x0, [x29, #-16]
  41feec:	ldur	x1, [x29, #-24]
  41fef0:	ldr	x8, [sp, #32]
  41fef4:	mov	x9, #0x10                  	// #16
  41fef8:	mul	x2, x9, x8
  41fefc:	bl	401770 <memcpy@plt>
  41ff00:	b	41ff20 <error@@Base+0x1e164>
  41ff04:	ldr	x8, [sp, #40]
  41ff08:	ldur	x9, [x29, #-16]
  41ff0c:	ldr	x10, [sp, #8]
  41ff10:	mov	x11, #0x10                  	// #16
  41ff14:	mul	x10, x11, x10
  41ff18:	add	x9, x9, x10
  41ff1c:	str	x8, [x9, #8]
  41ff20:	ldp	x29, x30, [sp, #80]
  41ff24:	add	sp, sp, #0x60
  41ff28:	ret
  41ff2c:	sub	sp, sp, #0x50
  41ff30:	stp	x29, x30, [sp, #64]
  41ff34:	add	x29, sp, #0x40
  41ff38:	stur	x0, [x29, #-8]
  41ff3c:	stur	x1, [x29, #-16]
  41ff40:	stur	x2, [x29, #-24]
  41ff44:	str	x3, [sp, #32]
  41ff48:	str	x4, [sp, #24]
  41ff4c:	ldur	x8, [x29, #-8]
  41ff50:	ldr	x9, [x8]
  41ff54:	subs	x9, x9, #0x1
  41ff58:	str	x9, [x8]
  41ff5c:	str	x9, [sp, #16]
  41ff60:	ldr	x8, [sp, #16]
  41ff64:	cmp	x8, #0x0
  41ff68:	cset	w10, lt  // lt = tstop
  41ff6c:	tbnz	w10, #0, 41ff74 <error@@Base+0x1e1b8>
  41ff70:	b	41ff94 <error@@Base+0x1e1d8>
  41ff74:	adrp	x0, 422000 <error@@Base+0x20244>
  41ff78:	add	x0, x0, #0xbf5
  41ff7c:	adrp	x1, 422000 <error@@Base+0x20244>
  41ff80:	add	x1, x1, #0xaa9
  41ff84:	mov	w2, #0x555                 	// #1365
  41ff88:	adrp	x3, 422000 <error@@Base+0x20244>
  41ff8c:	add	x3, x3, #0xbfe
  41ff90:	bl	401b70 <__assert_fail@plt>
  41ff94:	ldur	x8, [x29, #-8]
  41ff98:	ldr	x8, [x8, #16]
  41ff9c:	ldr	x9, [sp, #16]
  41ffa0:	mov	x10, #0x30                  	// #48
  41ffa4:	mul	x9, x10, x9
  41ffa8:	ldr	x8, [x8, x9]
  41ffac:	ldur	x9, [x29, #-16]
  41ffb0:	str	x8, [x9]
  41ffb4:	ldr	x0, [sp, #32]
  41ffb8:	ldur	x8, [x29, #-8]
  41ffbc:	ldr	x8, [x8, #16]
  41ffc0:	ldr	x9, [sp, #16]
  41ffc4:	mul	x9, x10, x9
  41ffc8:	add	x8, x8, x9
  41ffcc:	ldr	x1, [x8, #16]
  41ffd0:	ldur	x8, [x29, #-24]
  41ffd4:	mov	x9, #0x10                  	// #16
  41ffd8:	mul	x2, x9, x8
  41ffdc:	str	x10, [sp, #8]
  41ffe0:	bl	401770 <memcpy@plt>
  41ffe4:	ldr	x8, [sp, #24]
  41ffe8:	ldr	x0, [x8, #16]
  41ffec:	bl	401a90 <free@plt>
  41fff0:	ldur	x8, [x29, #-8]
  41fff4:	ldr	x8, [x8, #16]
  41fff8:	ldr	x9, [sp, #16]
  41fffc:	ldr	x10, [sp, #8]
  420000:	mul	x9, x10, x9
  420004:	add	x8, x8, x9
  420008:	ldr	x0, [x8, #16]
  42000c:	bl	401a90 <free@plt>
  420010:	ldr	x8, [sp, #24]
  420014:	ldur	x9, [x29, #-8]
  420018:	ldr	x9, [x9, #16]
  42001c:	ldr	x10, [sp, #16]
  420020:	ldr	x11, [sp, #8]
  420024:	mul	x10, x11, x10
  420028:	add	x9, x9, x10
  42002c:	ldur	q0, [x9, #24]
  420030:	str	q0, [x8]
  420034:	ldr	x9, [x9, #40]
  420038:	str	x9, [x8, #16]
  42003c:	ldur	x8, [x29, #-8]
  420040:	ldr	x8, [x8, #16]
  420044:	ldr	x9, [sp, #16]
  420048:	mul	x9, x11, x9
  42004c:	add	x8, x8, x9
  420050:	ldr	x0, [x8, #8]
  420054:	ldp	x29, x30, [sp, #64]
  420058:	add	sp, sp, #0x50
  42005c:	ret
  420060:	sub	sp, sp, #0xc0
  420064:	stp	x29, x30, [sp, #176]
  420068:	add	x29, sp, #0xb0
  42006c:	stur	x0, [x29, #-16]
  420070:	stur	x1, [x29, #-24]
  420074:	stur	x2, [x29, #-32]
  420078:	stur	x3, [x29, #-40]
  42007c:	stur	x4, [x29, #-48]
  420080:	stur	x5, [x29, #-56]
  420084:	stur	x6, [x29, #-64]
  420088:	ldur	x8, [x29, #-16]
  42008c:	ldr	x8, [x8, #152]
  420090:	stur	x8, [x29, #-72]
  420094:	ldur	x8, [x29, #-72]
  420098:	ldr	x8, [x8]
  42009c:	ldur	x9, [x29, #-48]
  4200a0:	mov	x10, #0x10                  	// #16
  4200a4:	mul	x9, x10, x9
  4200a8:	add	x8, x8, x9
  4200ac:	ldr	w11, [x8, #8]
  4200b0:	and	w11, w11, #0xff
  4200b4:	and	w11, w11, #0x8
  4200b8:	cbz	w11, 420214 <error@@Base+0x1e458>
  4200bc:	ldur	x8, [x29, #-16]
  4200c0:	ldr	x8, [x8, #184]
  4200c4:	ldur	x9, [x29, #-40]
  4200c8:	ldr	x9, [x9]
  4200cc:	mov	x10, #0x8                   	// #8
  4200d0:	mul	x9, x10, x9
  4200d4:	add	x8, x8, x9
  4200d8:	ldr	x8, [x8]
  4200dc:	add	x8, x8, #0x8
  4200e0:	str	x8, [sp, #80]
  4200e4:	ldur	x8, [x29, #-72]
  4200e8:	ldr	x8, [x8, #40]
  4200ec:	ldur	x9, [x29, #-48]
  4200f0:	mov	x10, #0x18                  	// #24
  4200f4:	mul	x9, x10, x9
  4200f8:	add	x8, x8, x9
  4200fc:	str	x8, [sp, #72]
  420100:	ldur	x0, [x29, #-56]
  420104:	ldur	x1, [x29, #-48]
  420108:	bl	4151ec <error@@Base+0x13430>
  42010c:	mov	w11, #0x1                   	// #1
  420110:	and	w11, w0, w11
  420114:	sturb	w11, [x29, #-81]
  420118:	ldurb	w11, [x29, #-81]
  42011c:	eor	w11, w11, #0x1
  420120:	and	w11, w11, #0x1
  420124:	mov	w1, w11
  420128:	sxtw	x8, w1
  42012c:	cbz	x8, 42013c <error@@Base+0x1e380>
  420130:	mov	x8, #0xfffffffffffffffe    	// #-2
  420134:	stur	x8, [x29, #-8]
  420138:	b	420578 <error@@Base+0x1e7bc>
  42013c:	mov	x8, #0xffffffffffffffff    	// #-1
  420140:	str	x8, [sp, #64]
  420144:	stur	xzr, [x29, #-80]
  420148:	ldur	x8, [x29, #-80]
  42014c:	ldr	x9, [sp, #72]
  420150:	ldr	x9, [x9, #8]
  420154:	cmp	x8, x9
  420158:	b.ge	420208 <error@@Base+0x1e44c>  // b.tcont
  42015c:	ldr	x8, [sp, #72]
  420160:	ldr	x8, [x8, #16]
  420164:	ldur	x9, [x29, #-80]
  420168:	ldr	x8, [x8, x9, lsl #3]
  42016c:	str	x8, [sp, #56]
  420170:	ldr	x0, [sp, #80]
  420174:	ldr	x1, [sp, #56]
  420178:	bl	415818 <error@@Base+0x13a5c>
  42017c:	cbnz	x0, 420184 <error@@Base+0x1e3c8>
  420180:	b	4201f8 <error@@Base+0x1e43c>
  420184:	ldr	x8, [sp, #64]
  420188:	mov	x9, #0xffffffffffffffff    	// #-1
  42018c:	cmp	x8, x9
  420190:	b.ne	4201a0 <error@@Base+0x1e3e4>  // b.any
  420194:	ldr	x8, [sp, #56]
  420198:	str	x8, [sp, #64]
  42019c:	b	4201f8 <error@@Base+0x1e43c>
  4201a0:	ldur	x0, [x29, #-56]
  4201a4:	ldr	x1, [sp, #64]
  4201a8:	bl	415818 <error@@Base+0x13a5c>
  4201ac:	cbz	x0, 4201bc <error@@Base+0x1e400>
  4201b0:	ldr	x8, [sp, #56]
  4201b4:	stur	x8, [x29, #-8]
  4201b8:	b	420578 <error@@Base+0x1e7bc>
  4201bc:	ldur	x8, [x29, #-64]
  4201c0:	cbz	x8, 4201f4 <error@@Base+0x1e438>
  4201c4:	ldur	x0, [x29, #-64]
  4201c8:	ldur	x8, [x29, #-40]
  4201cc:	ldr	x1, [x8]
  4201d0:	ldr	x2, [sp, #56]
  4201d4:	ldur	x3, [x29, #-24]
  4201d8:	ldur	x4, [x29, #-32]
  4201dc:	ldur	x5, [x29, #-56]
  4201e0:	bl	420588 <error@@Base+0x1e7cc>
  4201e4:	cbz	w0, 4201f4 <error@@Base+0x1e438>
  4201e8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4201ec:	stur	x8, [x29, #-8]
  4201f0:	b	420578 <error@@Base+0x1e7bc>
  4201f4:	b	420208 <error@@Base+0x1e44c>
  4201f8:	ldur	x8, [x29, #-80]
  4201fc:	add	x8, x8, #0x1
  420200:	stur	x8, [x29, #-80]
  420204:	b	420148 <error@@Base+0x1e38c>
  420208:	ldr	x8, [sp, #64]
  42020c:	stur	x8, [x29, #-8]
  420210:	b	420578 <error@@Base+0x1e7bc>
  420214:	str	xzr, [sp, #48]
  420218:	ldur	x8, [x29, #-72]
  42021c:	ldr	x8, [x8]
  420220:	ldur	x9, [x29, #-48]
  420224:	mov	x10, #0x10                  	// #16
  420228:	mul	x9, x10, x9
  42022c:	add	x8, x8, x9
  420230:	ldr	w11, [x8, #8]
  420234:	and	w11, w11, #0xff
  420238:	str	w11, [sp, #44]
  42023c:	ldur	x8, [x29, #-72]
  420240:	ldr	x8, [x8]
  420244:	ldur	x9, [x29, #-48]
  420248:	mul	x9, x10, x9
  42024c:	add	x8, x8, x9
  420250:	ldr	w11, [x8, #8]
  420254:	lsr	w11, w11, #20
  420258:	and	w11, w11, #0x1
  42025c:	cbz	w11, 420288 <error@@Base+0x1e4cc>
  420260:	ldur	x0, [x29, #-72]
  420264:	ldur	x1, [x29, #-48]
  420268:	ldur	x2, [x29, #-16]
  42026c:	ldur	x8, [x29, #-40]
  420270:	ldr	x3, [x8]
  420274:	bl	41bdb4 <error@@Base+0x19ff8>
  420278:	mov	w1, w0
  42027c:	sxtw	x8, w1
  420280:	str	x8, [sp, #48]
  420284:	b	420454 <error@@Base+0x1e698>
  420288:	ldr	w8, [sp, #44]
  42028c:	cmp	w8, #0x4
  420290:	b.ne	420454 <error@@Base+0x1e698>  // b.any
  420294:	ldur	x8, [x29, #-72]
  420298:	ldr	x8, [x8]
  42029c:	ldur	x9, [x29, #-48]
  4202a0:	mov	x10, #0x10                  	// #16
  4202a4:	mul	x9, x10, x9
  4202a8:	ldr	x8, [x8, x9]
  4202ac:	add	x8, x8, #0x1
  4202b0:	str	x8, [sp, #32]
  4202b4:	ldur	x8, [x29, #-32]
  4202b8:	ldr	x9, [sp, #32]
  4202bc:	mul	x9, x10, x9
  4202c0:	add	x8, x8, x9
  4202c4:	ldr	x8, [x8, #8]
  4202c8:	ldur	x9, [x29, #-32]
  4202cc:	ldr	x11, [sp, #32]
  4202d0:	mul	x10, x10, x11
  4202d4:	ldr	x9, [x9, x10]
  4202d8:	subs	x8, x8, x9
  4202dc:	str	x8, [sp, #48]
  4202e0:	ldur	x8, [x29, #-64]
  4202e4:	cbz	x8, 4203b0 <error@@Base+0x1e5f4>
  4202e8:	ldur	x8, [x29, #-32]
  4202ec:	ldr	x9, [sp, #32]
  4202f0:	mov	x10, #0x10                  	// #16
  4202f4:	mul	x9, x10, x9
  4202f8:	ldr	x8, [x8, x9]
  4202fc:	mov	x9, #0xffffffffffffffff    	// #-1
  420300:	cmp	x8, x9
  420304:	b.eq	42032c <error@@Base+0x1e570>  // b.none
  420308:	ldur	x8, [x29, #-32]
  42030c:	ldr	x9, [sp, #32]
  420310:	mov	x10, #0x10                  	// #16
  420314:	mul	x9, x10, x9
  420318:	add	x8, x8, x9
  42031c:	ldr	x8, [x8, #8]
  420320:	mov	x9, #0xffffffffffffffff    	// #-1
  420324:	cmp	x8, x9
  420328:	b.ne	420338 <error@@Base+0x1e57c>  // b.any
  42032c:	mov	x8, #0xffffffffffffffff    	// #-1
  420330:	stur	x8, [x29, #-8]
  420334:	b	420578 <error@@Base+0x1e7bc>
  420338:	ldr	x8, [sp, #48]
  42033c:	cbz	x8, 4203b0 <error@@Base+0x1e5f4>
  420340:	ldur	x8, [x29, #-16]
  420344:	ldr	x8, [x8, #8]
  420348:	str	x8, [sp, #24]
  42034c:	ldur	x8, [x29, #-16]
  420350:	ldr	x8, [x8, #48]
  420354:	ldur	x9, [x29, #-40]
  420358:	ldr	x9, [x9]
  42035c:	subs	x8, x8, x9
  420360:	ldr	x9, [sp, #48]
  420364:	cmp	x8, x9
  420368:	b.lt	4203a4 <error@@Base+0x1e5e8>  // b.tstop
  42036c:	ldr	x8, [sp, #24]
  420370:	ldur	x9, [x29, #-32]
  420374:	ldr	x10, [sp, #32]
  420378:	mov	x11, #0x10                  	// #16
  42037c:	mul	x10, x11, x10
  420380:	ldr	x9, [x9, x10]
  420384:	add	x0, x8, x9
  420388:	ldr	x8, [sp, #24]
  42038c:	ldur	x9, [x29, #-40]
  420390:	ldr	x9, [x9]
  420394:	add	x1, x8, x9
  420398:	ldr	x2, [sp, #48]
  42039c:	bl	401a20 <memcmp@plt>
  4203a0:	cbz	w0, 4203b0 <error@@Base+0x1e5f4>
  4203a4:	mov	x8, #0xffffffffffffffff    	// #-1
  4203a8:	stur	x8, [x29, #-8]
  4203ac:	b	420578 <error@@Base+0x1e7bc>
  4203b0:	ldr	x8, [sp, #48]
  4203b4:	cbnz	x8, 420454 <error@@Base+0x1e698>
  4203b8:	ldur	x0, [x29, #-56]
  4203bc:	ldur	x1, [x29, #-48]
  4203c0:	bl	4151ec <error@@Base+0x13430>
  4203c4:	mov	w8, #0x1                   	// #1
  4203c8:	and	w8, w0, w8
  4203cc:	sturb	w8, [x29, #-81]
  4203d0:	ldurb	w8, [x29, #-81]
  4203d4:	eor	w8, w8, #0x1
  4203d8:	and	w8, w8, #0x1
  4203dc:	mov	w1, w8
  4203e0:	sxtw	x9, w1
  4203e4:	cbz	x9, 4203f4 <error@@Base+0x1e638>
  4203e8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4203ec:	stur	x8, [x29, #-8]
  4203f0:	b	420578 <error@@Base+0x1e7bc>
  4203f4:	ldur	x8, [x29, #-72]
  4203f8:	ldr	x8, [x8, #40]
  4203fc:	ldur	x9, [x29, #-48]
  420400:	mov	x10, #0x18                  	// #24
  420404:	mul	x9, x10, x9
  420408:	add	x8, x8, x9
  42040c:	ldr	x8, [x8, #16]
  420410:	ldr	x8, [x8]
  420414:	str	x8, [sp, #16]
  420418:	ldur	x8, [x29, #-16]
  42041c:	ldr	x8, [x8, #184]
  420420:	ldur	x9, [x29, #-40]
  420424:	ldr	x9, [x9]
  420428:	mov	x10, #0x8                   	// #8
  42042c:	mul	x9, x10, x9
  420430:	add	x8, x8, x9
  420434:	ldr	x8, [x8]
  420438:	add	x0, x8, #0x8
  42043c:	ldr	x1, [sp, #16]
  420440:	bl	415818 <error@@Base+0x13a5c>
  420444:	cbz	x0, 420454 <error@@Base+0x1e698>
  420448:	ldr	x8, [sp, #16]
  42044c:	stur	x8, [x29, #-8]
  420450:	b	420578 <error@@Base+0x1e7bc>
  420454:	ldr	x8, [sp, #48]
  420458:	cbnz	x8, 42048c <error@@Base+0x1e6d0>
  42045c:	ldur	x0, [x29, #-16]
  420460:	ldur	x8, [x29, #-72]
  420464:	ldr	x8, [x8]
  420468:	ldur	x9, [x29, #-48]
  42046c:	mov	x10, #0x10                  	// #16
  420470:	mul	x9, x10, x9
  420474:	add	x1, x8, x9
  420478:	ldur	x8, [x29, #-40]
  42047c:	ldr	x2, [x8]
  420480:	bl	41c320 <error@@Base+0x1a564>
  420484:	tbnz	w0, #0, 42048c <error@@Base+0x1e6d0>
  420488:	b	420570 <error@@Base+0x1e7b4>
  42048c:	ldur	x8, [x29, #-72]
  420490:	ldr	x8, [x8, #24]
  420494:	ldur	x9, [x29, #-48]
  420498:	ldr	x8, [x8, x9, lsl #3]
  42049c:	str	x8, [sp, #8]
  4204a0:	ldr	x8, [sp, #48]
  4204a4:	cbnz	x8, 4204bc <error@@Base+0x1e700>
  4204a8:	ldur	x8, [x29, #-40]
  4204ac:	ldr	x8, [x8]
  4204b0:	add	x8, x8, #0x1
  4204b4:	str	x8, [sp]
  4204b8:	b	4204d0 <error@@Base+0x1e714>
  4204bc:	ldur	x8, [x29, #-40]
  4204c0:	ldr	x8, [x8]
  4204c4:	ldr	x9, [sp, #48]
  4204c8:	add	x8, x8, x9
  4204cc:	str	x8, [sp]
  4204d0:	ldr	x8, [sp]
  4204d4:	ldur	x9, [x29, #-40]
  4204d8:	str	x8, [x9]
  4204dc:	ldur	x8, [x29, #-64]
  4204e0:	cbz	x8, 42055c <error@@Base+0x1e7a0>
  4204e4:	ldur	x8, [x29, #-40]
  4204e8:	ldr	x8, [x8]
  4204ec:	ldur	x9, [x29, #-16]
  4204f0:	ldr	x9, [x9, #168]
  4204f4:	cmp	x8, x9
  4204f8:	b.gt	420550 <error@@Base+0x1e794>
  4204fc:	ldur	x8, [x29, #-16]
  420500:	ldr	x8, [x8, #184]
  420504:	ldur	x9, [x29, #-40]
  420508:	ldr	x9, [x9]
  42050c:	mov	x10, #0x8                   	// #8
  420510:	mul	x9, x10, x9
  420514:	add	x8, x8, x9
  420518:	ldr	x8, [x8]
  42051c:	cbz	x8, 420550 <error@@Base+0x1e794>
  420520:	ldur	x8, [x29, #-16]
  420524:	ldr	x8, [x8, #184]
  420528:	ldur	x9, [x29, #-40]
  42052c:	ldr	x9, [x9]
  420530:	mov	x10, #0x8                   	// #8
  420534:	mul	x9, x10, x9
  420538:	add	x8, x8, x9
  42053c:	ldr	x8, [x8]
  420540:	add	x0, x8, #0x8
  420544:	ldr	x1, [sp, #8]
  420548:	bl	415818 <error@@Base+0x13a5c>
  42054c:	cbnz	x0, 42055c <error@@Base+0x1e7a0>
  420550:	mov	x8, #0xffffffffffffffff    	// #-1
  420554:	stur	x8, [x29, #-8]
  420558:	b	420578 <error@@Base+0x1e7bc>
  42055c:	ldur	x8, [x29, #-56]
  420560:	str	xzr, [x8, #8]
  420564:	ldr	x8, [sp, #8]
  420568:	stur	x8, [x29, #-8]
  42056c:	b	420578 <error@@Base+0x1e7bc>
  420570:	mov	x8, #0xffffffffffffffff    	// #-1
  420574:	stur	x8, [x29, #-8]
  420578:	ldur	x0, [x29, #-8]
  42057c:	ldp	x29, x30, [sp, #176]
  420580:	add	sp, sp, #0xc0
  420584:	ret
  420588:	sub	sp, sp, #0x70
  42058c:	stp	x29, x30, [sp, #96]
  420590:	add	x29, sp, #0x60
  420594:	stur	x0, [x29, #-16]
  420598:	stur	x1, [x29, #-24]
  42059c:	stur	x2, [x29, #-32]
  4205a0:	stur	x3, [x29, #-40]
  4205a4:	str	x4, [sp, #48]
  4205a8:	str	x5, [sp, #40]
  4205ac:	ldur	x8, [x29, #-16]
  4205b0:	ldr	x9, [x8]
  4205b4:	add	x10, x9, #0x1
  4205b8:	str	x10, [x8]
  4205bc:	str	x9, [sp, #24]
  4205c0:	ldur	x8, [x29, #-16]
  4205c4:	ldr	x8, [x8]
  4205c8:	ldur	x9, [x29, #-16]
  4205cc:	ldr	x9, [x9, #8]
  4205d0:	cmp	x8, x9
  4205d4:	b.ne	420634 <error@@Base+0x1e878>  // b.any
  4205d8:	ldur	x8, [x29, #-16]
  4205dc:	ldr	x0, [x8, #16]
  4205e0:	ldur	x8, [x29, #-16]
  4205e4:	ldr	x8, [x8, #8]
  4205e8:	mov	x9, #0x2                   	// #2
  4205ec:	mul	x8, x8, x9
  4205f0:	mov	x9, #0x30                  	// #48
  4205f4:	mul	x1, x8, x9
  4205f8:	bl	401940 <realloc@plt>
  4205fc:	str	x0, [sp, #16]
  420600:	ldr	x8, [sp, #16]
  420604:	cbnz	x8, 420614 <error@@Base+0x1e858>
  420608:	mov	w8, #0xc                   	// #12
  42060c:	stur	w8, [x29, #-4]
  420610:	b	420728 <error@@Base+0x1e96c>
  420614:	ldur	x8, [x29, #-16]
  420618:	ldr	x9, [x8, #8]
  42061c:	mov	x10, #0x2                   	// #2
  420620:	mul	x9, x9, x10
  420624:	str	x9, [x8, #8]
  420628:	ldr	x8, [sp, #16]
  42062c:	ldur	x9, [x29, #-16]
  420630:	str	x8, [x9, #16]
  420634:	ldur	x8, [x29, #-24]
  420638:	ldur	x9, [x29, #-16]
  42063c:	ldr	x9, [x9, #16]
  420640:	ldr	x10, [sp, #24]
  420644:	mov	x11, #0x30                  	// #48
  420648:	mul	x10, x11, x10
  42064c:	str	x8, [x9, x10]
  420650:	ldur	x8, [x29, #-32]
  420654:	ldur	x9, [x29, #-16]
  420658:	ldr	x9, [x9, #16]
  42065c:	ldr	x10, [sp, #24]
  420660:	mul	x10, x11, x10
  420664:	add	x9, x9, x10
  420668:	str	x8, [x9, #8]
  42066c:	ldur	x8, [x29, #-40]
  420670:	mov	x9, #0x10                  	// #16
  420674:	mul	x0, x8, x9
  420678:	str	x11, [sp, #8]
  42067c:	bl	401890 <malloc@plt>
  420680:	ldur	x8, [x29, #-16]
  420684:	ldr	x8, [x8, #16]
  420688:	ldr	x9, [sp, #24]
  42068c:	ldr	x10, [sp, #8]
  420690:	mul	x9, x10, x9
  420694:	add	x8, x8, x9
  420698:	str	x0, [x8, #16]
  42069c:	ldur	x8, [x29, #-16]
  4206a0:	ldr	x8, [x8, #16]
  4206a4:	ldr	x9, [sp, #24]
  4206a8:	mul	x9, x10, x9
  4206ac:	add	x8, x8, x9
  4206b0:	ldr	x8, [x8, #16]
  4206b4:	cbnz	x8, 4206c4 <error@@Base+0x1e908>
  4206b8:	mov	w8, #0xc                   	// #12
  4206bc:	stur	w8, [x29, #-4]
  4206c0:	b	420728 <error@@Base+0x1e96c>
  4206c4:	ldur	x8, [x29, #-16]
  4206c8:	ldr	x8, [x8, #16]
  4206cc:	ldr	x9, [sp, #24]
  4206d0:	mov	x10, #0x30                  	// #48
  4206d4:	mul	x9, x10, x9
  4206d8:	add	x8, x8, x9
  4206dc:	ldr	x0, [x8, #16]
  4206e0:	ldr	x1, [sp, #48]
  4206e4:	ldur	x8, [x29, #-40]
  4206e8:	mov	x9, #0x10                  	// #16
  4206ec:	mul	x2, x9, x8
  4206f0:	str	x10, [sp]
  4206f4:	bl	401770 <memcpy@plt>
  4206f8:	ldur	x8, [x29, #-16]
  4206fc:	ldr	x8, [x8, #16]
  420700:	ldr	x9, [sp, #24]
  420704:	ldr	x10, [sp]
  420708:	mul	x9, x10, x9
  42070c:	add	x8, x8, x9
  420710:	add	x0, x8, #0x18
  420714:	ldr	x1, [sp, #40]
  420718:	bl	41572c <error@@Base+0x13970>
  42071c:	str	w0, [sp, #36]
  420720:	ldr	w11, [sp, #36]
  420724:	stur	w11, [x29, #-4]
  420728:	ldur	w0, [x29, #-4]
  42072c:	ldp	x29, x30, [sp, #96]
  420730:	add	sp, sp, #0x70
  420734:	ret
  420738:	sub	sp, sp, #0x20
  42073c:	stp	x29, x30, [sp, #16]
  420740:	add	x29, sp, #0x10
  420744:	mov	w8, #0x1                   	// #1
  420748:	mov	x9, xzr
  42074c:	stur	w0, [x29, #-4]
  420750:	sturb	w8, [x29, #-5]
  420754:	ldur	w0, [x29, #-4]
  420758:	mov	x1, x9
  42075c:	bl	401be0 <setlocale@plt>
  420760:	str	x0, [sp]
  420764:	ldr	x9, [sp]
  420768:	cbz	x9, 42079c <error@@Base+0x1e9e0>
  42076c:	ldr	x0, [sp]
  420770:	adrp	x1, 422000 <error@@Base+0x20244>
  420774:	add	x1, x1, #0xc54
  420778:	bl	401a60 <strcmp@plt>
  42077c:	cbz	w0, 420794 <error@@Base+0x1e9d8>
  420780:	ldr	x0, [sp]
  420784:	adrp	x1, 422000 <error@@Base+0x20244>
  420788:	add	x1, x1, #0xc56
  42078c:	bl	401a60 <strcmp@plt>
  420790:	cbnz	w0, 42079c <error@@Base+0x1e9e0>
  420794:	mov	w8, #0x0                   	// #0
  420798:	sturb	w8, [x29, #-5]
  42079c:	ldurb	w8, [x29, #-5]
  4207a0:	and	w0, w8, #0x1
  4207a4:	ldp	x29, x30, [sp, #16]
  4207a8:	add	sp, sp, #0x20
  4207ac:	ret
  4207b0:	sub	sp, sp, #0x20
  4207b4:	stp	x29, x30, [sp, #16]
  4207b8:	add	x29, sp, #0x10
  4207bc:	stur	w0, [x29, #-4]
  4207c0:	ldur	w0, [x29, #-4]
  4207c4:	bl	4018b0 <wcwidth@plt>
  4207c8:	str	w0, [sp, #8]
  4207cc:	ldr	w8, [sp, #8]
  4207d0:	cmp	w8, #0x0
  4207d4:	cset	w8, lt  // lt = tstop
  4207d8:	tbnz	w8, #0, 4207e8 <error@@Base+0x1ea2c>
  4207dc:	ldr	w8, [sp, #8]
  4207e0:	str	w8, [sp, #4]
  4207e4:	b	420804 <error@@Base+0x1ea48>
  4207e8:	ldur	w0, [x29, #-4]
  4207ec:	bl	401820 <iswcntrl@plt>
  4207f0:	mov	w8, wzr
  4207f4:	mov	w9, #0x1                   	// #1
  4207f8:	cmp	w0, #0x0
  4207fc:	csel	w8, w8, w9, ne  // ne = any
  420800:	str	w8, [sp, #4]
  420804:	ldr	w8, [sp, #4]
  420808:	mov	w0, w8
  42080c:	ldp	x29, x30, [sp, #16]
  420810:	add	sp, sp, #0x20
  420814:	ret
  420818:	sub	sp, sp, #0x20
  42081c:	stp	x29, x30, [sp, #16]
  420820:	add	x29, sp, #0x10
  420824:	str	x0, [sp, #8]
  420828:	str	x1, [sp]
  42082c:	ldr	x8, [sp]
  420830:	ldr	x8, [x8]
  420834:	ldr	x9, [sp]
  420838:	add	x9, x9, #0x18
  42083c:	cmp	x8, x9
  420840:	b.ne	420874 <error@@Base+0x1eab8>  // b.any
  420844:	ldr	x8, [sp, #8]
  420848:	add	x0, x8, #0x18
  42084c:	ldr	x8, [sp]
  420850:	add	x1, x8, #0x18
  420854:	ldr	x8, [sp]
  420858:	ldr	x2, [x8, #8]
  42085c:	bl	401770 <memcpy@plt>
  420860:	ldr	x8, [sp, #8]
  420864:	add	x8, x8, #0x18
  420868:	ldr	x9, [sp, #8]
  42086c:	str	x8, [x9]
  420870:	b	420884 <error@@Base+0x1eac8>
  420874:	ldr	x8, [sp]
  420878:	ldr	x8, [x8]
  42087c:	ldr	x9, [sp, #8]
  420880:	str	x8, [x9]
  420884:	ldr	x8, [sp]
  420888:	ldr	x8, [x8, #8]
  42088c:	ldr	x9, [sp, #8]
  420890:	str	x8, [x9, #8]
  420894:	ldr	x8, [sp]
  420898:	ldrb	w10, [x8, #16]
  42089c:	ldr	x8, [sp, #8]
  4208a0:	mov	w0, w10
  4208a4:	and	w11, w0, #0x1
  4208a8:	strb	w11, [x8, #16]
  4208ac:	tbnz	w10, #0, 4208b4 <error@@Base+0x1eaf8>
  4208b0:	b	4208c4 <error@@Base+0x1eb08>
  4208b4:	ldr	x8, [sp]
  4208b8:	ldr	w9, [x8, #20]
  4208bc:	ldr	x8, [sp, #8]
  4208c0:	str	w9, [x8, #20]
  4208c4:	ldp	x29, x30, [sp, #16]
  4208c8:	add	sp, sp, #0x20
  4208cc:	ret
  4208d0:	sub	sp, sp, #0x10
  4208d4:	adrp	x8, 422000 <error@@Base+0x20244>
  4208d8:	add	x8, x8, #0xc5c
  4208dc:	strb	w0, [sp, #15]
  4208e0:	ldrb	w9, [sp, #15]
  4208e4:	asr	w9, w9, #5
  4208e8:	ldr	w9, [x8, w9, sxtw #2]
  4208ec:	ldrb	w10, [sp, #15]
  4208f0:	and	w10, w10, #0x1f
  4208f4:	lsr	w9, w9, w10
  4208f8:	tst	w9, #0x1
  4208fc:	cset	w9, ne  // ne = any
  420900:	and	w0, w9, #0x1
  420904:	add	sp, sp, #0x10
  420908:	ret
  42090c:	nop
  420910:	stp	x29, x30, [sp, #-64]!
  420914:	mov	x29, sp
  420918:	stp	x19, x20, [sp, #16]
  42091c:	adrp	x20, 432000 <error@@Base+0x30244>
  420920:	add	x20, x20, #0xdf0
  420924:	stp	x21, x22, [sp, #32]
  420928:	adrp	x21, 432000 <error@@Base+0x30244>
  42092c:	add	x21, x21, #0xde8
  420930:	sub	x20, x20, x21
  420934:	mov	w22, w0
  420938:	stp	x23, x24, [sp, #48]
  42093c:	mov	x23, x1
  420940:	mov	x24, x2
  420944:	bl	401720 <mbrtowc@plt-0x40>
  420948:	cmp	xzr, x20, asr #3
  42094c:	b.eq	420978 <error@@Base+0x1ebbc>  // b.none
  420950:	asr	x20, x20, #3
  420954:	mov	x19, #0x0                   	// #0
  420958:	ldr	x3, [x21, x19, lsl #3]
  42095c:	mov	x2, x24
  420960:	add	x19, x19, #0x1
  420964:	mov	x1, x23
  420968:	mov	w0, w22
  42096c:	blr	x3
  420970:	cmp	x20, x19
  420974:	b.ne	420958 <error@@Base+0x1eb9c>  // b.any
  420978:	ldp	x19, x20, [sp, #16]
  42097c:	ldp	x21, x22, [sp, #32]
  420980:	ldp	x23, x24, [sp, #48]
  420984:	ldp	x29, x30, [sp], #64
  420988:	ret
  42098c:	nop
  420990:	ret

Disassembly of section .fini:

0000000000420994 <.fini>:
  420994:	stp	x29, x30, [sp, #-16]!
  420998:	mov	x29, sp
  42099c:	ldp	x29, x30, [sp], #16
  4209a0:	ret
