Source Block: verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga_core.v@298:308@HdlStmAssign
            led_reg <= tx_udp_payload_axis_tdata;
        end
    end
end

assign led = led_reg;

assign sfp_2_txd = 64'h0707070707070707;
assign sfp_2_txc = 8'hff;

eth_mac_10g_fifo #(

Diff Content:
- 303 assign led = led_reg;
+ 303 assign sma_led = led_reg;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga_core.v@298:308
            led_reg <= tx_udp_payload_axis_tdata;
        end
    end
end

assign led = led_reg;

assign sfp_2_txd = 64'h0707070707070707;
assign sfp_2_txc = 8'hff;

eth_mac_10g_fifo #(

Clone Blocks 2:
verilog-ethernet/example/ZCU106/fpga/rtl/fpga_core.v@310:320
            led_reg <= tx_udp_payload_axis_tdata;
        end
    end
end

assign led = led_reg;

assign sfp1_txd = 64'h0707070707070707;
assign sfp1_txc = 8'hff;

eth_mac_10g_fifo #(

Clone Blocks 3:
verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga_core.v@327:337
            led_reg <= tx_udp_payload_axis_tdata;
        end
    end
end

assign led = led_reg;

assign sfp_2_txd = 64'h0707070707070707;
assign sfp_2_txc = 8'hff;
assign sfp_3_txd = 64'h0707070707070707;
assign sfp_3_txc = 8'hff;

