{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556902964178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556902964193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 18:02:43 2019 " "Processing started: Fri May 03 18:02:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556902964193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556902964193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556902964193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556902965693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556902965693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_controller-rtl " "Found design unit 1: fifo_controller-rtl" {  } { { "fifo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/fifo_controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004135 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_controller " "Found entity 1: fifo_controller" {  } { { "fifo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/fifo_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/lcd_controller.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004146 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-logic " "Found design unit 1: spi_slave-logic" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004153 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/spi_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/spi_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 spi_test " "Found entity 1: spi_test" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_pll-SYN " "Found design unit 1: spi_pll-SYN" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004174 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL " "Found entity 1: spi_PLL" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_controller-rtl " "Found design unit 1: adc_controller-rtl" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004182 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_controller " "Found entity 1: adc_controller" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/adc_test/adc_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/adc_test/adc_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_controller_test-v1 " "Found design unit 1: adc_controller_test-v1" {  } { { "tests/adc_test/adc_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/adc_test/adc_controller_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004192 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_controller_test " "Found entity 1: adc_controller_test" {  } { { "tests/adc_test/adc_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/adc_test/adc_controller_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/fifo_test/fifo_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/fifo_test/fifo_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_controller_test-v1 " "Found design unit 1: fifo_controller_test-v1" {  } { { "tests/fifo_test/fifo_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/fifo_test/fifo_controller_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004200 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_controller_test " "Found entity 1: fifo_controller_test" {  } { { "tests/fifo_test/fifo_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/fifo_test/fifo_controller_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903004205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_test " "Elaborating entity \"spi_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556903004556 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK adc_controller inst11 " "Port \"CLK\" of type adc_controller and instance \"inst11\" is missing source signal" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -56 1152 1432 88 "inst11" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1556903004575 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADC_CS " "Pin \"ADC_CS\" not connected" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -8 400 568 8 "ADC_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1556903004576 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst2 " "Primitive \"NOT\" of instance \"inst2\" not used" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 80 752 800 112 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1556903004577 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst3 " "Primitive \"AND3\" of instance \"inst3\" not used" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 96 856 920 144 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1556903004577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:inst10 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:inst10\"" {  } { { "output_files/spi_test.bdf" "inst10" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 600 640 928 840 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903004597 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(74) " "VHDL Process Statement warning at spi_slave.vhd(74): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004600 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(87) " "VHDL Process Statement warning at spi_slave.vhd(87): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004601 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(92) " "VHDL Process Statement warning at spi_slave.vhd(92): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004601 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slave.vhd(97) " "VHDL Process Statement warning at spi_slave.vhd(97): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004601 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(97) " "VHDL Process Statement warning at spi_slave.vhd(97): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004601 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slave.vhd(99) " "VHDL Process Statement warning at spi_slave.vhd(99): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004601 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(101) " "VHDL Process Statement warning at spi_slave.vhd(101): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004602 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(101) " "VHDL Process Statement warning at spi_slave.vhd(101): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004602 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(103) " "VHDL Process Statement warning at spi_slave.vhd(103): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004603 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(103) " "VHDL Process Statement warning at spi_slave.vhd(103): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004603 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slave.vhd(108) " "VHDL Process Statement warning at spi_slave.vhd(108): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004603 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(108) " "VHDL Process Statement warning at spi_slave.vhd(108): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004603 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slave.vhd(110) " "VHDL Process Statement warning at spi_slave.vhd(110): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004604 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(112) " "VHDL Process Statement warning at spi_slave.vhd(112): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004604 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(112) " "VHDL Process Statement warning at spi_slave.vhd(112): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004604 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(114) " "VHDL Process Statement warning at spi_slave.vhd(114): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004604 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(114) " "VHDL Process Statement warning at spi_slave.vhd(114): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004605 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slave.vhd(119) " "VHDL Process Statement warning at spi_slave.vhd(119): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004605 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(119) " "VHDL Process Statement warning at spi_slave.vhd(119): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004606 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slave.vhd(121) " "VHDL Process Statement warning at spi_slave.vhd(121): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004607 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004608 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004608 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004608 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(125) " "VHDL Process Statement warning at spi_slave.vhd(125): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004608 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(125) " "VHDL Process Statement warning at spi_slave.vhd(125): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004608 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(131) " "VHDL Process Statement warning at spi_slave.vhd(131): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004608 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(135) " "VHDL Process Statement warning at spi_slave.vhd(135): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004609 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(135) " "VHDL Process Statement warning at spi_slave.vhd(135): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004609 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(141) " "VHDL Process Statement warning at spi_slave.vhd(141): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004610 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf spi_slave.vhd(144) " "VHDL Process Statement warning at spi_slave.vhd(144): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004611 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(148) " "VHDL Process Statement warning at spi_slave.vhd(148): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004611 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data spi_slave.vhd(151) " "VHDL Process Statement warning at spi_slave.vhd(151): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004611 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(152) " "VHDL Process Statement warning at spi_slave.vhd(152): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004615 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(152) " "VHDL Process Statement warning at spi_slave.vhd(152): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004616 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(157) " "VHDL Process Statement warning at spi_slave.vhd(157): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004616 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(159) " "VHDL Process Statement warning at spi_slave.vhd(159): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004616 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(166) " "VHDL Process Statement warning at spi_slave.vhd(166): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004617 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(166) " "VHDL Process Statement warning at spi_slave.vhd(166): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903004617 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data spi_slave.vhd(83) " "VHDL Process Statement warning at spi_slave.vhd(83): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556903004618 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[0\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004622 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[1\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004622 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[2\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004622 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[3\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004622 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[4\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004623 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[5\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004624 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[6\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004624 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[7\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004625 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[8\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004625 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[9\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004625 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[10\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004626 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[11\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004626 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[12\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004626 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[13\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004626 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[14\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004626 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[15\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903004627 "|spi_test|spi_slave:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:inst " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:inst\"" {  } { { "output_files/spi_test.bdf" "inst" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 600 1064 1272 744 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903004655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL spi_PLL:inst14 " "Elaborating entity \"spi_PLL\" for hierarchy \"spi_PLL:inst14\"" {  } { { "output_files/spi_test.bdf" "inst14" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -112 624 760 -32 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903004765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spi_PLL:inst14\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "altpll_component" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903004914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_PLL:inst14\|altpll:altpll_component " "Elaborated megafunction instantiation \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_PLL:inst14\|altpll:altpll_component " "Instantiated megafunction \"spi_PLL:inst14\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spi_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spi_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005039 ""}  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556903005039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spi_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL_altpll " "Found entity 1: spi_PLL_altpll" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/spi_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903005164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL_altpll spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated " "Elaborating entity \"spi_PLL_altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_controller adc_controller:inst11 " "Elaborating entity \"adc_controller\" for hierarchy \"adc_controller:inst11\"" {  } { { "output_files/spi_test.bdf" "inst11" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -56 1152 1432 88 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005195 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_IN_DATA adc_controller.vhd(68) " "VHDL Process Statement warning at adc_controller.vhd(68): signal \"ADC_IN_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903005195 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_IN_DATA adc_controller.vhd(70) " "VHDL Process Statement warning at adc_controller.vhd(70): signal \"ADC_IN_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903005195 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_buf adc_controller.vhd(72) " "VHDL Process Statement warning at adc_controller.vhd(72): signal \"out_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903005195 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr adc_controller.vhd(82) " "VHDL Process Statement warning at adc_controller.vhd(82): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903005195 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr adc_controller.vhd(84) " "VHDL Process Statement warning at adc_controller.vhd(84): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr adc_controller.vhd(86) " "VHDL Process Statement warning at adc_controller.vhd(86): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_READY adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"DATA_READY\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_buf adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"out_buf\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_OUT_DATA adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"ADC_OUT_DATA\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_N adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"CS_N\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SADDR adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"SADDR\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SADDR adc_controller.vhd(61) " "Inferred latch for \"SADDR\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_N adc_controller.vhd(61) " "Inferred latch for \"CS_N\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[0\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[0\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[1\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[1\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[2\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[2\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[3\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[3\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[4\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[4\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[5\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[5\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[6\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[6\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[7\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[7\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[8\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[8\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[9\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[9\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[10\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[10\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[11\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[11\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[0\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[0\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[1\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[1\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[2\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[2\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[3\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[3\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[4\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[4\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[5\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[5\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[6\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[6\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[7\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[7\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[8\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[8\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[9\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[9\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[10\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[10\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_READY adc_controller.vhd(61) " "Inferred latch for \"DATA_READY\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005210 "|spi_test|adc_controller:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_controller fifo_controller:inst17 " "Elaborating entity \"fifo_controller\" for hierarchy \"fifo_controller:inst17\"" {  } { { "output_files/spi_test.bdf" "inst17" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 600 2792 3208 808 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO SCFIFO:inst18 " "Elaborating entity \"SCFIFO\" for hierarchy \"SCFIFO:inst18\"" {  } { { "output_files/spi_test.bdf" "inst18" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 496 3296 3440 656 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCFIFO:inst18 " "Elaborated megafunction instantiation \"SCFIFO:inst18\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 496 3296 3440 656 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCFIFO:inst18 " "Instantiated megafunction \"SCFIFO:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALLOW_RWCYCLE_WHEN_FULL OFF " "Parameter \"ALLOW_RWCYCLE_WHEN_FULL\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALMOST_EMPTY_VALUE 6 " "Parameter \"ALMOST_EMPTY_VALUE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALMOST_FULL_VALUE 6 " "Parameter \"ALMOST_FULL_VALUE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 8 " "Parameter \"LPM_NUMWORDS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556903005682 ""}  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 496 3296 3440 656 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556903005682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dq71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dq71 " "Found entity 1: scfifo_dq71" {  } { { "db/scfifo_dq71.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/scfifo_dq71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903005760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dq71 SCFIFO:inst18\|scfifo_dq71:auto_generated " "Elaborating entity \"scfifo_dq71\" for hierarchy \"SCFIFO:inst18\|scfifo_dq71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0dt " "Found entity 1: a_dpfifo_0dt" {  } { { "db/a_dpfifo_0dt.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_0dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903005822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0dt SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo " "Elaborating entity \"a_dpfifo_0dt\" for hierarchy \"SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo\"" {  } { { "db/scfifo_dq71.tdf" "dpfifo" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/scfifo_dq71.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_fefifo_m4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903005853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_0dt.tdf" "fifo_state" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_0dt.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903005972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903005972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw " "Elaborating entity \"cntr_ao7\" for hierarchy \"SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_fefifo_m4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903005972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udm1 " "Found entity 1: altsyncram_udm1" {  } { { "db/altsyncram_udm1.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/altsyncram_udm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903006097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903006097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udm1 SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo\|altsyncram_udm1:FIFOram " "Elaborating entity \"altsyncram_udm1\" for hierarchy \"SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo\|altsyncram_udm1:FIFOram\"" {  } { { "db/a_dpfifo_0dt.tdf" "FIFOram" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_0dt.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903006112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903006237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903006237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo\|cntr_unb:rd_ptr_count " "Elaborating entity \"cntr_unb\" for hierarchy \"SCFIFO:inst18\|scfifo_dq71:auto_generated\|a_dpfifo_0dt:dpfifo\|cntr_unb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0dt.tdf" "rd_ptr_count" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_0dt.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903006237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_ato.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ato.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_ato " "Found entity 1: sld_ela_trigger_ato" {  } { { "db/sld_ela_trigger_ato.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/sld_ela_trigger_ato.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903008135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903008135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_spi_test_auto_signaltap_0_1_caf3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_spi_test_auto_signaltap_0_1_caf3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_spi_test_auto_signaltap_0_1_caf3 " "Found entity 1: sld_reserved_spi_test_auto_signaltap_0_1_caf3" {  } { { "db/sld_reserved_spi_test_auto_signaltap_0_1_caf3.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/sld_reserved_spi_test_auto_signaltap_0_1_caf3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903008401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903008401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_co31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_co31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_co31 " "Found entity 1: sld_ela_trigger_flow_sel_co31" {  } { { "db/sld_ela_trigger_flow_sel_co31.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/sld_ela_trigger_flow_sel_co31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903009575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903009575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_spi_test_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_spi_test_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_spi_test_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_spi_test_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_spi_test_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/sld_reserved_spi_test_auto_signaltap_0_flow_mgr_c90c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903009810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903009810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s424 " "Found entity 1: altsyncram_s424" {  } { { "db/altsyncram_s424.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/altsyncram_s424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903010731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903010731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/mux_0tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903011079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903011079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903011235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903011235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903011501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903011501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903011594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903011594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_h6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903011719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903011719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_jgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903011891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903011891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903011991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903011991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903012116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903012116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903012194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903012194 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903013350 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556903013647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.03.18:03:50 Progress: Loading sldc02636a9/alt_sld_fab_wrapper_hw.tcl " "2019.05.03.18:03:50 Progress: Loading sldc02636a9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903030825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903038895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903039364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903045597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903046016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903046460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903046917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903046936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903046949 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556903047828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc02636a9/alt_sld_fab.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903048313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903048313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903048578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903048578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903048594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903048594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903048797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903048797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903049031 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903049031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903049031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556903049250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903049250 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adc_controller:inst11\|SADDR " "LATCH primitive \"adc_controller:inst11\|SADDR\" is permanently enabled" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556903051594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "adc_controller:inst11\|CS_N " "LATCH primitive \"adc_controller:inst11\|CS_N\" is permanently disabled" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1556903051594 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556903053589 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556903053589 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|trdy spi_slave:inst9\|trdy~_emulated spi_slave:inst9\|trdy~1 " "Register \"spi_slave:inst9\|trdy\" is converted into an equivalent circuit using register \"spi_slave:inst9\|trdy~_emulated\" and latch \"spi_slave:inst9\|trdy~1\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556903053590 "|spi_test|spi_slave:inst9|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[3\] spi_slave:inst9\|tx_buf\[3\]~_emulated spi_slave:inst9\|tx_buf\[3\]~1 " "Register \"spi_slave:inst9\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[3\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[3\]~1\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556903053590 "|spi_test|spi_slave:inst9|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[2\] spi_slave:inst9\|tx_buf\[2\]~_emulated spi_slave:inst9\|tx_buf\[2\]~6 " "Register \"spi_slave:inst9\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[2\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[2\]~6\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556903053590 "|spi_test|spi_slave:inst9|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[1\] spi_slave:inst9\|tx_buf\[1\]~_emulated spi_slave:inst9\|tx_buf\[1\]~11 " "Register \"spi_slave:inst9\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[1\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[1\]~11\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556903053590 "|spi_test|spi_slave:inst9|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[0\] spi_slave:inst9\|tx_buf\[0\]~_emulated spi_slave:inst9\|tx_buf\[0\]~16 " "Register \"spi_slave:inst9\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[0\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[0\]~16\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556903053590 "|spi_test|spi_slave:inst9|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1556903053590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N VCC " "Pin \"ADC_CS_N\" is stuck at VCC" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -40 1824 2000 -24 "ADC_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556903053926 "|spi_test|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 8 1824 2000 24 "ADC_SADDR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556903053926 "|spi_test|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -16 1824 2000 0 "ADC_SCLK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556903053926 "|spi_test|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556903053926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903054186 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 60 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 60 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1556903058920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556903058982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556903058982 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 32 1816 1988 48 "ADC_SDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556903059326 "|spi_test|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CS " "No output dependent on input pin \"ADC_CS\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -8 400 568 8 "ADC_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556903059326 "|spi_test|ADC_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556903059326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1179 " "Implemented 1179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556903059326 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556903059326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1108 " "Implemented 1108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556903059326 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556903059326 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556903059326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556903059326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556903059389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 18:04:19 2019 " "Processing ended: Fri May 03 18:04:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556903059389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556903059389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556903059389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556903059389 ""}
