Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,2830
design__instance__area,41359.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0011570621281862259
power__switching__total,0.0003063960175495595
power__leakage__total,0.0000015531240933341905
power__total,0.001465011271648109
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27115657708905955
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27404404521316783
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09342593629828763
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.375038122284186
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.093426
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.232508
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.30110934042869486
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3060028705927337
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5752285477427556
timing__setup__ws__corner:nom_slow_1p08V_125C,9.254302475164588
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.575229
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,9.254302
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28173800201372257
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2859092210575119
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27640623905389455
timing__setup__ws__corner:nom_typ_1p20V_25C,11.182743048088534
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.276406
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.142338
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27115657708905955
clock__skew__worst_setup,0.27404404521316783
timing__hold__ws,0.09342593629828763
timing__setup__ws,9.254302475164588
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.093426
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.254302
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2830
design__instance__area__stdcell,41359.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.688068
design__instance__utilization__stdcell,0.688068
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,10
design__instance__area__class:buffer,83.4624
design__instance__count__class:inverter,89
design__instance__area__class:inverter,520.733
design__instance__count__class:sequential_cell,308
design__instance__area__class:sequential_cell,14529.7
design__instance__count__class:multi_input_combinational_cell,1810
design__instance__area__class:multi_input_combinational_cell,17908.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,546
design__instance__area__class:timing_repair_buffer,7705.76
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,72989.1
design__violations,0
design__instance__count__class:clock_buffer,57
design__instance__area__class:clock_buffer,517.104
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,94.3488
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,344
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,3141
route__net__special,2
route__drc_errors__iter:0,1966
route__wirelength__iter:0,81961
route__drc_errors__iter:1,892
route__wirelength__iter:1,81118
route__drc_errors__iter:2,937
route__wirelength__iter:2,80919
route__drc_errors__iter:3,161
route__wirelength__iter:3,80519
route__drc_errors__iter:4,24
route__wirelength__iter:4,80480
route__drc_errors__iter:5,15
route__wirelength__iter:5,80473
route__drc_errors__iter:6,2
route__wirelength__iter:6,80474
route__drc_errors__iter:7,0
route__wirelength__iter:7,80474
route__drc_errors,0
route__wirelength,80474
route__vias,18726
route__vias__singlecut,18726
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,533.215
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,303
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,303
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,303
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,303
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000198059
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000190231
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000857833
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000190231
design_powergrid__voltage__worst,0.0000190231
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000198059
design_powergrid__drop__worst__net:VPWR,0.0000198059
design_powergrid__voltage__worst__net:VGND,0.0000190231
design_powergrid__drop__worst__net:VGND,0.0000190231
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000008909999999999999395635351395750234360093600116670131683349609375
ir__drop__worst,0.0000198000000000000001628037982204233458105591125786304473876953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
