# Digital Capture Handler é«˜é€Ÿä¼˜åŒ–æ–¹æ¡ˆ

## å½“å‰ç“¶é¢ˆ

**1 MHz å¯è¾¾ 970 KB/sï¼Œä½† >1 MHz æ—¶é€Ÿç‡ä¸º 0**

### æ ¹æœ¬åŸå› 

ä¸Šä¼ çŠ¶æ€æœºéœ€è¦ **3 ä¸ªæ—¶é’Ÿå‘¨æœŸ/æ ·æœ¬**ï¼š
- UP_IDLE: æ£€æŸ¥ new_sample_flag
- UP_SEND: å‘é€æ•°æ®
- UP_WAIT: æ¸…é™¤æ ‡å¿—

å½“é‡‡æ ·ç‡ > 20 MHz (60MHz Ã· 3) æ—¶ï¼ŒçŠ¶æ€æœºè·Ÿä¸ä¸Šé‡‡æ ·é€Ÿåº¦ã€‚

ä½†å®é™…ç“¶é¢ˆæ›´ä½ï¼Œå› ä¸ºï¼š
1. `new_sample_flag` æ¸…é™¤é€»è¾‘å¯¼è‡´å»¶è¿Ÿ
2. å¤šçŠ¶æ€åˆ‡æ¢å¼€é”€
3. å¯èƒ½çš„ç«äº‰æ¡ä»¶

## ä¿®å¤æ–¹æ¡ˆ 1: ç®€åŒ–çŠ¶æ€æœºï¼ˆæ¨èï¼‰

### ä¿®æ”¹æ–‡ä»¶
`rtl/logic/digital_capture_handler.v`

### ä¿®æ”¹ä½ç½® 1: çŠ¶æ€å®šä¹‰ï¼ˆç¬¬ 56-59 è¡Œï¼‰

**åŸä»£ç **:
```verilog
// Upload state machine
localparam UP_IDLE = 2'b00;
localparam UP_SEND = 2'b01;
localparam UP_WAIT = 2'b10;

reg [1:0] upload_state;
```

**ä¿®æ”¹ä¸º**:
```verilog
// Upload state machine - ç®€åŒ–ä¸ºå•çŠ¶æ€
localparam UP_IDLE = 1'b0;
localparam UP_ACTIVE = 1'b1;

reg upload_state;
```

### ä¿®æ”¹ä½ç½® 2: ä¿¡å·æ•è·é€»è¾‘ï¼ˆç¬¬ 103-119 è¡Œï¼‰

**åŸä»£ç **:
```verilog
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        captured_data <= 8'h00;
        captured_data_sync <= 8'h00;
        new_sample_flag <= 1'b0;
    end else begin
        if (sample_tick) begin
            // Capture all 8 channels on sampling tick
            captured_data <= dc_signal_in;
            captured_data_sync <= captured_data;
            new_sample_flag <= 1'b1;
        end else if (upload_valid && upload_ready) begin
            // Clear flag after successful upload
            new_sample_flag <= 1'b0;
        end
    end
end
```

**ä¿®æ”¹ä¸ºï¼ˆç›´æ¥å‘é€æ¨¡å¼ï¼‰**:
```verilog
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        captured_data <= 8'h00;
    end else begin
        if (sample_tick && capture_enable) begin
            // ç›´æ¥æ•è·ï¼Œæ— éœ€åŒæ­¥
            captured_data <= dc_signal_in;
        end
    end
end
```

### ä¿®æ”¹ä½ç½® 3: ä¸Šä¼ çŠ¶æ€æœºï¼ˆç¬¬ 205-239 è¡Œï¼‰

**åŸä»£ç **:
```verilog
case (upload_state)
    UP_IDLE: begin
        if ((handler_state == H_CAPTURING) && new_sample_flag) begin
            upload_req <= 1'b1;
            upload_source <= UPLOAD_SOURCE_DC;
            upload_data <= captured_data_sync;

            if (upload_ready) begin
                upload_valid <= 1'b1;
                upload_state <= UP_SEND;
            end
        end else begin
            upload_req <= 1'b0;
        end
    end

    UP_SEND: begin
        if (upload_ready) begin
            upload_state <= UP_WAIT;
        end
    end

    UP_WAIT: begin
        upload_req <= 1'b0;
        upload_valid <= 1'b0;
        upload_state <= UP_IDLE;
    end

    default: begin
        upload_state <= UP_IDLE;
    end
endcase
```

**ä¿®æ”¹ä¸ºï¼ˆå•å‘¨æœŸå‘é€ï¼‰**:
```verilog
// ç®€åŒ–çš„ä¸Šä¼ é€»è¾‘ - ç›´æ¥è·Ÿéš sample_tick
if (handler_state == H_CAPTURING) begin
    if (sample_tick) begin
        upload_data <= captured_data;
        upload_valid <= 1'b1;
        upload_req <= 1'b1;
    end else begin
        upload_valid <= 1'b0;
        upload_req <= 1'b0;
    end
end else begin
    upload_valid <= 1'b0;
    upload_req <= 1'b0;
end

// upload_source ä¿æŒä¸å˜
// ï¼ˆåœ¨åˆå§‹åŒ–éƒ¨åˆ†å·²è®¾ç½®ä¸º UPLOAD_SOURCE_DCï¼‰
```

### é¢„æœŸæ”¹è¿›

| é‡‡æ ·ç‡ | ä¿®æ”¹å‰ | ä¿®æ”¹å |
|--------|--------|--------|
| 1 MHz | 970 KB/s âœ… | 970 KB/s âœ… |
| 5 MHz | 0 KB/s âŒ | 4.8 MB/s âœ… |
| 10 MHz | 0 KB/s âŒ | 9.5 MB/s âœ… |
| 20 MHz | 0 KB/s âŒ | 19 MB/s âœ… |
| 30 MHz | 0 KB/s âŒ | 28 MB/s âœ… |

**æœ€å¤§ç†è®ºé€Ÿç‡**: 60 MHz = 60 MB/sï¼ˆå—é™äºç³»ç»Ÿæ—¶é’Ÿï¼‰
**å®é™…æœ€å¤§é€Ÿç‡**: ~30 MB/sï¼ˆå—é™äº USB High-Speed å’Œ FIFOï¼‰

---

## ä¿®å¤æ–¹æ¡ˆ 2: ä¿å®ˆä¼˜åŒ–ï¼ˆå¦‚æœæ–¹æ¡ˆ 1 æœ‰é—®é¢˜ï¼‰

åªä¿®æ”¹çŠ¶æ€æœºï¼Œä¿ç•™ new_sample_flag é€»è¾‘ï¼š

### ä¿®æ”¹ä½ç½®: ä¸Šä¼ çŠ¶æ€æœºï¼ˆç¬¬ 205-239 è¡Œï¼‰

**ä¿®æ”¹ä¸ºï¼ˆ2 çŠ¶æ€ç‰ˆæœ¬ï¼‰**:
```verilog
case (upload_state)
    UP_IDLE: begin
        if ((handler_state == H_CAPTURING) && new_sample_flag) begin
            upload_data <= captured_data_sync;
            upload_valid <= 1'b1;
            upload_req <= 1'b1;
            upload_state <= UP_ACTIVE;  // ç›´æ¥è¿›å…¥ ACTIVE
        end else begin
            upload_req <= 1'b0;
            upload_valid <= 1'b0;
        end
    end

    UP_ACTIVE: begin
        // ç«‹å³å›åˆ° IDLEï¼Œå…è®¸ä¸‹ä¸€æ¬¡é‡‡æ ·
        upload_req <= 1'b0;
        upload_valid <= 1'b0;
        upload_state <= UP_IDLE;
    end

    default: begin
        upload_state <= UP_IDLE;
    end
endcase
```

### é¢„æœŸæ”¹è¿›

| é‡‡æ ·ç‡ | ä¿®æ”¹å‰ | ä¿®æ”¹å |
|--------|--------|--------|
| 1 MHz | 970 KB/s âœ… | 970 KB/s âœ… |
| 5 MHz | 0 KB/s âŒ | 2-3 MB/s âš ï¸ |
| 10 MHz | 0 KB/s âŒ | 4-5 MB/s âš ï¸ |

**æœ€å¤§ç†è®ºé€Ÿç‡**: 30 MHzï¼ˆ60 MHz Ã· 2 çŠ¶æ€ï¼‰

---

## å®æ–½æ­¥éª¤

### é€‰é¡¹ A: ä½¿ç”¨æ–¹æ¡ˆ 1ï¼ˆæ¿€è¿›ä¼˜åŒ–ï¼‰

1. å¤‡ä»½åŸæ–‡ä»¶ï¼š
   ```bash
   cp rtl/logic/digital_capture_handler.v rtl/logic/digital_capture_handler.v.bak
   ```

2. æ‰‹åŠ¨ç¼–è¾‘æ–‡ä»¶ï¼Œåº”ç”¨ä¸Šè¿°ä¿®æ”¹

3. ç»¼åˆã€çƒ§å½•

4. æµ‹è¯•ï¼š
   ```bash
   python software/test_usb_bandwidth.py
   ```

### é€‰é¡¹ B: ä½¿ç”¨æ–¹æ¡ˆ 2ï¼ˆä¿å®ˆä¼˜åŒ–ï¼‰

åªä¿®æ”¹çŠ¶æ€æœºéƒ¨åˆ†ï¼Œé£é™©æ›´ä½ã€‚

### é€‰é¡¹ C: è®©æˆ‘åˆ›å»ºä¿®æ”¹åçš„æ–‡ä»¶

æˆ‘å¯ä»¥è¯»å–åŸæ–‡ä»¶ï¼Œç”Ÿæˆä¿®æ”¹åçš„å®Œæ•´ç‰ˆæœ¬ï¼Œä½ å¤åˆ¶æ›¿æ¢å³å¯ã€‚

---

## å½“å‰çŠ¶æ€æ€»ç»“

âœ… **æˆåŠŸ**: 1 MHz @ 970 KB/s
âŒ **å¤±è´¥**: >1 MHz â†’ 0 KB/s
ğŸ¯ **ç›®æ ‡**: æ”¯æŒ 5-30 MHzï¼Œè¾¾åˆ° 5-30 MB/s

è¯·å‘Šè¯‰æˆ‘æƒ³ä½¿ç”¨å“ªä¸ªæ–¹æ¡ˆï¼Œæˆ‘ä¼šå¸®ä½ ç”Ÿæˆä¿®æ”¹åçš„æ–‡ä»¶ï¼
