{
  "module_name": "display_mode_enums.h",
  "hash_id": "db771e8fea9082ed96177812ad52b3b51d9914e06f0a80d2f10f5a6cee84dea0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/display_mode_enums.h",
  "human_readable_source": " \n#ifndef __DISPLAY_MODE_ENUMS_H__\n#define __DISPLAY_MODE_ENUMS_H__\n\nenum output_encoder_class {\n\tdm_dp = 0,\n\tdm_hdmi = 1,\n\tdm_wb = 2,\n\tdm_edp = 3,\n\tdm_dp2p0 = 5,\n};\nenum output_format_class {\n\tdm_444 = 0, dm_420 = 1, dm_n422, dm_s422\n};\nenum source_format_class {\n\tdm_444_16 = 0,\n\tdm_444_32 = 1,\n\tdm_444_64 = 2,\n\tdm_420_8 = 3,\n\tdm_420_10 = 4,\n\tdm_420_12 = 5,\n\tdm_422_8 = 6,\n\tdm_422_10 = 7,\n\tdm_444_8 = 8,\n\tdm_mono_8 = dm_444_8,\n\tdm_mono_16 = dm_444_16,\n\tdm_rgbe = 9,\n\tdm_rgbe_alpha = 10,\n};\nenum output_bpc_class {\n\tdm_out_6 = 0, dm_out_8 = 1, dm_out_10 = 2, dm_out_12 = 3, dm_out_16 = 4\n};\nenum scan_direction_class {\n\tdm_horz = 0, dm_vert = 1\n};\nenum dm_swizzle_mode {\n\tdm_sw_linear = 0,\n\tdm_sw_256b_s = 1,\n\tdm_sw_256b_d = 2,\n\tdm_sw_SPARE_0 = 3,\n\tdm_sw_SPARE_1 = 4,\n\tdm_sw_4kb_s = 5,\n\tdm_sw_4kb_d = 6,\n\tdm_sw_SPARE_2 = 7,\n\tdm_sw_SPARE_3 = 8,\n\tdm_sw_64kb_s = 9,\n\tdm_sw_64kb_d = 10,\n\tdm_sw_SPARE_4 = 11,\n\tdm_sw_SPARE_5 = 12,\n\tdm_sw_var_s = 13,\n\tdm_sw_var_d = 14,\n\tdm_sw_SPARE_6 = 15,\n\tdm_sw_SPARE_7 = 16,\n\tdm_sw_64kb_s_t = 17,\n\tdm_sw_64kb_d_t = 18,\n\tdm_sw_SPARE_10 = 19,\n\tdm_sw_SPARE_11 = 20,\n\tdm_sw_4kb_s_x = 21,\n\tdm_sw_4kb_d_x = 22,\n\tdm_sw_SPARE_12 = 23,\n\tdm_sw_SPARE_13 = 24,\n\tdm_sw_64kb_s_x = 25,\n\tdm_sw_64kb_d_x = 26,\n\tdm_sw_64kb_r_x = 27,\n\tdm_sw_SPARE_15 = 28,\n\tdm_sw_var_s_x = 29,\n\tdm_sw_var_d_x = 30,\n\tdm_sw_var_r_x = 31,\n\tdm_sw_gfx7_2d_thin_l_vp,\n\tdm_sw_gfx7_2d_thin_gl,\n};\nenum lb_depth {\n\tdm_lb_10 = 0, dm_lb_8 = 1, dm_lb_6 = 2, dm_lb_12 = 3, dm_lb_16 = 4,\n\tdm_lb_19 = 5\n};\nenum voltage_state {\n\tdm_vmin = 0, dm_vmid = 1, dm_vnom = 2, dm_vmax = 3\n};\nenum source_macro_tile_size {\n\tdm_4k_tile = 0, dm_64k_tile = 1, dm_256k_tile = 2\n};\nenum cursor_bpp {\n\tdm_cur_2bit = 0, dm_cur_32bit = 1, dm_cur_64bit = 2\n};\n\n \nenum clock_change_support {\n\t \n\tdm_dram_clock_change_uninitialized = 0,\n\n\t \n\tdm_dram_clock_change_vactive,\n\n\t \n\tdm_dram_clock_change_vblank,\n\n\tdm_dram_clock_change_vactive_w_mall_full_frame,\n\tdm_dram_clock_change_vactive_w_mall_sub_vp,\n\tdm_dram_clock_change_vblank_w_mall_full_frame,\n\tdm_dram_clock_change_vblank_w_mall_sub_vp,\n\n\t \n\tdm_dram_clock_change_unsupported\n};\n\nenum output_standard {\n\tdm_std_uninitialized = 0,\n\tdm_std_cvtr2,\n\tdm_std_cvt\n};\n\nenum mpc_combine_affinity {\n\tdm_mpc_always_when_possible,\n\tdm_mpc_reduce_voltage,\n\tdm_mpc_reduce_voltage_and_clocks,\n\tdm_mpc_never\n};\n\nenum RequestType {\n\tREQ_256Bytes, REQ_128BytesNonContiguous, REQ_128BytesContiguous, REQ_NA\n};\n\nenum self_refresh_affinity {\n\tdm_try_to_allow_self_refresh_and_mclk_switch,\n\tdm_allow_self_refresh_and_mclk_switch,\n\tdm_allow_self_refresh,\n\tdm_neither_self_refresh_nor_mclk_switch\n};\n\nenum dm_validation_status {\n\tDML_VALIDATION_OK,\n\tDML_FAIL_SCALE_RATIO_TAP,\n\tDML_FAIL_SOURCE_PIXEL_FORMAT,\n\tDML_FAIL_VIEWPORT_SIZE,\n\tDML_FAIL_TOTAL_V_ACTIVE_BW,\n\tDML_FAIL_DIO_SUPPORT,\n\tDML_FAIL_NOT_ENOUGH_DSC,\n\tDML_FAIL_DSC_CLK_REQUIRED,\n\tDML_FAIL_DSC_VALIDATION_FAILURE,\n\tDML_FAIL_URGENT_LATENCY,\n\tDML_FAIL_REORDERING_BUFFER,\n\tDML_FAIL_DISPCLK_DPPCLK,\n\tDML_FAIL_TOTAL_AVAILABLE_PIPES,\n\tDML_FAIL_NUM_OTG,\n\tDML_FAIL_WRITEBACK_MODE,\n\tDML_FAIL_WRITEBACK_LATENCY,\n\tDML_FAIL_WRITEBACK_SCALE_RATIO_TAP,\n\tDML_FAIL_CURSOR_SUPPORT,\n\tDML_FAIL_PITCH_SUPPORT,\n\tDML_FAIL_PTE_BUFFER_SIZE,\n\tDML_FAIL_HOST_VM_IMMEDIATE_FLIP,\n\tDML_FAIL_DSC_INPUT_BPC,\n\tDML_FAIL_PREFETCH_SUPPORT,\n\tDML_FAIL_V_RATIO_PREFETCH,\n\tDML_FAIL_P2I_WITH_420,\n\tDML_FAIL_DSC_ONLY_IF_NECESSARY_WITH_BPP,\n\tDML_FAIL_NOT_DSC422_NATIVE,\n\tDML_FAIL_ODM_COMBINE4TO1,\n\tDML_FAIL_ENOUGH_WRITEBACK_UNITS,\n\tDML_FAIL_VIEWPORT_EXCEEDS_SURFACE,\n\tDML_FAIL_DYNAMIC_METADATA,\n\tDML_FAIL_FMT_BUFFER_EXCEEDED,\n};\n\nenum writeback_config {\n\tdm_normal,\n\tdm_whole_buffer_for_single_stream_no_interleave,\n\tdm_whole_buffer_for_single_stream_interleave,\n};\n\nenum odm_combine_mode {\n\tdm_odm_combine_mode_disabled,\n\tdm_odm_combine_mode_2to1,\n\tdm_odm_combine_mode_4to1,\n\tdm_odm_split_mode_1to2,\n\tdm_odm_mode_mso_1to2,\n\tdm_odm_mode_mso_1to4\n};\n\nenum odm_combine_policy {\n\tdm_odm_combine_policy_dal,\n\tdm_odm_combine_policy_none,\n\tdm_odm_combine_policy_2to1,\n\tdm_odm_combine_policy_4to1,\n\tdm_odm_split_policy_1to2,\n\tdm_odm_mso_policy_1to2,\n\tdm_odm_mso_policy_1to4,\n};\n\nenum immediate_flip_requirement {\n\tdm_immediate_flip_not_required,\n\tdm_immediate_flip_required,\n\tdm_immediate_flip_opportunistic,\n};\n\nenum unbounded_requesting_policy {\n\tdm_unbounded_requesting,\n\tdm_unbounded_requesting_edp_only,\n\tdm_unbounded_requesting_disable\n};\n\nenum dm_rotation_angle {\n\tdm_rotation_0,\n\tdm_rotation_90,\n\tdm_rotation_180,\n\tdm_rotation_270,\n\tdm_rotation_0m,\n\tdm_rotation_90m,\n\tdm_rotation_180m,\n\tdm_rotation_270m,\n};\n\nenum dm_use_mall_for_pstate_change_mode {\n\tdm_use_mall_pstate_change_disable,\n\tdm_use_mall_pstate_change_full_frame,\n\tdm_use_mall_pstate_change_sub_viewport,\n\tdm_use_mall_pstate_change_phantom_pipe\n};\n\nenum dm_use_mall_for_static_screen_mode {\n\tdm_use_mall_static_screen_disable,\n\tdm_use_mall_static_screen_optimize,\n\tdm_use_mall_static_screen_enable,\n};\n\nenum dm_output_link_dp_rate {\n\tdm_dp_rate_na,\n\tdm_dp_rate_hbr,\n\tdm_dp_rate_hbr2,\n\tdm_dp_rate_hbr3,\n\tdm_dp_rate_uhbr10,\n\tdm_dp_rate_uhbr13p5,\n\tdm_dp_rate_uhbr20,\n};\n\nenum dm_fclock_change_support {\n\tdm_fclock_change_vactive,\n\tdm_fclock_change_vblank,\n\tdm_fclock_change_unsupported,\n};\n\nenum dm_prefetch_modes {\n\tdm_prefetch_support_uclk_fclk_and_stutter_if_possible,\n\tdm_prefetch_support_uclk_fclk_and_stutter,\n\tdm_prefetch_support_fclk_and_stutter,\n\tdm_prefetch_support_stutter,\n\tdm_prefetch_support_none,\n};\nenum dm_output_type {\n\tdm_output_type_unknown,\n\tdm_output_type_dp,\n\tdm_output_type_edp,\n\tdm_output_type_dp2p0,\n\tdm_output_type_hdmi,\n\tdm_output_type_hdmifrl,\n};\n\nenum dm_output_rate {\n\tdm_output_rate_unknown,\n\tdm_output_rate_dp_rate_hbr,\n\tdm_output_rate_dp_rate_hbr2,\n\tdm_output_rate_dp_rate_hbr3,\n\tdm_output_rate_dp_rate_uhbr10,\n\tdm_output_rate_dp_rate_uhbr13p5,\n\tdm_output_rate_dp_rate_uhbr20,\n\tdm_output_rate_hdmi_rate_3x3,\n\tdm_output_rate_hdmi_rate_6x3,\n\tdm_output_rate_hdmi_rate_6x4,\n\tdm_output_rate_hdmi_rate_8x4,\n\tdm_output_rate_hdmi_rate_10x4,\n\tdm_output_rate_hdmi_rate_12x4,\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}