/* bench 11990.4.0 11d02fb95b22 */
/* bench 11990.4.1 056a351ecac9 */
/* bench 11990.4.2 a9797eaafd2b */
/* bench 11990.4.3 e7ea45e1a82d */
/* bench 11990.4.4 c15a39bf449d */
/* bench 11990.4.5 42116a346a19 */
/* bench 11990.4.6 4f5d67d75889 */
/* bench 11990.4.7 246922cbe1cb */
/* bench 11113.1.0 2ab475b340d5 */
/* bench 11113.1.1 6eefb9c5c8d9 */
/* bench 11113.1.2 50dc7d4e2063 */
/* bench 11113.1.3 826a3dfa2cef */
/* bench 11113.1.4 39548446b8de */
/* bench 11113.1.5 c01ff1a74fcb */
/* bench 11113.1.6 68f1dd16e059 */
/* bench 11113.1.7 c93e2694661b */
/* bench 11113.1.8 72276fec5577 */
 *  Copyright (C) 2012-2013 Altera Corporation <www.altera.com>
 *
 * Based from clk-highbank.c
 */
#include <linux/of.h>

#include "clk.h"

CLK_OF_DECLARE(socfpga_pll_clk, "altr,socfpga-pll-clock", socfpga_pll_init);
CLK_OF_DECLARE(socfpga_perip_clk, "altr,socfpga-perip-clk", socfpga_periph_init);
CLK_OF_DECLARE(socfpga_gate_clk, "altr,socfpga-gate-clk", socfpga_gate_init);
CLK_OF_DECLARE(socfpga_a10_pll_clk, "altr,socfpga-a10-pll-clock",
	       socfpga_a10_pll_init);
CLK_OF_DECLARE(socfpga_a10_perip_clk, "altr,socfpga-a10-perip-clk",
	       socfpga_a10_periph_init);
CLK_OF_DECLARE(socfpga_a10_gate_clk, "altr,socfpga-a10-gate-clk",
	       socfpga_a10_gate_init);
/* bench 11782.4.0 1dff471a846c */
/* bench 11782.4.1 2bb73765c576 */
/* bench 11782.4.2 af9acabf2b03 */
/* bench 11782.4.3 a0aaba05cab7 */
/* bench 11782.4.4 238096c30da3 */
/* bench 11782.4.5 347dd58fc270 */
/* bench 11782.4.6 0f90abedf982 */
/* bench 11782.4.7 e1bff88b9df5 */
/* bench 11782.4.8 4407a12bd545 */
