Device_Index,State_Index,Module_Path,Data_Type,Register_Name,Verilog_Type,Description
1,0+,jt10.u_jt12,module_instance,jt12_top,module,Instance of jt12_top
2,0,jt12_dout,packed_registers,dout,reg[8-1:0],Packed registers: dout
2,0+,jt12_top.u_dout,module_instance,jt12_dout,module,Instance of jt12_dout
3,0,jt12_mmr,packed_registers,"addr_a, astart_b","reg[16-1:0], reg[16-1:0]","Packed registers: addr_a, astart_b"
3,1,jt12_mmr,packed_registers,"aend_b, adeltan_b","reg[16-1:0], reg[16-1:0]","Packed registers: aend_b, adeltan_b"
3,2,jt12_mmr,packed_registers,"value_A, pcm, selected_register","reg[10-1:0], reg[9-1:0], reg[8-1:0]","Packed registers: value_A, pcm, selected_register"
3,3,jt12_mmr,packed_registers,"op_din, ch_din, value_B, aon_a","reg[8-1:0], reg[8-1:0], reg[8-1:0], reg[8-1:0]","Packed registers: op_din, ch_din, value_B, aon_a"
3,4,jt12_mmr,packed_registers,"lracl, aeg_b, up_opreg, flag_ctl","reg[8-1:0], reg[8-1:0], reg[7-1:0], reg[7-1:0]","Packed registers: lracl, aeg_b, up_opreg, flag_ctl"
3,5,jt12_mmr,packed_registers,"flag_mask, latch_fnum, atl_a, busy_cnt, up_chreg, block_ch3op2","reg[7-1:0], reg[6-1:0], reg[6-1:0], reg[5-1:0], reg[3-1:0], reg[3-1:0]","Packed registers: flag_mask, latch_fnum, atl_a, busy_cnt, up_chreg, block_ch3op2"
3,6,jt12_mmr,packed_registers,"block_ch3op3, block_ch3op1, up_ch, lfo_freq, up_addr, up_lracl, up_op, div_setting, alr_b, up_keyon, csm, effect, part, busy, lfo_en, clr_flag_B, fast_timers","reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[2-1:0], reg[2-1:0], reg[2-1:0], reg, reg, reg, reg, reg, reg, reg, reg","Packed registers: block_ch3op3, block_ch3op1, up_ch, lfo_freq, up_addr, up_lracl, up_op, div_setting, alr_b, up_keyon, csm, effect, part, busy, lfo_en, clr_flag_B, fast_timers"
3,7,jt12_mmr,packed_registers,"pcm_en, pcm_wr, up_start, up_end, up_aon, acmd_on_b, acmd_rep_b, acmd_rst_b, acmd_up_b, pg_stop, eg_stop, psg_wr_n","reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg","Packed registers: pcm_en, pcm_wr, up_start, up_end, up_aon, acmd_on_b, acmd_rep_b, acmd_rst_b, acmd_up_b, pg_stop, eg_stop, psg_wr_n"
3,0+,jt12_top.u_mmr,module_instance,jt12_mmr,module,Instance of jt12_mmr
4,0,jt12_div,packed_registers,"adpcm_cnt666, opn_cnt, ssg_cnt, adpcm_cnt111, adpcm_cnt55, div2, cen_int, cen_ssg_int, cen_adpcm_int, cen_adpcm3_int, cen_55_int, clk_en, clk_en_2, clk_en_ssg, clk_en_666, clk_en_111, clk_en_55","reg[5-1:0], reg[4-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[2-1:0], reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg","Packed registers: adpcm_cnt666, opn_cnt, ssg_cnt, adpcm_cnt111, adpcm_cnt55, div2, cen_int, cen_ssg_int, cen_adpcm_int, cen_adpcm3_int, cen_55_int, clk_en, clk_en_2, clk_en_ssg, clk_en_666, clk_en_111, clk_en_55"
4,0+,jt12_mmr.u_div,module_instance,jt12_div,module,Instance of jt12_div
5,0,jt12_reg,packed_registers,"fb_II, cur_op, ch6op, zero","reg[3-1:0], reg[2-1:0], reg, reg","Packed registers: fb_II, cur_op, ch6op, zero"
5,0+,jt12_mmr.u_reg,module_instance,jt12_reg,module,Instance of jt12_reg
6,0,jt12_kon,packed_registers,"overflow_cycle, tkeyon_op, tkeyon_ch, overflow2, up_keyon_reg, keyon_I","reg[5-1:0], reg[4-1:0], reg[3-1:0], reg, reg, reg","Packed registers: overflow_cycle, tkeyon_op, tkeyon_ch, overflow2, up_keyon_reg, keyon_I"
6,0+,jt12_reg.u_kon,module_instance,jt12_kon,module,Instance of jt12_kon
7,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
7,0+,jt12_kon.u_konch0,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
8,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
8,0+,jt12_kon.u_konch1,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
9,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
9,0+,jt12_kon.u_konch2,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
10,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
10,0+,jt12_kon.u_konch3,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
11,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
11,0+,jt12_kon.u_konch1,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
12,0,jt12_reg_ch,packed_registers,"fnum, block, fb, alg, pms, rl, ams_IV","reg[11-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[2-1:0], reg[2-1:0]","Packed registers: fnum, block, fb, alg, pms, rl, ams_IV"
12,1:start+NUM_CH-1,jt12_reg_ch,array,reg_block,reg[3-1:0][NUM_CH-1:0],Array with NUM_CH elements
12,0+,jt12_reg.u_regch,module_instance,jt12_reg_ch,module,Instance of jt12_reg_ch
12,(1 + NUM_CH):start+NUM_CH-1,jt12_reg_ch,array,reg_fnum,reg[11-1:0][NUM_CH-1:0],Array with NUM_CH elements
12,((1 + NUM_CH) + NUM_CH):start+NUM_CH-1,jt12_reg_ch,array,reg_fb,reg[3-1:0][NUM_CH-1:0],Array with NUM_CH elements
12,(((1 + NUM_CH) + NUM_CH) + NUM_CH):start+NUM_CH-1,jt12_reg_ch,array,reg_alg,reg[3-1:0][NUM_CH-1:0],Array with NUM_CH elements
12,((((1 + NUM_CH) + NUM_CH) + NUM_CH) + NUM_CH):start+NUM_CH-1,jt12_reg_ch,array,reg_rl,reg[2-1:0][NUM_CH-1:0],Array with NUM_CH elements
12,(((((1 + NUM_CH) + NUM_CH) + NUM_CH) + NUM_CH) + NUM_CH):start+NUM_CH-1,jt12_reg_ch,array,reg_ams,reg[2-1:0][NUM_CH-1:0],Array with NUM_CH elements
12,((((((1 + NUM_CH) + NUM_CH) + NUM_CH) + NUM_CH) + NUM_CH) + NUM_CH):start+NUM_CH-1,jt12_reg_ch,array,reg_pms,reg[3-1:0][NUM_CH-1:0],Array with NUM_CH elements
13,0+,jt12_reg.u_csr0,module_instance,jt12_csr,module,Instance of jt12_csr
14,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
14,0+,jt12_csr.u_regch,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
15,0+,jt12_reg.u_csr1,module_instance,jt12_csr,module,Instance of jt12_csr
16,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
16,0+,jt12_csr.u_regch,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
17,0+,jt12_reg.u_csr0,module_instance,jt12_csr,module,Instance of jt12_csr
18,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
18,0+,jt12_csr.u_regch,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
19,0+,jt12_top.u_timers,module_instance,jt12_timers,module,Instance of jt12_timers
20,0,jt12_timer,packed_registers,"load_l, flag","reg, reg","Packed registers: load_l, flag"
20,0+,jt12_timers.timer_A,module_instance,jt12_timer,module,Instance of jt12_timer
21,0,jt12_timer,packed_registers,"load_l, flag","reg, reg","Packed registers: load_l, flag"
21,0+,jt12_timers.timer_B,module_instance,jt12_timer,module,Instance of jt12_timer
22,0,jt12_pg,packed_registers,"phinc_II, detune_mod_II, keycode_II","reg[17-1:0], reg[6-1:0], reg[5-1:0]","Packed registers: phinc_II, detune_mod_II, keycode_II"
22,0+,jt12_top.u_pg,module_instance,jt12_pg,module,Instance of jt12_pg
23,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
23,0+,jt12_pg.u_phsh,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
24,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
24,0+,jt12_pg.u_pad,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
25,0,jt12_eg,packed_registers,"eg_in_II, eg_in_III, eg_in_IV","reg[10-1:0], reg[10-1:0], reg[10-1:0]","Packed registers: eg_in_II, eg_in_III, eg_in_IV"
25,1,jt12_eg,packed_registers,"eg_V, base_rate_II, rate_in_III, ssg_inv_II, ssg_inv_III, ssg_inv_IV, attack_II, attack_III, step_III, ssg_en_II, ssg_en_III, sum_in_III, pg_rst_II","reg[10-1:0], reg[5-1:0], reg[5-1:0], reg, reg, reg, reg, reg, reg, reg, reg, reg, reg","Packed registers: eg_V, base_rate_II, rate_in_III, ssg_inv_II, ssg_inv_III, ssg_inv_IV, attack_II, attack_III, step_III, ssg_en_II, ssg_en_III, sum_in_III, pg_rst_II"
25,0+,jt12_top.u_eg,module_instance,jt12_eg,module,Instance of jt12_eg
26,0,jt12_eg_cnt,packed_registers,"eg_cnt, eg_cnt_base","reg[15-1:0], reg[2-1:0]","Packed registers: eg_cnt, eg_cnt_base"
26,0+,jt12_eg.u_egcnt,module_instance,jt12_eg_cnt,module,Instance of jt12_eg_cnt
27,0:start+width-1,jt12_sh,array,bits,reg[stages-1:0][width-1:0],Array with width elements
27,0+,jt12_eg.u_cntsh,module_instance,jt12_sh,module,Instance of jt12_sh
28,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
28,0+,jt12_eg.u_egsh,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
29,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
29,0+,jt12_eg.u_egstate,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
30,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
30,0+,jt12_eg.u_ssg_inv,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
31,0:start+width-1,jt12_sh_rst,array,bits,reg[stages-1:0][width-1:0],Array with width elements
31,0+,jt12_eg.u_konsh,module_instance,jt12_sh_rst,module,Instance of jt12_sh_rst
32,0:start+width-1,jt12_sh,array,bits,reg[stages-1:0][width-1:0],Array with width elements
32,0+,jt12_top.u_egpad,module_instance,jt12_sh,module,Instance of jt12_sh
33,0,jt12_op,packed_registers,"pm_preshift_II, op_result_internal","reg[15-1:0], reg[14-1:0]","Packed registers: pm_preshift_II, op_result_internal"
33,1,jt12_op,packed_registers,"op_XII, mantissa_XI, exponent_X, exponent_XI","reg[14-1:0], reg[10-1:0], reg[4-1:0], reg[4-1:0]","Packed registers: op_XII, mantissa_XI, exponent_X, exponent_XI"
33,2,jt12_op,packed_registers,"signbit_IX, signbit_X, signbit_XI, s1_II","reg, reg, reg, reg","Packed registers: signbit_IX, signbit_X, signbit_XI, s1_II"
33,0+,jt12_top.u_op,module_instance,jt12_op,module,Instance of jt12_op
34,0:start+width-1,jt12_sh,array,bits,reg[stages-1:0][width-1:0],Array with width elements
34,0+,jt12_op.prev1_buffer,module_instance,jt12_sh,module,Instance of jt12_sh
35,0:start+width-1,jt12_sh,array,bits,reg[stages-1:0][width-1:0],Array with width elements
35,0+,jt12_op.prevprev1_buffer,module_instance,jt12_sh,module,Instance of jt12_sh
36,0:start+width-1,jt12_sh,array,bits,reg[stages-1:0][width-1:0],Array with width elements
36,0+,jt12_op.prev2_buffer,module_instance,jt12_sh,module,Instance of jt12_sh
37,0:start+width-1,jt12_sh,array,bits,reg[stages-1:0][width-1:0],Array with width elements
37,0+,jt12_op.phasemod_sh,module_instance,jt12_sh,module,Instance of jt12_sh
38,0,jt12_logsin,packed_registers,logsin,reg[12-1:0],Packed registers: logsin
38,0+,jt12_op.u_logsin,module_instance,jt12_logsin,module,Instance of jt12_logsin
39,0,jt12_exprom,packed_registers,exp,reg[10-1:0],Packed registers: exp
39,0+,jt12_op.u_exprom,module_instance,jt12_exprom,module,Instance of jt12_exprom
40,0,jt12_rst,packed_registers,"r, rst_n","reg, reg","Packed registers: r, rst_n"
40,0+,jt12_top.u_rst,module_instance,jt12_rst,module,Instance of jt12_rst
41,0,jt10_adpcm_drvA,packed_registers,"aon_cmd_cpy, cur_ch, en_ch, aon_sr, aoff_sr","reg[8-1:0], reg[6-1:0], reg[6-1:0], reg[6-1:0], reg[6-1:0]","Packed registers: aon_cmd_cpy, cur_ch, en_ch, aon_sr, aoff_sr"
41,1,jt10_adpcm_drvA,packed_registers,"data, match","reg[4-1:0], reg","Packed registers: data, match"
41,0+,jt12_top.u_adpcm_a,module_instance,jt10_adpcm_drvA,module,Instance of jt10_adpcm_drvA
42,0,jt10_adpcm_cnt,packed_registers,addr1,reg[21-1:0],Packed registers: addr1
42,1,jt10_adpcm_cnt,packed_registers,addr2,reg[21-1:0],Packed registers: addr2
42,2,jt10_adpcm_cnt,packed_registers,addr3,reg[21-1:0],Packed registers: addr3
42,3,jt10_adpcm_cnt,packed_registers,addr4,reg[21-1:0],Packed registers: addr4
42,4,jt10_adpcm_cnt,packed_registers,addr5,reg[21-1:0],Packed registers: addr5
42,5,jt10_adpcm_cnt,packed_registers,addr6,reg[21-1:0],Packed registers: addr6
42,6,jt10_adpcm_cnt,packed_registers,"start1, start2","reg[12-1:0], reg[12-1:0]","Packed registers: start1, start2"
42,7,jt10_adpcm_cnt,packed_registers,"start3, start4","reg[12-1:0], reg[12-1:0]","Packed registers: start3, start4"
42,8,jt10_adpcm_cnt,packed_registers,"start5, start6","reg[12-1:0], reg[12-1:0]","Packed registers: start5, start6"
42,9,jt10_adpcm_cnt,packed_registers,"end1, end2","reg[12-1:0], reg[12-1:0]","Packed registers: end1, end2"
42,10,jt10_adpcm_cnt,packed_registers,"end3, end4","reg[12-1:0], reg[12-1:0]","Packed registers: end3, end4"
42,11,jt10_adpcm_cnt,packed_registers,"end5, end6, done_sr","reg[12-1:0], reg[12-1:0], reg[6-1:0]","Packed registers: end5, end6, done_sr"
42,12,jt10_adpcm_cnt,packed_registers,"zero, last_done, set_flags, flags, bank1, bank2","reg[6-1:0], reg[6-1:0], reg[6-1:0], reg[6-1:0], reg[4-1:0], reg[4-1:0]","Packed registers: zero, last_done, set_flags, flags, bank1, bank2"
42,13,jt10_adpcm_cnt,packed_registers,"bank3, bank4, bank5, bank6, on1, on2, on3, on4, on5, on6, done1, done2, done3, done4, done5, done6, roe_n1, decon1, clr1, clr2","reg[4-1:0], reg[4-1:0], reg[4-1:0], reg[4-1:0], reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg","Packed registers: bank3, bank4, bank5, bank6, on1, on2, on3, on4, on5, on6, done1, done2, done3, done4, done5, done6, roe_n1, decon1, clr1, clr2"
42,14,jt10_adpcm_cnt,packed_registers,"clr3, clr4, clr5, clr6, skip1, skip2, skip3, skip4, skip5, skip6, sumup6","reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg","Packed registers: clr3, clr4, clr5, clr6, skip1, skip2, skip3, skip4, skip5, skip6, sumup6"
42,0+,jt10_adpcm_drvA.u_cnt,module_instance,jt10_adpcm_cnt,module,Instance of jt10_adpcm_cnt
43,0,jt10_adpcm,packed_registers,"lut_addr2, step1, step2, step6","reg[9-1:0], reg[6-1:0], reg[6-1:0], reg[6-1:0]","Packed registers: lut_addr2, step1, step2, step6"
43,1,jt10_adpcm,packed_registers,"step3, step4, step5, sign2, sign3, chon2, chon3, chon4","reg[6-1:0], reg[6-1:0], reg[6-1:0], reg, reg, reg, reg, reg","Packed registers: step3, step4, step5, sign2, sign3, chon2, chon3, chon4"
43,0+,jt10_adpcm_drvA.u_decoder,module_instance,jt10_adpcm,module,Instance of jt10_adpcm
44,0,jt10_adpcma_lut,packed_registers,inc,reg[12-1:0],Packed registers: inc
44,0+,jt10_adpcm.u_lut,module_instance,jt10_adpcma_lut,module,Instance of jt10_adpcma_lut
45,0,jt10_adpcm_gain,packed_registers,"pcm1, pcm2","reg[16-1:0], reg[16-1:0]","Packed registers: pcm1, pcm2"
45,1,jt10_adpcm_gain,packed_registers,"pcm3, pcm4","reg[16-1:0], reg[16-1:0]","Packed registers: pcm3, pcm4"
45,2,jt10_adpcm_gain,packed_registers,"pcm5, pcm6","reg[16-1:0], reg[16-1:0]","Packed registers: pcm5, pcm6"
45,3,jt10_adpcm_gain,packed_registers,"lin1, lin2, lin6","reg[10-1:0], reg[10-1:0], reg[10-1:0]","Packed registers: lin1, lin2, lin6"
45,4,jt10_adpcm_gain,packed_registers,"lracl1, lracl2, lracl3, lracl4","reg[8-1:0], reg[8-1:0], reg[8-1:0], reg[8-1:0]","Packed registers: lracl1, lracl2, lracl3, lracl4"
45,5,jt10_adpcm_gain,packed_registers,"lracl5, lracl6, db5, sh1, sh6","reg[8-1:0], reg[8-1:0], reg[7-1:0], reg[4-1:0], reg[4-1:0]","Packed registers: lracl5, lracl6, db5, sh1, sh6"
45,6,jt10_adpcm_gain,packed_registers,"shcnt1, shcnt2, shcnt3, shcnt4, shcnt5, shcnt6, match2","reg[4-1:0], reg[4-1:0], reg[4-1:0], reg[4-1:0], reg[4-1:0], reg[4-1:0], reg","Packed registers: shcnt1, shcnt2, shcnt3, shcnt4, shcnt5, shcnt6, match2"
45,0+,jt10_adpcm_drvA.u_gain,module_instance,jt10_adpcm_gain,module,Instance of jt10_adpcm_gain
46,0,jt10_adpcm_acc,packed_registers,acc,reg[18-1:0],Packed registers: acc
46,1,jt10_adpcm_acc,packed_registers,last,reg[18-1:0],Packed registers: last
46,2,jt10_adpcm_acc,packed_registers,pcm_full,reg[18-1:0],Packed registers: pcm_full
46,3,jt10_adpcm_acc,packed_registers,step,reg[18-1:0],Packed registers: step
46,4,jt10_adpcm_acc,packed_registers,pcm_out,reg[16-1:0],Packed registers: pcm_out
46,0+,jt10_adpcm_drvA.u_acc_left,module_instance,jt10_adpcm_acc,module,Instance of jt10_adpcm_acc
47,0,jt10_adpcm_acc,packed_registers,acc,reg[18-1:0],Packed registers: acc
47,1,jt10_adpcm_acc,packed_registers,last,reg[18-1:0],Packed registers: last
47,2,jt10_adpcm_acc,packed_registers,pcm_full,reg[18-1:0],Packed registers: pcm_full
47,3,jt10_adpcm_acc,packed_registers,step,reg[18-1:0],Packed registers: step
47,4,jt10_adpcm_acc,packed_registers,pcm_out,reg[16-1:0],Packed registers: pcm_out
47,0+,jt10_adpcm_drvA.u_acc_right,module_instance,jt10_adpcm_acc,module,Instance of jt10_adpcm_acc
48,0,jt10_adpcm_drvB,packed_registers,"pcm55_l, pcm55_r","reg[16-1:0], reg[16-1:0]","Packed registers: pcm55_l, pcm55_r"
48,1,jt10_adpcm_drvB,packed_registers,"din, roe_n","reg[4-1:0], reg","Packed registers: din, roe_n"
48,0+,jt12_top.u_adpcm_b,module_instance,jt10_adpcm_drvB,module,Instance of jt10_adpcm_drvB
49,0,jt10_adpcmb_cnt,packed_registers,addr,reg[24-1:0],Packed registers: addr
49,1,jt10_adpcmb_cnt,packed_registers,"cnt, set_flag, last_set, restart, nibble_sel, chon, flag, clr_dec, adv","reg[16-1:0], reg, reg, reg, reg, reg, reg, reg, reg","Packed registers: cnt, set_flag, last_set, restart, nibble_sel, chon, flag, clr_dec, adv"
49,0+,jt10_adpcm_drvB.u_cnt,module_instance,jt10_adpcmb_cnt,module,Instance of jt10_adpcmb_cnt
50,0,jt10_adpcmb,packed_registers,"d2, adv2, sign_data2, sign_data3, sign_data4, sign_data5, need_clr","reg[4-1:0], reg[4-1:0], reg, reg, reg, reg, reg","Packed registers: d2, adv2, sign_data2, sign_data3, sign_data4, sign_data5, need_clr"
50,0+,jt10_adpcm_drvB.u_decoder,module_instance,jt10_adpcmb,module,Instance of jt10_adpcmb
51,0,jt10_adpcmb_interpol,packed_registers,pre_dx,reg[17-1:0],Packed registers: pre_dx
51,1,jt10_adpcmb_interpol,packed_registers,"pcmlast, delta_x","reg[16-1:0], reg[16-1:0]","Packed registers: pcmlast, delta_x"
51,2,jt10_adpcmb_interpol,packed_registers,"pcminter, step","reg[16-1:0], reg[16-1:0]","Packed registers: pcminter, step"
51,3,jt10_adpcmb_interpol,packed_registers,"deltan, pre_dn, start_div, step_sign, next_step_sign","reg[4-1:0], reg[4-1:0], reg, reg, reg","Packed registers: deltan, pre_dn, start_div, step_sign, next_step_sign"
51,0+,jt10_adpcm_drvB.u_interpol,module_instance,jt10_adpcmb_interpol,module,Instance of jt10_adpcmb_interpol
52,0+,jt10_adpcmb_interpol.u_div,module_instance,jt10_adpcm_div,module,Instance of jt10_adpcm_div
53,0,jt10_adpcmb_gain,packed_registers,pcm_out,reg[16-1:0],Packed registers: pcm_out
53,0+,jt10_adpcm_drvB.u_gain,module_instance,jt10_adpcmb_gain,module,Instance of jt10_adpcmb_gain
54,0+,jt12_top.u_acc,module_instance,jt10_acc,module,Instance of jt10_acc
55,0+,jt10_acc.u_left,module_instance,jt12_single_acc,module,Instance of jt12_single_acc
56,0+,jt10_acc.u_right,module_instance,jt12_single_acc,module,Instance of jt12_single_acc
57,0,jt12_lfo,packed_registers,"cnt, lfo_mod","reg[7-1:0], reg[7-1:0]","Packed registers: cnt, lfo_mod"
57,0+,jt12_top.u_lfo,module_instance,jt12_lfo,module,Instance of jt12_lfo
58,0,jt49,packed_registers,"acc, sound, dout","reg[10-1:0], reg[10-1:0], reg[8-1:0]","Packed registers: acc, sound, dout"
58,1,jt49,packed_registers,"A, B, C, logA","reg[8-1:0], reg[8-1:0], reg[8-1:0], reg[5-1:0]","Packed registers: A, B, C, logA"
58,2,jt49,packed_registers,"logB, logC, log, acc_st, Amix, Bmix, Cmix, eg_restart, last_write","reg[5-1:0], reg[5-1:0], reg[5-1:0], reg[4-1:0], reg, reg, reg, reg, reg","Packed registers: logB, logC, log, acc_st, Amix, Bmix, Cmix, eg_restart, last_write"
58,3:18,jt49,array,regarray,reg[8-1:0][16-1:0],Array with 16 elements
58,0+,jt12_top.u_psg,module_instance,jt49,module,Instance of jt49
59,0,jt49_cen,packed_registers,"cencnt, cen16, cen256","reg[10-1:0], reg, reg","Packed registers: cencnt, cen16, cen256"
59,0+,jt49.u_cen,module_instance,jt49_cen,module,Instance of jt49_cen
60,0,jt49_div,packed_registers,div,reg,Packed registers: div
60,0+,jt49.u_chA,module_instance,jt49_div,module,Instance of jt49_div
61,0,jt49_div,packed_registers,div,reg,Packed registers: div
61,0+,jt49.u_chB,module_instance,jt49_div,module,Instance of jt49_div
62,0,jt49_div,packed_registers,div,reg,Packed registers: div
62,0+,jt49.u_chC,module_instance,jt49_div,module,Instance of jt49_div
63,0,jt49_noise,packed_registers,"poly17, last_en, noise","reg[17-1:0], reg, reg","Packed registers: poly17, last_en, noise"
63,0+,jt49.u_ng,module_instance,jt49_noise,module,Instance of jt49_noise
64,0,jt49_div,packed_registers,div,reg,Packed registers: div
64,0+,jt49_noise.u_div,module_instance,jt49_div,module,Instance of jt49_div
65,0,jt49_div,packed_registers,div,reg,Packed registers: div
65,0+,jt49.u_envdiv,module_instance,jt49_div,module,Instance of jt49_div
66,0,jt49_eg,packed_registers,"gain, env, inv, stop, last_step, rst_latch, rst_clr","reg[5-1:0], reg[5-1:0], reg, reg, reg, reg, reg","Packed registers: gain, env, inv, stop, last_step, rst_latch, rst_clr"
66,0+,jt49.u_env,module_instance,jt49_eg,module,Instance of jt49_eg
67,0,jt49_exp,packed_registers,dout,reg[8-1:0],Packed registers: dout
67,0+,jt49.u_exp,module_instance,jt49_exp,module,Instance of jt49_exp
68,0,jt12_rst,packed_registers,"r, rst_n","reg, reg","Packed registers: r, rst_n"
68,0+,jt12_top.u_rst_pcm,module_instance,jt12_rst,module,Instance of jt12_rst
69,0,jt12_pcm_interpol,packed_registers,"sign, last_pcm_wr, start_div","reg, reg, reg","Packed registers: sign, last_pcm_wr, start_div"
69,0+,jt12_top.u_pcm,module_instance,jt12_pcm_interpol,module,Instance of jt12_pcm_interpol
70,0+,jt12_pcm_interpol.u_div,module_instance,jt10_adpcm_div,module,Instance of jt10_adpcm_div
71,0,jt12_acc,packed_registers,"left, right, pcm_sum","reg[12-1:0], reg[12-1:0], reg","Packed registers: left, right, pcm_sum"
71,0+,jt12_top.u_acc,module_instance,jt12_acc,module,Instance of jt12_acc
72,0+,jt12_acc.u_left,module_instance,jt12_single_acc,module,Instance of jt12_single_acc
73,0+,jt12_acc.u_right,module_instance,jt12_single_acc,module,Instance of jt12_single_acc
74,0+,jt12_top.u_acc,module_instance,jt03_acc,module,Instance of jt03_acc
75,0+,jt03_acc.u_mono,module_instance,jt12_single_acc,module,Instance of jt12_single_acc
