Flow report for mea_salida
Sun Nov 10 18:02:58 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sun Nov 10 18:02:58 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; mea_salida                                  ;
; Top-level Entity Name              ; mea_salida                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5 / 6,272 ( < 1 % )                         ;
;     Total combinational functions  ; 4 / 6,272 ( < 1 % )                         ;
;     Dedicated logic registers      ; 5 / 6,272 ( < 1 % )                         ;
; Total registers                    ; 5                                           ;
; Total pins                         ; 6 / 92 ( 7 % )                              ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; Device                             ; EP4CE6E22C6                                 ;
; Timing Models                      ; Final                                       ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/10/2019 18:02:38 ;
; Main task         ; Compilation         ;
; Revision Name     ; mea_salida          ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                      ;
+--------------------------------------+---------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                                                           ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+---------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 48710646228159.157341975706082                                                  ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; dut                                                                             ; --            ; --          ; TBmea_salida   ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; TBmea_salida                                                                    ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR        ; simulation/modelsim                                                             ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Vhdl                                                                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (VHDL)                                                          ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; ../../../../Escritorio/FPGA Proyectos/laboratorio_5/test_bench/TBmea_salida.vhd ; --            ; --          ; TBmea_salida   ;
; EDA_TEST_BENCH_MODULE_NAME           ; TBmea_salida                                                                    ; --            ; --          ; TBmea_salida   ;
; EDA_TEST_BENCH_NAME                  ; TBmea_salida                                                                    ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ps                                                                            ; --            ; --          ; eda_simulation ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                          ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                          ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                          ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                    ; --            ; --          ; --             ;
+--------------------------------------+---------------------------------------------------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:13     ; 1.0                     ; 961 MB              ; 00:00:29                           ;
; Fitter               ; 00:00:04     ; 1.0                     ; 1245 MB             ; 00:00:04                           ;
; Assembler            ; 00:00:00     ; 1.0                     ; 815 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 818 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 1049 MB             ; 00:00:01                           ;
; Total                ; 00:00:18     ; --                      ; --                  ; 00:00:36                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; julio-X556UAK    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; Fitter               ; julio-X556UAK    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; Assembler            ; julio-X556UAK    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; Timing Analyzer      ; julio-X556UAK    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; EDA Netlist Writer   ; julio-X556UAK    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off mea_salida -c mea_salida
quartus_fit --read_settings_files=off --write_settings_files=off mea_salida -c mea_salida
quartus_asm --read_settings_files=off --write_settings_files=off mea_salida -c mea_salida
quartus_sta mea_salida -c mea_salida
quartus_eda --read_settings_files=off --write_settings_files=off mea_salida -c mea_salida



