$date
	Sun May 16 01:59:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 16 ! d_out [15:0] $end
$var reg 8 " a_in [7:0] $end
$var reg 8 # b_in [7:0] $end
$var reg 4 $ command_in [3:0] $end
$var reg 1 % oe $end
$var integer 32 & i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
x%
bx $
bx #
bx "
bx !
$end
#5
b101010000 !
b0 $
b11001001 #
b10000111 "
1%
#15
b10001000 !
b1 $
b1 &
#25
b1111111110111110 !
b10 $
b10 &
#35
b10000110 !
b11 $
b11 &
#45
b110100111111111 !
b100 $
b100 &
#55
b1000011 !
b101 $
b101 &
#65
b0 !
b110 $
b110 &
#75
b111 $
b111 &
#85
b1111111101111000 !
b1000 $
b1000 &
#95
b10000001 !
b1001 $
b1001 &
#105
b11001111 !
b1010 $
b1010 &
#115
b1111111101111110 !
b1011 $
b1011 &
#125
b1111111100110000 !
b1100 $
b1100 &
#135
b1001110 !
b1101 $
b1101 &
#145
b1111111100110000 !
b1110 $
b1110 &
#155
b10000111 !
b1111 $
b1111 &
#165
b10000 &
