
STM32_eth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015b7c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002d9c  08015e1c  08015e1c  00016e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018bb8  08018bb8  00019bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08018bc0  08018bc0  00019bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08018bc4  08018bc4  00019bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000090  24000000  08018bc8  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00007f5c  24000090  08018c58  0001a090  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24007fec  08018c58  0001afec  2**0
                  ALLOC
  9 .lwip_sec     00044b83  30000000  30000000  0001b000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0001a090  2**0
                  CONTENTS, READONLY
 11 .debug_info   000336c9  00000000  00000000  0001a0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000079ed  00000000  00000000  0004d787  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002588  00000000  00000000  00055178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001d85  00000000  00000000  00057700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00011f4b  00000000  00000000  00059485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003d789  00000000  00000000  0006b3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0018518f  00000000  00000000  000a8b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0022dce8  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a464  00000000  00000000  0022dd2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000050  00000000  00000000  00238190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000090 	.word	0x24000090
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015e04 	.word	0x08015e04

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000094 	.word	0x24000094
 80002dc:	08015e04 	.word	0x08015e04

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b084      	sub	sp, #16
 8000384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000386:	f000 f9cb 	bl	8000720 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800038a:	4b3c      	ldr	r3, [pc, #240]	@ (800047c <main+0xfc>)
 800038c:	695b      	ldr	r3, [r3, #20]
 800038e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000392:	2b00      	cmp	r3, #0
 8000394:	d11b      	bne.n	80003ce <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000396:	f3bf 8f4f 	dsb	sy
}
 800039a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800039c:	f3bf 8f6f 	isb	sy
}
 80003a0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003a2:	4b36      	ldr	r3, [pc, #216]	@ (800047c <main+0xfc>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80003aa:	f3bf 8f4f 	dsb	sy
}
 80003ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003b0:	f3bf 8f6f 	isb	sy
}
 80003b4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003b6:	4b31      	ldr	r3, [pc, #196]	@ (800047c <main+0xfc>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	4a30      	ldr	r2, [pc, #192]	@ (800047c <main+0xfc>)
 80003bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80003c2:	f3bf 8f4f 	dsb	sy
}
 80003c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003c8:	f3bf 8f6f 	isb	sy
}
 80003cc:	e000      	b.n	80003d0 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003ce:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80003d0:	4b2a      	ldr	r3, [pc, #168]	@ (800047c <main+0xfc>)
 80003d2:	695b      	ldr	r3, [r3, #20]
 80003d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d138      	bne.n	800044e <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80003dc:	4b27      	ldr	r3, [pc, #156]	@ (800047c <main+0xfc>)
 80003de:	2200      	movs	r2, #0
 80003e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80003e4:	f3bf 8f4f 	dsb	sy
}
 80003e8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80003ea:	4b24      	ldr	r3, [pc, #144]	@ (800047c <main+0xfc>)
 80003ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80003f0:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80003f2:	68fb      	ldr	r3, [r7, #12]
 80003f4:	0b5b      	lsrs	r3, r3, #13
 80003f6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80003fa:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	08db      	lsrs	r3, r3, #3
 8000400:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000404:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000406:	68bb      	ldr	r3, [r7, #8]
 8000408:	015a      	lsls	r2, r3, #5
 800040a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800040e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000414:	4919      	ldr	r1, [pc, #100]	@ (800047c <main+0xfc>)
 8000416:	4313      	orrs	r3, r2
 8000418:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	1e5a      	subs	r2, r3, #1
 8000420:	607a      	str	r2, [r7, #4]
 8000422:	2b00      	cmp	r3, #0
 8000424:	d1ef      	bne.n	8000406 <main+0x86>
    } while(sets-- != 0U);
 8000426:	68bb      	ldr	r3, [r7, #8]
 8000428:	1e5a      	subs	r2, r3, #1
 800042a:	60ba      	str	r2, [r7, #8]
 800042c:	2b00      	cmp	r3, #0
 800042e:	d1e5      	bne.n	80003fc <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000430:	f3bf 8f4f 	dsb	sy
}
 8000434:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000436:	4b11      	ldr	r3, [pc, #68]	@ (800047c <main+0xfc>)
 8000438:	695b      	ldr	r3, [r3, #20]
 800043a:	4a10      	ldr	r2, [pc, #64]	@ (800047c <main+0xfc>)
 800043c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000440:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000442:	f3bf 8f4f 	dsb	sy
}
 8000446:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000448:	f3bf 8f6f 	isb	sy
}
 800044c:	e000      	b.n	8000450 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800044e:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000450:	f000 fe06 	bl	8001060 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000454:	f000 f81a 	bl	800048c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000458:	f000 f8c0 	bl	80005dc <MX_GPIO_Init>
  MX_QUADSPI_Init();
 800045c:	f000 f892 	bl	8000584 <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000460:	f006 fd5a 	bl	8006f18 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000464:	4a06      	ldr	r2, [pc, #24]	@ (8000480 <main+0x100>)
 8000466:	2100      	movs	r1, #0
 8000468:	4806      	ldr	r0, [pc, #24]	@ (8000484 <main+0x104>)
 800046a:	f006 fdb4 	bl	8006fd6 <osThreadNew>
 800046e:	4603      	mov	r3, r0
 8000470:	4a05      	ldr	r2, [pc, #20]	@ (8000488 <main+0x108>)
 8000472:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000474:	f006 fd74 	bl	8006f60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000478:	bf00      	nop
 800047a:	e7fd      	b.n	8000478 <main+0xf8>
 800047c:	e000ed00 	.word	0xe000ed00
 8000480:	08018978 	.word	0x08018978
 8000484:	0800070d 	.word	0x0800070d
 8000488:	240000f8 	.word	0x240000f8

0800048c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b09c      	sub	sp, #112	@ 0x70
 8000490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000492:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000496:	224c      	movs	r2, #76	@ 0x4c
 8000498:	2100      	movs	r1, #0
 800049a:	4618      	mov	r0, r3
 800049c:	f014 fe0f 	bl	80150be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	2220      	movs	r2, #32
 80004a4:	2100      	movs	r1, #0
 80004a6:	4618      	mov	r0, r3
 80004a8:	f014 fe09 	bl	80150be <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80004ac:	2002      	movs	r0, #2
 80004ae:	f002 fedd 	bl	800326c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004b2:	2300      	movs	r3, #0
 80004b4:	603b      	str	r3, [r7, #0]
 80004b6:	4b31      	ldr	r3, [pc, #196]	@ (800057c <SystemClock_Config+0xf0>)
 80004b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004ba:	4a30      	ldr	r2, [pc, #192]	@ (800057c <SystemClock_Config+0xf0>)
 80004bc:	f023 0301 	bic.w	r3, r3, #1
 80004c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80004c2:	4b2e      	ldr	r3, [pc, #184]	@ (800057c <SystemClock_Config+0xf0>)
 80004c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	603b      	str	r3, [r7, #0]
 80004cc:	4b2c      	ldr	r3, [pc, #176]	@ (8000580 <SystemClock_Config+0xf4>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	4a2b      	ldr	r2, [pc, #172]	@ (8000580 <SystemClock_Config+0xf4>)
 80004d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80004d6:	6193      	str	r3, [r2, #24]
 80004d8:	4b29      	ldr	r3, [pc, #164]	@ (8000580 <SystemClock_Config+0xf4>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80004e0:	603b      	str	r3, [r7, #0]
 80004e2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004e4:	bf00      	nop
 80004e6:	4b26      	ldr	r3, [pc, #152]	@ (8000580 <SystemClock_Config+0xf4>)
 80004e8:	699b      	ldr	r3, [r3, #24]
 80004ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80004f2:	d1f8      	bne.n	80004e6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004f4:	2302      	movs	r3, #2
 80004f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80004f8:	2301      	movs	r3, #1
 80004fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004fc:	2340      	movs	r3, #64	@ 0x40
 80004fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000500:	2302      	movs	r3, #2
 8000502:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000504:	2300      	movs	r3, #0
 8000506:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 32;
 8000508:	2320      	movs	r3, #32
 800050a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 400;
 800050c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000510:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000512:	2302      	movs	r3, #2
 8000514:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000516:	2302      	movs	r3, #2
 8000518:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800051a:	2302      	movs	r3, #2
 800051c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800051e:	2304      	movs	r3, #4
 8000520:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000522:	2300      	movs	r3, #0
 8000524:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000526:	2300      	movs	r3, #0
 8000528:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800052a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800052e:	4618      	mov	r0, r3
 8000530:	f002 ff90 	bl	8003454 <HAL_RCC_OscConfig>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800053a:	f000 f967 	bl	800080c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800053e:	233f      	movs	r3, #63	@ 0x3f
 8000540:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000542:	2303      	movs	r3, #3
 8000544:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000546:	2300      	movs	r3, #0
 8000548:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800054a:	2308      	movs	r3, #8
 800054c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800054e:	2340      	movs	r3, #64	@ 0x40
 8000550:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000552:	2340      	movs	r3, #64	@ 0x40
 8000554:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000556:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800055a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800055c:	2340      	movs	r3, #64	@ 0x40
 800055e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2102      	movs	r1, #2
 8000564:	4618      	mov	r0, r3
 8000566:	f003 fbcf 	bl	8003d08 <HAL_RCC_ClockConfig>
 800056a:	4603      	mov	r3, r0
 800056c:	2b00      	cmp	r3, #0
 800056e:	d001      	beq.n	8000574 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000570:	f000 f94c 	bl	800080c <Error_Handler>
  }
}
 8000574:	bf00      	nop
 8000576:	3770      	adds	r7, #112	@ 0x70
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	58000400 	.word	0x58000400
 8000580:	58024800 	.word	0x58024800

08000584 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000588:	4b12      	ldr	r3, [pc, #72]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 800058a:	4a13      	ldr	r2, [pc, #76]	@ (80005d8 <MX_QUADSPI_Init+0x54>)
 800058c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800058e:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 8000590:	2202      	movs	r2, #2
 8000592:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 32;
 8000594:	4b0f      	ldr	r3, [pc, #60]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 8000596:	2220      	movs	r2, #32
 8000598:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800059a:	4b0e      	ldr	r3, [pc, #56]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 800059c:	2210      	movs	r2, #16
 800059e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 80005a0:	4b0c      	ldr	r3, [pc, #48]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005a2:	2218      	movs	r2, #24
 80005a4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_2_CYCLE;
 80005a6:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005ac:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80005ae:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80005b4:	4b07      	ldr	r3, [pc, #28]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80005ba:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005bc:	2200      	movs	r2, #0
 80005be:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80005c0:	4804      	ldr	r0, [pc, #16]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005c2:	f002 fe8d 	bl	80032e0 <HAL_QSPI_Init>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80005cc:	f000 f91e 	bl	800080c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80005d0:	bf00      	nop
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	240000ac 	.word	0x240000ac
 80005d8:	52005000 	.word	0x52005000

080005dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08c      	sub	sp, #48	@ 0x30
 80005e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e2:	f107 031c 	add.w	r3, r7, #28
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
 80005f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005f2:	4b43      	ldr	r3, [pc, #268]	@ (8000700 <MX_GPIO_Init+0x124>)
 80005f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005f8:	4a41      	ldr	r2, [pc, #260]	@ (8000700 <MX_GPIO_Init+0x124>)
 80005fa:	f043 0310 	orr.w	r3, r3, #16
 80005fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000602:	4b3f      	ldr	r3, [pc, #252]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000604:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000608:	f003 0310 	and.w	r3, r3, #16
 800060c:	61bb      	str	r3, [r7, #24]
 800060e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000610:	4b3b      	ldr	r3, [pc, #236]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000616:	4a3a      	ldr	r2, [pc, #232]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800061c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000620:	4b37      	ldr	r3, [pc, #220]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800062a:	617b      	str	r3, [r7, #20]
 800062c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b34      	ldr	r3, [pc, #208]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000630:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000634:	4a32      	ldr	r2, [pc, #200]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000636:	f043 0304 	orr.w	r3, r3, #4
 800063a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800063e:	4b30      	ldr	r3, [pc, #192]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000640:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000644:	f003 0304 	and.w	r3, r3, #4
 8000648:	613b      	str	r3, [r7, #16]
 800064a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064c:	4b2c      	ldr	r3, [pc, #176]	@ (8000700 <MX_GPIO_Init+0x124>)
 800064e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000652:	4a2b      	ldr	r2, [pc, #172]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000654:	f043 0301 	orr.w	r3, r3, #1
 8000658:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800065c:	4b28      	ldr	r3, [pc, #160]	@ (8000700 <MX_GPIO_Init+0x124>)
 800065e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000662:	f003 0301 	and.w	r3, r3, #1
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066a:	4b25      	ldr	r3, [pc, #148]	@ (8000700 <MX_GPIO_Init+0x124>)
 800066c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000670:	4a23      	ldr	r2, [pc, #140]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000672:	f043 0302 	orr.w	r3, r3, #2
 8000676:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800067a:	4b21      	ldr	r3, [pc, #132]	@ (8000700 <MX_GPIO_Init+0x124>)
 800067c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000680:	f003 0302 	and.w	r3, r3, #2
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000688:	4b1d      	ldr	r3, [pc, #116]	@ (8000700 <MX_GPIO_Init+0x124>)
 800068a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800068e:	4a1c      	ldr	r2, [pc, #112]	@ (8000700 <MX_GPIO_Init+0x124>)
 8000690:	f043 0308 	orr.w	r3, r3, #8
 8000694:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000698:	4b19      	ldr	r3, [pc, #100]	@ (8000700 <MX_GPIO_Init+0x124>)
 800069a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800069e:	f003 0308 	and.w	r3, r3, #8
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ETH_RST_GPIO_Port, ETH_RST_Pin, GPIO_PIN_RESET);
 80006a6:	2200      	movs	r2, #0
 80006a8:	2101      	movs	r1, #1
 80006aa:	4816      	ldr	r0, [pc, #88]	@ (8000704 <MX_GPIO_Init+0x128>)
 80006ac:	f002 fdc4 	bl	8003238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006b6:	4814      	ldr	r0, [pc, #80]	@ (8000708 <MX_GPIO_Init+0x12c>)
 80006b8:	f002 fdbe 	bl	8003238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ETH_RST_Pin */
  GPIO_InitStruct.Pin = ETH_RST_Pin;
 80006bc:	2301      	movs	r3, #1
 80006be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c0:	2301      	movs	r3, #1
 80006c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c4:	2300      	movs	r3, #0
 80006c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006c8:	2302      	movs	r3, #2
 80006ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ETH_RST_GPIO_Port, &GPIO_InitStruct);
 80006cc:	f107 031c 	add.w	r3, r7, #28
 80006d0:	4619      	mov	r1, r3
 80006d2:	480c      	ldr	r0, [pc, #48]	@ (8000704 <MX_GPIO_Init+0x128>)
 80006d4:	f002 fc00 	bl	8002ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80006d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006de:	2301      	movs	r3, #1
 80006e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e6:	2300      	movs	r3, #0
 80006e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80006ea:	f107 031c 	add.w	r3, r7, #28
 80006ee:	4619      	mov	r1, r3
 80006f0:	4805      	ldr	r0, [pc, #20]	@ (8000708 <MX_GPIO_Init+0x12c>)
 80006f2:	f002 fbf1 	bl	8002ed8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006f6:	bf00      	nop
 80006f8:	3730      	adds	r7, #48	@ 0x30
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	58024400 	.word	0x58024400
 8000704:	58020800 	.word	0x58020800
 8000708:	58021000 	.word	0x58021000

0800070c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000714:	f005 fcf6 	bl	8006104 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000718:	2001      	movs	r0, #1
 800071a:	f006 fcf9 	bl	8007110 <osDelay>
 800071e:	e7fb      	b.n	8000718 <StartDefaultTask+0xc>

08000720 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000726:	463b      	mov	r3, r7
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000732:	f000 fdf1 	bl	8001318 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000736:	2301      	movs	r3, #1
 8000738:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800073a:	2300      	movs	r3, #0
 800073c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000742:	231f      	movs	r3, #31
 8000744:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000746:	2387      	movs	r3, #135	@ 0x87
 8000748:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800074a:	2300      	movs	r3, #0
 800074c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800074e:	2300      	movs	r3, #0
 8000750:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000752:	2301      	movs	r3, #1
 8000754:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000756:	2301      	movs	r3, #1
 8000758:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800075a:	2300      	movs	r3, #0
 800075c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800075e:	2300      	movs	r3, #0
 8000760:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000762:	463b      	mov	r3, r7
 8000764:	4618      	mov	r0, r3
 8000766:	f000 fe0f 	bl	8001388 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800076a:	2301      	movs	r3, #1
 800076c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 800076e:	4b1c      	ldr	r3, [pc, #112]	@ (80007e0 <MPU_Config+0xc0>)
 8000770:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8000772:	2310      	movs	r3, #16
 8000774:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000776:	2300      	movs	r3, #0
 8000778:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800077a:	2301      	movs	r3, #1
 800077c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800077e:	2300      	movs	r3, #0
 8000780:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000782:	463b      	mov	r3, r7
 8000784:	4618      	mov	r0, r3
 8000786:	f000 fdff 	bl	8001388 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 800078a:	2302      	movs	r3, #2
 800078c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 800078e:	4b15      	ldr	r3, [pc, #84]	@ (80007e4 <MPU_Config+0xc4>)
 8000790:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 8000792:	2308      	movs	r3, #8
 8000794:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000796:	2300      	movs	r3, #0
 8000798:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800079a:	2301      	movs	r3, #1
 800079c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800079e:	2301      	movs	r3, #1
 80007a0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80007a2:	463b      	mov	r3, r7
 80007a4:	4618      	mov	r0, r3
 80007a6:	f000 fdef 	bl	8001388 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 80007aa:	2303      	movs	r3, #3
 80007ac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 80007ae:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 80007b2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80007b4:	2312      	movs	r3, #18
 80007b6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80007b8:	2303      	movs	r3, #3
 80007ba:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80007bc:	2300      	movs	r3, #0
 80007be:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80007c0:	2301      	movs	r3, #1
 80007c2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80007c4:	2300      	movs	r3, #0
 80007c6:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80007c8:	463b      	mov	r3, r7
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 fddc 	bl	8001388 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80007d0:	2004      	movs	r0, #4
 80007d2:	f000 fdb9 	bl	8001348 <HAL_MPU_Enable>

}
 80007d6:	bf00      	nop
 80007d8:	3710      	adds	r7, #16
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	30020000 	.word	0x30020000
 80007e4:	30040000 	.word	0x30040000

080007e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a04      	ldr	r2, [pc, #16]	@ (8000808 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d101      	bne.n	80007fe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80007fa:	f000 fc6d 	bl	80010d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40001000 	.word	0x40001000

0800080c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000810:	b672      	cpsid	i
}
 8000812:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <Error_Handler+0x8>

08000818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081e:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <HAL_MspInit+0x38>)
 8000820:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000824:	4a0a      	ldr	r2, [pc, #40]	@ (8000850 <HAL_MspInit+0x38>)
 8000826:	f043 0302 	orr.w	r3, r3, #2
 800082a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800082e:	4b08      	ldr	r3, [pc, #32]	@ (8000850 <HAL_MspInit+0x38>)
 8000830:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000834:	f003 0302 	and.w	r3, r3, #2
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800083c:	2200      	movs	r2, #0
 800083e:	210f      	movs	r1, #15
 8000840:	f06f 0001 	mvn.w	r0, #1
 8000844:	f000 fd40 	bl	80012c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	58024400 	.word	0x58024400

08000854 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b0bc      	sub	sp, #240	@ 0xf0
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800086c:	f107 0318 	add.w	r3, r7, #24
 8000870:	22c0      	movs	r2, #192	@ 0xc0
 8000872:	2100      	movs	r1, #0
 8000874:	4618      	mov	r0, r3
 8000876:	f014 fc22 	bl	80150be <memset>
  if(hqspi->Instance==QUADSPI)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a4b      	ldr	r2, [pc, #300]	@ (80009ac <HAL_QSPI_MspInit+0x158>)
 8000880:	4293      	cmp	r3, r2
 8000882:	f040 808f 	bne.w	80009a4 <HAL_QSPI_MspInit+0x150>

    /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000886:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800088a:	f04f 0300 	mov.w	r3, #0
 800088e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000892:	2300      	movs	r3, #0
 8000894:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000896:	f107 0318 	add.w	r3, r7, #24
 800089a:	4618      	mov	r0, r3
 800089c:	f003 fdec 	bl	8004478 <HAL_RCCEx_PeriphCLKConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 80008a6:	f7ff ffb1 	bl	800080c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80008aa:	4b41      	ldr	r3, [pc, #260]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 80008ac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80008b0:	4a3f      	ldr	r2, [pc, #252]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 80008b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008b6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80008ba:	4b3d      	ldr	r3, [pc, #244]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 80008bc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80008c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008c4:	617b      	str	r3, [r7, #20]
 80008c6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80008c8:	4b39      	ldr	r3, [pc, #228]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 80008ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ce:	4a38      	ldr	r2, [pc, #224]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 80008d0:	f043 0310 	orr.w	r3, r3, #16
 80008d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008d8:	4b35      	ldr	r3, [pc, #212]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 80008da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008de:	f003 0310 	and.w	r3, r3, #16
 80008e2:	613b      	str	r3, [r7, #16]
 80008e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e6:	4b32      	ldr	r3, [pc, #200]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 80008e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ec:	4a30      	ldr	r2, [pc, #192]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 80008ee:	f043 0302 	orr.w	r3, r3, #2
 80008f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008f6:	4b2e      	ldr	r3, [pc, #184]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 80008f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008fc:	f003 0302 	and.w	r3, r3, #2
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000904:	4b2a      	ldr	r3, [pc, #168]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 8000906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800090a:	4a29      	ldr	r2, [pc, #164]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 800090c:	f043 0308 	orr.w	r3, r3, #8
 8000910:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000914:	4b26      	ldr	r3, [pc, #152]	@ (80009b0 <HAL_QSPI_MspInit+0x15c>)
 8000916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800091a:	f003 0308 	and.w	r3, r3, #8
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
    PB10     ------> QUADSPI_BK1_NCS
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000922:	2304      	movs	r3, #4
 8000924:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000928:	2302      	movs	r3, #2
 800092a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000934:	2303      	movs	r3, #3
 8000936:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800093a:	2309      	movs	r3, #9
 800093c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000940:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000944:	4619      	mov	r1, r3
 8000946:	481b      	ldr	r0, [pc, #108]	@ (80009b4 <HAL_QSPI_MspInit+0x160>)
 8000948:	f002 fac6 	bl	8002ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 800094c:	f240 4304 	movw	r3, #1028	@ 0x404
 8000950:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000954:	2302      	movs	r3, #2
 8000956:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000966:	2309      	movs	r3, #9
 8000968:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800096c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000970:	4619      	mov	r1, r3
 8000972:	4811      	ldr	r0, [pc, #68]	@ (80009b8 <HAL_QSPI_MspInit+0x164>)
 8000974:	f002 fab0 	bl	8002ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000978:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800097c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000980:	2302      	movs	r3, #2
 8000982:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800098c:	2303      	movs	r3, #3
 800098e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000992:	2309      	movs	r3, #9
 8000994:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000998:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800099c:	4619      	mov	r1, r3
 800099e:	4807      	ldr	r0, [pc, #28]	@ (80009bc <HAL_QSPI_MspInit+0x168>)
 80009a0:	f002 fa9a 	bl	8002ed8 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80009a4:	bf00      	nop
 80009a6:	37f0      	adds	r7, #240	@ 0xf0
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	52005000 	.word	0x52005000
 80009b0:	58024400 	.word	0x58024400
 80009b4:	58021000 	.word	0x58021000
 80009b8:	58020400 	.word	0x58020400
 80009bc:	58020c00 	.word	0x58020c00

080009c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b090      	sub	sp, #64	@ 0x40
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2b0f      	cmp	r3, #15
 80009cc:	d827      	bhi.n	8000a1e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80009ce:	2200      	movs	r2, #0
 80009d0:	6879      	ldr	r1, [r7, #4]
 80009d2:	2036      	movs	r0, #54	@ 0x36
 80009d4:	f000 fc78 	bl	80012c8 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80009d8:	2036      	movs	r0, #54	@ 0x36
 80009da:	f000 fc8f 	bl	80012fc <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80009de:	4a29      	ldr	r2, [pc, #164]	@ (8000a84 <HAL_InitTick+0xc4>)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80009e4:	4b28      	ldr	r3, [pc, #160]	@ (8000a88 <HAL_InitTick+0xc8>)
 80009e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80009ea:	4a27      	ldr	r2, [pc, #156]	@ (8000a88 <HAL_InitTick+0xc8>)
 80009ec:	f043 0310 	orr.w	r3, r3, #16
 80009f0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80009f4:	4b24      	ldr	r3, [pc, #144]	@ (8000a88 <HAL_InitTick+0xc8>)
 80009f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80009fa:	f003 0310 	and.w	r3, r3, #16
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a02:	f107 0210 	add.w	r2, r7, #16
 8000a06:	f107 0314 	add.w	r3, r7, #20
 8000a0a:	4611      	mov	r1, r2
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f003 fcf1 	bl	80043f4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a14:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d106      	bne.n	8000a2a <HAL_InitTick+0x6a>
 8000a1c:	e001      	b.n	8000a22 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	e02b      	b.n	8000a7a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a22:	f003 fcd1 	bl	80043c8 <HAL_RCC_GetPCLK1Freq>
 8000a26:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000a28:	e004      	b.n	8000a34 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a2a:	f003 fccd 	bl	80043c8 <HAL_RCC_GetPCLK1Freq>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a36:	4a15      	ldr	r2, [pc, #84]	@ (8000a8c <HAL_InitTick+0xcc>)
 8000a38:	fba2 2303 	umull	r2, r3, r2, r3
 8000a3c:	0c9b      	lsrs	r3, r3, #18
 8000a3e:	3b01      	subs	r3, #1
 8000a40:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000a42:	4b13      	ldr	r3, [pc, #76]	@ (8000a90 <HAL_InitTick+0xd0>)
 8000a44:	4a13      	ldr	r2, [pc, #76]	@ (8000a94 <HAL_InitTick+0xd4>)
 8000a46:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a48:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <HAL_InitTick+0xd0>)
 8000a4a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a4e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a50:	4a0f      	ldr	r2, [pc, #60]	@ (8000a90 <HAL_InitTick+0xd0>)
 8000a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a54:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000a56:	4b0e      	ldr	r3, [pc, #56]	@ (8000a90 <HAL_InitTick+0xd0>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a90 <HAL_InitTick+0xd0>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000a62:	480b      	ldr	r0, [pc, #44]	@ (8000a90 <HAL_InitTick+0xd0>)
 8000a64:	f005 f876 	bl	8005b54 <HAL_TIM_Base_Init>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d104      	bne.n	8000a78 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000a6e:	4808      	ldr	r0, [pc, #32]	@ (8000a90 <HAL_InitTick+0xd0>)
 8000a70:	f005 f8d2 	bl	8005c18 <HAL_TIM_Base_Start_IT>
 8000a74:	4603      	mov	r3, r0
 8000a76:	e000      	b.n	8000a7a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a78:	2301      	movs	r3, #1
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3740      	adds	r7, #64	@ 0x40
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	24000008 	.word	0x24000008
 8000a88:	58024400 	.word	0x58024400
 8000a8c:	431bde83 	.word	0x431bde83
 8000a90:	240000fc 	.word	0x240000fc
 8000a94:	40001000 	.word	0x40001000

08000a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <NMI_Handler+0x4>

08000aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <HardFault_Handler+0x4>

08000aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <MemManage_Handler+0x4>

08000ab0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <BusFault_Handler+0x4>

08000ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <UsageFault_Handler+0x4>

08000ac0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
	...

08000ad0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ad4:	4802      	ldr	r0, [pc, #8]	@ (8000ae0 <TIM6_DAC_IRQHandler+0x10>)
 8000ad6:	f005 f917 	bl	8005d08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	240000fc 	.word	0x240000fc

08000ae4 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000ae8:	4802      	ldr	r0, [pc, #8]	@ (8000af4 <ETH_IRQHandler+0x10>)
 8000aea:	f001 f861 	bl	8001bb0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	240001d0 	.word	0x240001d0

08000af8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  return 1;
 8000afc:	2301      	movs	r3, #1
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <_kill>:

int _kill(int pid, int sig)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b12:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <_kill+0x20>)
 8000b14:	2216      	movs	r2, #22
 8000b16:	601a      	str	r2, [r3, #0]
  return -1;
 8000b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	24007fdc 	.word	0x24007fdc

08000b2c <_exit>:

void _exit (int status)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000b34:	f04f 31ff 	mov.w	r1, #4294967295
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f7ff ffe5 	bl	8000b08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000b3e:	bf00      	nop
 8000b40:	e7fd      	b.n	8000b3e <_exit+0x12>

08000b42 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	b086      	sub	sp, #24
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	60f8      	str	r0, [r7, #12]
 8000b4a:	60b9      	str	r1, [r7, #8]
 8000b4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
 8000b52:	e00a      	b.n	8000b6a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b54:	f3af 8000 	nop.w
 8000b58:	4601      	mov	r1, r0
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	1c5a      	adds	r2, r3, #1
 8000b5e:	60ba      	str	r2, [r7, #8]
 8000b60:	b2ca      	uxtb	r2, r1
 8000b62:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	3301      	adds	r3, #1
 8000b68:	617b      	str	r3, [r7, #20]
 8000b6a:	697a      	ldr	r2, [r7, #20]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	dbf0      	blt.n	8000b54 <_read+0x12>
  }

  return len;
 8000b72:	687b      	ldr	r3, [r7, #4]
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3718      	adds	r7, #24
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b88:	2300      	movs	r3, #0
 8000b8a:	617b      	str	r3, [r7, #20]
 8000b8c:	e009      	b.n	8000ba2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	1c5a      	adds	r2, r3, #1
 8000b92:	60ba      	str	r2, [r7, #8]
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	4618      	mov	r0, r3
 8000b98:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	617b      	str	r3, [r7, #20]
 8000ba2:	697a      	ldr	r2, [r7, #20]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	dbf1      	blt.n	8000b8e <_write+0x12>
  }
  return len;
 8000baa:	687b      	ldr	r3, [r7, #4]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3718      	adds	r7, #24
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <_close>:

int _close(int file)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr

08000bcc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bdc:	605a      	str	r2, [r3, #4]
  return 0;
 8000bde:	2300      	movs	r3, #0
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <_isatty>:

int _isatty(int file)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bf4:	2301      	movs	r3, #1
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b085      	sub	sp, #20
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	60f8      	str	r0, [r7, #12]
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c0e:	2300      	movs	r3, #0
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3714      	adds	r7, #20
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b087      	sub	sp, #28
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c24:	4a14      	ldr	r2, [pc, #80]	@ (8000c78 <_sbrk+0x5c>)
 8000c26:	4b15      	ldr	r3, [pc, #84]	@ (8000c7c <_sbrk+0x60>)
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c30:	4b13      	ldr	r3, [pc, #76]	@ (8000c80 <_sbrk+0x64>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d102      	bne.n	8000c3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c38:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <_sbrk+0x64>)
 8000c3a:	4a12      	ldr	r2, [pc, #72]	@ (8000c84 <_sbrk+0x68>)
 8000c3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3e:	4b10      	ldr	r3, [pc, #64]	@ (8000c80 <_sbrk+0x64>)
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4413      	add	r3, r2
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d205      	bcs.n	8000c58 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c88 <_sbrk+0x6c>)
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	4a06      	ldr	r2, [pc, #24]	@ (8000c80 <_sbrk+0x64>)
 8000c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	371c      	adds	r7, #28
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	24080000 	.word	0x24080000
 8000c7c:	00000400 	.word	0x00000400
 8000c80:	24000148 	.word	0x24000148
 8000c84:	24007ff0 	.word	0x24007ff0
 8000c88:	24007fdc 	.word	0x24007fdc

08000c8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c90:	4b43      	ldr	r3, [pc, #268]	@ (8000da0 <SystemInit+0x114>)
 8000c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c96:	4a42      	ldr	r2, [pc, #264]	@ (8000da0 <SystemInit+0x114>)
 8000c98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ca0:	4b40      	ldr	r3, [pc, #256]	@ (8000da4 <SystemInit+0x118>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f003 030f 	and.w	r3, r3, #15
 8000ca8:	2b06      	cmp	r3, #6
 8000caa:	d807      	bhi.n	8000cbc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cac:	4b3d      	ldr	r3, [pc, #244]	@ (8000da4 <SystemInit+0x118>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f023 030f 	bic.w	r3, r3, #15
 8000cb4:	4a3b      	ldr	r2, [pc, #236]	@ (8000da4 <SystemInit+0x118>)
 8000cb6:	f043 0307 	orr.w	r3, r3, #7
 8000cba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000cbc:	4b3a      	ldr	r3, [pc, #232]	@ (8000da8 <SystemInit+0x11c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a39      	ldr	r2, [pc, #228]	@ (8000da8 <SystemInit+0x11c>)
 8000cc2:	f043 0301 	orr.w	r3, r3, #1
 8000cc6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cc8:	4b37      	ldr	r3, [pc, #220]	@ (8000da8 <SystemInit+0x11c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000cce:	4b36      	ldr	r3, [pc, #216]	@ (8000da8 <SystemInit+0x11c>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	4935      	ldr	r1, [pc, #212]	@ (8000da8 <SystemInit+0x11c>)
 8000cd4:	4b35      	ldr	r3, [pc, #212]	@ (8000dac <SystemInit+0x120>)
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cda:	4b32      	ldr	r3, [pc, #200]	@ (8000da4 <SystemInit+0x118>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f003 0308 	and.w	r3, r3, #8
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d007      	beq.n	8000cf6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ce6:	4b2f      	ldr	r3, [pc, #188]	@ (8000da4 <SystemInit+0x118>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f023 030f 	bic.w	r3, r3, #15
 8000cee:	4a2d      	ldr	r2, [pc, #180]	@ (8000da4 <SystemInit+0x118>)
 8000cf0:	f043 0307 	orr.w	r3, r3, #7
 8000cf4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8000da8 <SystemInit+0x11c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8000da8 <SystemInit+0x11c>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000d02:	4b29      	ldr	r3, [pc, #164]	@ (8000da8 <SystemInit+0x11c>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d08:	4b27      	ldr	r3, [pc, #156]	@ (8000da8 <SystemInit+0x11c>)
 8000d0a:	4a29      	ldr	r2, [pc, #164]	@ (8000db0 <SystemInit+0x124>)
 8000d0c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d0e:	4b26      	ldr	r3, [pc, #152]	@ (8000da8 <SystemInit+0x11c>)
 8000d10:	4a28      	ldr	r2, [pc, #160]	@ (8000db4 <SystemInit+0x128>)
 8000d12:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d14:	4b24      	ldr	r3, [pc, #144]	@ (8000da8 <SystemInit+0x11c>)
 8000d16:	4a28      	ldr	r2, [pc, #160]	@ (8000db8 <SystemInit+0x12c>)
 8000d18:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d1a:	4b23      	ldr	r3, [pc, #140]	@ (8000da8 <SystemInit+0x11c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d20:	4b21      	ldr	r3, [pc, #132]	@ (8000da8 <SystemInit+0x11c>)
 8000d22:	4a25      	ldr	r2, [pc, #148]	@ (8000db8 <SystemInit+0x12c>)
 8000d24:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d26:	4b20      	ldr	r3, [pc, #128]	@ (8000da8 <SystemInit+0x11c>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000da8 <SystemInit+0x11c>)
 8000d2e:	4a22      	ldr	r2, [pc, #136]	@ (8000db8 <SystemInit+0x12c>)
 8000d30:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d32:	4b1d      	ldr	r3, [pc, #116]	@ (8000da8 <SystemInit+0x11c>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d38:	4b1b      	ldr	r3, [pc, #108]	@ (8000da8 <SystemInit+0x11c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a1a      	ldr	r2, [pc, #104]	@ (8000da8 <SystemInit+0x11c>)
 8000d3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d42:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d44:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <SystemInit+0x11c>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <SystemInit+0x130>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc0 <SystemInit+0x134>)
 8000d50:	4013      	ands	r3, r2
 8000d52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000d56:	d202      	bcs.n	8000d5e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000d58:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc4 <SystemInit+0x138>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000d5e:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <SystemInit+0x11c>)
 8000d60:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d113      	bne.n	8000d94 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000da8 <SystemInit+0x11c>)
 8000d6e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d72:	4a0d      	ldr	r2, [pc, #52]	@ (8000da8 <SystemInit+0x11c>)
 8000d74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d78:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d7c:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <SystemInit+0x13c>)
 8000d7e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000d82:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d84:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <SystemInit+0x11c>)
 8000d86:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d8a:	4a07      	ldr	r2, [pc, #28]	@ (8000da8 <SystemInit+0x11c>)
 8000d8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d90:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	e000ed00 	.word	0xe000ed00
 8000da4:	52002000 	.word	0x52002000
 8000da8:	58024400 	.word	0x58024400
 8000dac:	eaf6ed7f 	.word	0xeaf6ed7f
 8000db0:	02020200 	.word	0x02020200
 8000db4:	01ff0000 	.word	0x01ff0000
 8000db8:	01010280 	.word	0x01010280
 8000dbc:	5c001000 	.word	0x5c001000
 8000dc0:	ffff0000 	.word	0xffff0000
 8000dc4:	51008108 	.word	0x51008108
 8000dc8:	52004000 	.word	0x52004000

08000dcc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000dd0:	4b09      	ldr	r3, [pc, #36]	@ (8000df8 <ExitRun0Mode+0x2c>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	4a08      	ldr	r2, [pc, #32]	@ (8000df8 <ExitRun0Mode+0x2c>)
 8000dd6:	f043 0302 	orr.w	r3, r3, #2
 8000dda:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ddc:	bf00      	nop
 8000dde:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <ExitRun0Mode+0x2c>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d0f9      	beq.n	8000dde <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000dea:	bf00      	nop
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	58024800 	.word	0x58024800

08000dfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000dfc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000e38 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000e00:	f7ff ffe4 	bl	8000dcc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e04:	f7ff ff42 	bl	8000c8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e08:	480c      	ldr	r0, [pc, #48]	@ (8000e3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e0a:	490d      	ldr	r1, [pc, #52]	@ (8000e40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e10:	e002      	b.n	8000e18 <LoopCopyDataInit>

08000e12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e16:	3304      	adds	r3, #4

08000e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e1c:	d3f9      	bcc.n	8000e12 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e20:	4c0a      	ldr	r4, [pc, #40]	@ (8000e4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e24:	e001      	b.n	8000e2a <LoopFillZerobss>

08000e26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e28:	3204      	adds	r2, #4

08000e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e2c:	d3fb      	bcc.n	8000e26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e2e:	f014 f995 	bl	801515c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e32:	f7ff faa5 	bl	8000380 <main>
  bx  lr
 8000e36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e38:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000e3c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e40:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 8000e44:	08018bc8 	.word	0x08018bc8
  ldr r2, =_sbss
 8000e48:	24000090 	.word	0x24000090
  ldr r4, =_ebss
 8000e4c:	24007fec 	.word	0x24007fec

08000e50 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e50:	e7fe      	b.n	8000e50 <ADC3_IRQHandler>

08000e52 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8000e52:	b480      	push	{r7}
 8000e54:	b083      	sub	sp, #12
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
 8000e5a:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d00b      	beq.n	8000e7a <LAN8742_RegisterBusIO+0x28>
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	68db      	ldr	r3, [r3, #12]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d007      	beq.n	8000e7a <LAN8742_RegisterBusIO+0x28>
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <LAN8742_RegisterBusIO+0x28>
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	691b      	ldr	r3, [r3, #16]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d102      	bne.n	8000e80 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8000e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7e:	e014      	b.n	8000eaa <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685a      	ldr	r2, [r3, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	68da      	ldr	r2, [r3, #12]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	689a      	ldr	r2, [r3, #8]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	691a      	ldr	r2, [r3, #16]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b086      	sub	sp, #24
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d139      	bne.n	8000f46 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d002      	beq.n	8000ee0 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2220      	movs	r2, #32
 8000ee4:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
 8000eea:	e01c      	b.n	8000f26 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	695b      	ldr	r3, [r3, #20]
 8000ef0:	f107 020c 	add.w	r2, r7, #12
 8000ef4:	2112      	movs	r1, #18
 8000ef6:	6978      	ldr	r0, [r7, #20]
 8000ef8:	4798      	blx	r3
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	da03      	bge.n	8000f08 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8000f00:	f06f 0304 	mvn.w	r3, #4
 8000f04:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8000f06:	e00b      	b.n	8000f20 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	f003 031f 	and.w	r3, r3, #31
 8000f0e:	697a      	ldr	r2, [r7, #20]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d105      	bne.n	8000f20 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	613b      	str	r3, [r7, #16]
         break;
 8000f1e:	e005      	b.n	8000f2c <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	3301      	adds	r3, #1
 8000f24:	617b      	str	r3, [r7, #20]
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	2b1f      	cmp	r3, #31
 8000f2a:	d9df      	bls.n	8000eec <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b1f      	cmp	r3, #31
 8000f32:	d902      	bls.n	8000f3a <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8000f34:	f06f 0302 	mvn.w	r3, #2
 8000f38:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d102      	bne.n	8000f46 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2201      	movs	r2, #1
 8000f44:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8000f46:	693b      	ldr	r3, [r7, #16]
 }
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	695b      	ldr	r3, [r3, #20]
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	6810      	ldr	r0, [r2, #0]
 8000f64:	f107 020c 	add.w	r2, r7, #12
 8000f68:	2101      	movs	r1, #1
 8000f6a:	4798      	blx	r3
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	da02      	bge.n	8000f78 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8000f72:	f06f 0304 	mvn.w	r3, #4
 8000f76:	e06e      	b.n	8001056 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	695b      	ldr	r3, [r3, #20]
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	6810      	ldr	r0, [r2, #0]
 8000f80:	f107 020c 	add.w	r2, r7, #12
 8000f84:	2101      	movs	r1, #1
 8000f86:	4798      	blx	r3
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	da02      	bge.n	8000f94 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8000f8e:	f06f 0304 	mvn.w	r3, #4
 8000f92:	e060      	b.n	8001056 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f003 0304 	and.w	r3, r3, #4
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d101      	bne.n	8000fa2 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e059      	b.n	8001056 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	687a      	ldr	r2, [r7, #4]
 8000fa8:	6810      	ldr	r0, [r2, #0]
 8000faa:	f107 020c 	add.w	r2, r7, #12
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4798      	blx	r3
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	da02      	bge.n	8000fbe <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8000fb8:	f06f 0304 	mvn.w	r3, #4
 8000fbc:	e04b      	b.n	8001056 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d11b      	bne.n	8001000 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d006      	beq.n	8000fe0 <LAN8742_GetLinkState+0x90>
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	e03a      	b.n	8001056 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e033      	b.n	8001056 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	e02c      	b.n	8001056 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8000ffc:	2305      	movs	r3, #5
 8000ffe:	e02a      	b.n	8001056 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	695b      	ldr	r3, [r3, #20]
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	6810      	ldr	r0, [r2, #0]
 8001008:	f107 020c 	add.w	r2, r7, #12
 800100c:	211f      	movs	r1, #31
 800100e:	4798      	blx	r3
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	da02      	bge.n	800101c <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001016:	f06f 0304 	mvn.w	r3, #4
 800101a:	e01c      	b.n	8001056 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001026:	2306      	movs	r3, #6
 8001028:	e015      	b.n	8001056 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	f003 031c 	and.w	r3, r3, #28
 8001030:	2b18      	cmp	r3, #24
 8001032:	d101      	bne.n	8001038 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001034:	2302      	movs	r3, #2
 8001036:	e00e      	b.n	8001056 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	f003 031c 	and.w	r3, r3, #28
 800103e:	2b08      	cmp	r3, #8
 8001040:	d101      	bne.n	8001046 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001042:	2303      	movs	r3, #3
 8001044:	e007      	b.n	8001056 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f003 031c 	and.w	r3, r3, #28
 800104c:	2b14      	cmp	r3, #20
 800104e:	d101      	bne.n	8001054 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001050:	2304      	movs	r3, #4
 8001052:	e000      	b.n	8001056 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001054:	2305      	movs	r3, #5
    }
  }
}
 8001056:	4618      	mov	r0, r3
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001066:	2003      	movs	r0, #3
 8001068:	f000 f923 	bl	80012b2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800106c:	f003 f802 	bl	8004074 <HAL_RCC_GetSysClockFreq>
 8001070:	4602      	mov	r2, r0
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <HAL_Init+0x68>)
 8001074:	699b      	ldr	r3, [r3, #24]
 8001076:	0a1b      	lsrs	r3, r3, #8
 8001078:	f003 030f 	and.w	r3, r3, #15
 800107c:	4913      	ldr	r1, [pc, #76]	@ (80010cc <HAL_Init+0x6c>)
 800107e:	5ccb      	ldrb	r3, [r1, r3]
 8001080:	f003 031f 	and.w	r3, r3, #31
 8001084:	fa22 f303 	lsr.w	r3, r2, r3
 8001088:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800108a:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <HAL_Init+0x68>)
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	f003 030f 	and.w	r3, r3, #15
 8001092:	4a0e      	ldr	r2, [pc, #56]	@ (80010cc <HAL_Init+0x6c>)
 8001094:	5cd3      	ldrb	r3, [r2, r3]
 8001096:	f003 031f 	and.w	r3, r3, #31
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	fa22 f303 	lsr.w	r3, r2, r3
 80010a0:	4a0b      	ldr	r2, [pc, #44]	@ (80010d0 <HAL_Init+0x70>)
 80010a2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80010a4:	4a0b      	ldr	r2, [pc, #44]	@ (80010d4 <HAL_Init+0x74>)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010aa:	200f      	movs	r0, #15
 80010ac:	f7ff fc88 	bl	80009c0 <HAL_InitTick>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e002      	b.n	80010c0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010ba:	f7ff fbad 	bl	8000818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010be:	2300      	movs	r3, #0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	58024400 	.word	0x58024400
 80010cc:	0801899c 	.word	0x0801899c
 80010d0:	24000004 	.word	0x24000004
 80010d4:	24000000 	.word	0x24000000

080010d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010dc:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <HAL_IncTick+0x20>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <HAL_IncTick+0x24>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4413      	add	r3, r2
 80010e8:	4a04      	ldr	r2, [pc, #16]	@ (80010fc <HAL_IncTick+0x24>)
 80010ea:	6013      	str	r3, [r2, #0]
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	2400000c 	.word	0x2400000c
 80010fc:	2400014c 	.word	0x2400014c

08001100 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  return uwTick;
 8001104:	4b03      	ldr	r3, [pc, #12]	@ (8001114 <HAL_GetTick+0x14>)
 8001106:	681b      	ldr	r3, [r3, #0]
}
 8001108:	4618      	mov	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	2400014c 	.word	0x2400014c

08001118 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800111c:	4b03      	ldr	r3, [pc, #12]	@ (800112c <HAL_GetREVID+0x14>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	0c1b      	lsrs	r3, r3, #16
}
 8001122:	4618      	mov	r0, r3
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	5c001000 	.word	0x5c001000

08001130 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001140:	4904      	ldr	r1, [pc, #16]	@ (8001154 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4313      	orrs	r3, r2
 8001146:	604b      	str	r3, [r1, #4]
}
 8001148:	bf00      	nop
 800114a:	370c      	adds	r7, #12
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	58000400 	.word	0x58000400

08001158 <__NVIC_SetPriorityGrouping>:
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f003 0307 	and.w	r3, r3, #7
 8001166:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001168:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <__NVIC_SetPriorityGrouping+0x40>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001174:	4013      	ands	r3, r2
 8001176:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001180:	4b06      	ldr	r3, [pc, #24]	@ (800119c <__NVIC_SetPriorityGrouping+0x44>)
 8001182:	4313      	orrs	r3, r2
 8001184:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001186:	4a04      	ldr	r2, [pc, #16]	@ (8001198 <__NVIC_SetPriorityGrouping+0x40>)
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	60d3      	str	r3, [r2, #12]
}
 800118c:	bf00      	nop
 800118e:	3714      	adds	r7, #20
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	e000ed00 	.word	0xe000ed00
 800119c:	05fa0000 	.word	0x05fa0000

080011a0 <__NVIC_GetPriorityGrouping>:
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a4:	4b04      	ldr	r3, [pc, #16]	@ (80011b8 <__NVIC_GetPriorityGrouping+0x18>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	0a1b      	lsrs	r3, r3, #8
 80011aa:	f003 0307 	and.w	r3, r3, #7
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <__NVIC_EnableIRQ>:
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	db0b      	blt.n	80011e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	f003 021f 	and.w	r2, r3, #31
 80011d4:	4907      	ldr	r1, [pc, #28]	@ (80011f4 <__NVIC_EnableIRQ+0x38>)
 80011d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011da:	095b      	lsrs	r3, r3, #5
 80011dc:	2001      	movs	r0, #1
 80011de:	fa00 f202 	lsl.w	r2, r0, r2
 80011e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e000e100 	.word	0xe000e100

080011f8 <__NVIC_SetPriority>:
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	6039      	str	r1, [r7, #0]
 8001202:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001204:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001208:	2b00      	cmp	r3, #0
 800120a:	db0a      	blt.n	8001222 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	b2da      	uxtb	r2, r3
 8001210:	490c      	ldr	r1, [pc, #48]	@ (8001244 <__NVIC_SetPriority+0x4c>)
 8001212:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001216:	0112      	lsls	r2, r2, #4
 8001218:	b2d2      	uxtb	r2, r2
 800121a:	440b      	add	r3, r1
 800121c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001220:	e00a      	b.n	8001238 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4908      	ldr	r1, [pc, #32]	@ (8001248 <__NVIC_SetPriority+0x50>)
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	f003 030f 	and.w	r3, r3, #15
 800122e:	3b04      	subs	r3, #4
 8001230:	0112      	lsls	r2, r2, #4
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	440b      	add	r3, r1
 8001236:	761a      	strb	r2, [r3, #24]
}
 8001238:	bf00      	nop
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000e100 	.word	0xe000e100
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <NVIC_EncodePriority>:
{
 800124c:	b480      	push	{r7}
 800124e:	b089      	sub	sp, #36	@ 0x24
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f003 0307 	and.w	r3, r3, #7
 800125e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	f1c3 0307 	rsb	r3, r3, #7
 8001266:	2b04      	cmp	r3, #4
 8001268:	bf28      	it	cs
 800126a:	2304      	movcs	r3, #4
 800126c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	3304      	adds	r3, #4
 8001272:	2b06      	cmp	r3, #6
 8001274:	d902      	bls.n	800127c <NVIC_EncodePriority+0x30>
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	3b03      	subs	r3, #3
 800127a:	e000      	b.n	800127e <NVIC_EncodePriority+0x32>
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001280:	f04f 32ff 	mov.w	r2, #4294967295
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	43da      	mvns	r2, r3
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	401a      	ands	r2, r3
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001294:	f04f 31ff 	mov.w	r1, #4294967295
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	fa01 f303 	lsl.w	r3, r1, r3
 800129e:	43d9      	mvns	r1, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	4313      	orrs	r3, r2
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3724      	adds	r7, #36	@ 0x24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f7ff ff4c 	bl	8001158 <__NVIC_SetPriorityGrouping>
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
 80012d4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012d6:	f7ff ff63 	bl	80011a0 <__NVIC_GetPriorityGrouping>
 80012da:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	68b9      	ldr	r1, [r7, #8]
 80012e0:	6978      	ldr	r0, [r7, #20]
 80012e2:	f7ff ffb3 	bl	800124c <NVIC_EncodePriority>
 80012e6:	4602      	mov	r2, r0
 80012e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012ec:	4611      	mov	r1, r2
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff ff82 	bl	80011f8 <__NVIC_SetPriority>
}
 80012f4:	bf00      	nop
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001306:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff ff56 	bl	80011bc <__NVIC_EnableIRQ>
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800131c:	f3bf 8f5f 	dmb	sy
}
 8001320:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001322:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <HAL_MPU_Disable+0x28>)
 8001324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001326:	4a06      	ldr	r2, [pc, #24]	@ (8001340 <HAL_MPU_Disable+0x28>)
 8001328:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800132c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800132e:	4b05      	ldr	r3, [pc, #20]	@ (8001344 <HAL_MPU_Disable+0x2c>)
 8001330:	2200      	movs	r2, #0
 8001332:	605a      	str	r2, [r3, #4]
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	e000ed00 	.word	0xe000ed00
 8001344:	e000ed90 	.word	0xe000ed90

08001348 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001350:	4a0b      	ldr	r2, [pc, #44]	@ (8001380 <HAL_MPU_Enable+0x38>)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800135a:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <HAL_MPU_Enable+0x3c>)
 800135c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800135e:	4a09      	ldr	r2, [pc, #36]	@ (8001384 <HAL_MPU_Enable+0x3c>)
 8001360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001364:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001366:	f3bf 8f4f 	dsb	sy
}
 800136a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800136c:	f3bf 8f6f 	isb	sy
}
 8001370:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	e000ed90 	.word	0xe000ed90
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	785a      	ldrb	r2, [r3, #1]
 8001394:	4b1b      	ldr	r3, [pc, #108]	@ (8001404 <HAL_MPU_ConfigRegion+0x7c>)
 8001396:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001398:	4b1a      	ldr	r3, [pc, #104]	@ (8001404 <HAL_MPU_ConfigRegion+0x7c>)
 800139a:	691b      	ldr	r3, [r3, #16]
 800139c:	4a19      	ldr	r2, [pc, #100]	@ (8001404 <HAL_MPU_ConfigRegion+0x7c>)
 800139e:	f023 0301 	bic.w	r3, r3, #1
 80013a2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80013a4:	4a17      	ldr	r2, [pc, #92]	@ (8001404 <HAL_MPU_ConfigRegion+0x7c>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	7b1b      	ldrb	r3, [r3, #12]
 80013b0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	7adb      	ldrb	r3, [r3, #11]
 80013b6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	7a9b      	ldrb	r3, [r3, #10]
 80013be:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80013c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	7b5b      	ldrb	r3, [r3, #13]
 80013c6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80013c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	7b9b      	ldrb	r3, [r3, #14]
 80013ce:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80013d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	7bdb      	ldrb	r3, [r3, #15]
 80013d6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80013d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	7a5b      	ldrb	r3, [r3, #9]
 80013de:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80013e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	7a1b      	ldrb	r3, [r3, #8]
 80013e6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80013e8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	7812      	ldrb	r2, [r2, #0]
 80013ee:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013f0:	4a04      	ldr	r2, [pc, #16]	@ (8001404 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80013f2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013f4:	6113      	str	r3, [r2, #16]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	e000ed90 	.word	0xe000ed90

08001408 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e0e3      	b.n	80015e2 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001420:	2b00      	cmp	r3, #0
 8001422:	d106      	bne.n	8001432 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2220      	movs	r2, #32
 8001428:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f005 fa8f 	bl	8006950 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001432:	4b6e      	ldr	r3, [pc, #440]	@ (80015ec <HAL_ETH_Init+0x1e4>)
 8001434:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001438:	4a6c      	ldr	r2, [pc, #432]	@ (80015ec <HAL_ETH_Init+0x1e4>)
 800143a:	f043 0302 	orr.w	r3, r3, #2
 800143e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001442:	4b6a      	ldr	r3, [pc, #424]	@ (80015ec <HAL_ETH_Init+0x1e4>)
 8001444:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	7a1b      	ldrb	r3, [r3, #8]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d103      	bne.n	8001460 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001458:	2000      	movs	r0, #0
 800145a:	f7ff fe69 	bl	8001130 <HAL_SYSCFG_ETHInterfaceSelect>
 800145e:	e003      	b.n	8001468 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001460:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001464:	f7ff fe64 	bl	8001130 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001468:	4b61      	ldr	r3, [pc, #388]	@ (80015f0 <HAL_ETH_Init+0x1e8>)
 800146a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	6812      	ldr	r2, [r2, #0]
 800147a:	f043 0301 	orr.w	r3, r3, #1
 800147e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001482:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001484:	f7ff fe3c 	bl	8001100 <HAL_GetTick>
 8001488:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800148a:	e011      	b.n	80014b0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800148c:	f7ff fe38 	bl	8001100 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800149a:	d909      	bls.n	80014b0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2204      	movs	r2, #4
 80014a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	22e0      	movs	r2, #224	@ 0xe0
 80014a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e098      	b.n	80015e2 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d1e4      	bne.n	800148c <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f000 ff1c 	bl	8002300 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80014c8:	f002 ff4e 	bl	8004368 <HAL_RCC_GetHCLKFreq>
 80014cc:	4603      	mov	r3, r0
 80014ce:	4a49      	ldr	r2, [pc, #292]	@ (80015f4 <HAL_ETH_Init+0x1ec>)
 80014d0:	fba2 2303 	umull	r2, r3, r2, r3
 80014d4:	0c9a      	lsrs	r2, r3, #18
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	3a01      	subs	r2, #1
 80014dc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f001 f919 	bl	8002718 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014ee:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80014f2:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80014fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001502:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	f003 0303 	and.w	r3, r3, #3
 800150e:	2b00      	cmp	r3, #0
 8001510:	d009      	beq.n	8001526 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2201      	movs	r2, #1
 8001516:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	22e0      	movs	r2, #224	@ 0xe0
 800151e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e05d      	b.n	80015e2 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800152e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001532:	4b31      	ldr	r3, [pc, #196]	@ (80015f8 <HAL_ETH_Init+0x1f0>)
 8001534:	4013      	ands	r3, r2
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	6952      	ldr	r2, [r2, #20]
 800153a:	0051      	lsls	r1, r2, #1
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	6812      	ldr	r2, [r2, #0]
 8001540:	430b      	orrs	r3, r1
 8001542:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001546:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f001 f981 	bl	8002852 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f001 f9c7 	bl	80028e4 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	3305      	adds	r3, #5
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	021a      	lsls	r2, r3, #8
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	3304      	adds	r3, #4
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	4619      	mov	r1, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	430a      	orrs	r2, r1
 8001570:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	3303      	adds	r3, #3
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	061a      	lsls	r2, r3, #24
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	3302      	adds	r3, #2
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	041b      	lsls	r3, r3, #16
 8001588:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	3301      	adds	r3, #1
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001594:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80015a2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80015a4:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <HAL_ETH_Init+0x1f4>)
 80015b6:	430b      	orrs	r3, r1
 80015b8:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001600 <HAL_ETH_Init+0x1f8>)
 80015ca:	430b      	orrs	r3, r1
 80015cc:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2200      	movs	r2, #0
 80015d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2210      	movs	r2, #16
 80015dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	58024400 	.word	0x58024400
 80015f0:	58000400 	.word	0x58000400
 80015f4:	431bde83 	.word	0x431bde83
 80015f8:	ffff8001 	.word	0xffff8001
 80015fc:	0c020060 	.word	0x0c020060
 8001600:	0c20c000 	.word	0x0c20c000

08001604 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001612:	2b10      	cmp	r3, #16
 8001614:	d165      	bne.n	80016e2 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2220      	movs	r2, #32
 800161a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2201      	movs	r2, #1
 8001622:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2204      	movs	r2, #4
 8001628:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f000 f9e4 	bl	80019f8 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001638:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001648:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001654:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001664:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001670:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	6812      	ldr	r2, [r2, #0]
 8001678:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 800167c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001680:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f042 0201 	orr.w	r2, r2, #1
 8001694:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f042 0202 	orr.w	r2, r2, #2
 80016a6:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f042 0201 	orr.w	r2, r2, #1
 80016b6:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016c0:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 80016cc:	430b      	orrs	r3, r1
 80016ce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80016d2:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2240      	movs	r2, #64	@ 0x40
 80016da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80016de:	2300      	movs	r3, #0
 80016e0:	e000      	b.n	80016e4 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
  }
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80016fa:	2b40      	cmp	r3, #64	@ 0x40
 80016fc:	d165      	bne.n	80017ca <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2220      	movs	r2, #32
 8001702:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800170e:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	4b30      	ldr	r3, [pc, #192]	@ (80017d8 <HAL_ETH_Stop_IT+0xec>)
 8001718:	400b      	ands	r3, r1
 800171a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800171e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800172a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	6812      	ldr	r2, [r2, #0]
 8001732:	f023 0301 	bic.w	r3, r3, #1
 8001736:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800173a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001746:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	f023 0301 	bic.w	r3, r3, #1
 8001752:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001756:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f022 0201 	bic.w	r2, r2, #1
 8001768:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f042 0201 	orr.w	r2, r2, #1
 800177a:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f022 0202 	bic.w	r2, r2, #2
 800178c:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	e00e      	b.n	80017b2 <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	3212      	adds	r2, #18
 800179a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800179e:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	3301      	adds	r3, #1
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	d9ed      	bls.n	8001794 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2200      	movs	r2, #0
 80017bc:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2210      	movs	r2, #16
 80017c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e000      	b.n	80017cc <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
  }
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3714      	adds	r7, #20
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	ffff2f3e 	.word	0xffff2f3e

080017dc <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d109      	bne.n	8001800 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017f2:	f043 0201 	orr.w	r2, r3, #1
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e03a      	b.n	8001876 <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001806:	2b40      	cmp	r3, #64	@ 0x40
 8001808:	d134      	bne.n	8001874 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8001812:	2201      	movs	r2, #1
 8001814:	6839      	ldr	r1, [r7, #0]
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f001 f8c2 	bl	80029a0 <ETH_Prepare_Tx_Descriptors>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d009      	beq.n	8001836 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001828:	f043 0202 	orr.w	r2, r3, #2
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e01f      	b.n	8001876 <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8001836:	f3bf 8f4f 	dsb	sy
}
 800183a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001840:	1c5a      	adds	r2, r3, #1
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	629a      	str	r2, [r3, #40]	@ 0x28
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800184a:	2b03      	cmp	r3, #3
 800184c:	d904      	bls.n	8001858 <HAL_ETH_Transmit_IT+0x7c>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001852:	1f1a      	subs	r2, r3, #4
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3106      	adds	r1, #6
 8001864:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001868:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800186c:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 8001870:	2300      	movs	r3, #0
 8001872:	e000      	b.n	8001876 <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
  }
}
 8001876:	4618      	mov	r0, r3
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b088      	sub	sp, #32
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
 8001886:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 800188c:	2300      	movs	r3, #0
 800188e:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d109      	bne.n	80018aa <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800189c:	f043 0201 	orr.w	r2, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e0a2      	b.n	80019f0 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018b0:	2b40      	cmp	r3, #64	@ 0x40
 80018b2:	d001      	beq.n	80018b8 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e09b      	b.n	80019f0 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018bc:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69fa      	ldr	r2, [r7, #28]
 80018c2:	3212      	adds	r2, #18
 80018c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018c8:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80018ce:	f1c3 0304 	rsb	r3, r3, #4
 80018d2:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80018d4:	e064      	b.n	80019a0 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d007      	beq.n	80018f2 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	685a      	ldr	r2, [r3, #4]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d103      	bne.n	8001906 <HAL_ETH_ReadData+0x88>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001902:	2b00      	cmp	r3, #0
 8001904:	d03a      	beq.n	800197c <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d005      	beq.n	800191e <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d005      	beq.n	8001946 <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	68da      	ldr	r2, [r3, #12]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8001942:	2301      	movs	r3, #1
 8001944:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8001956:	461a      	mov	r2, r3
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	b29b      	uxth	r3, r3
 800195c:	f005 f9be 	bl	8006cdc <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001964:	1c5a      	adds	r2, r3, #1
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	441a      	add	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	3301      	adds	r3, #1
 8001980:	61fb      	str	r3, [r7, #28]
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	2b03      	cmp	r3, #3
 8001986:	d902      	bls.n	800198e <HAL_ETH_ReadData+0x110>
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	3b04      	subs	r3, #4
 800198c:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	69fa      	ldr	r2, [r7, #28]
 8001992:	3212      	adds	r2, #18
 8001994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001998:	61bb      	str	r3, [r7, #24]
    desccnt++;
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	3301      	adds	r3, #1
 800199e:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	db06      	blt.n	80019b6 <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d202      	bcs.n	80019b6 <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 80019b0:	7cfb      	ldrb	r3, [r7, #19]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d08f      	beq.n	80018d6 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	441a      	add	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f000 f814 	bl	80019f8 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	69fa      	ldr	r2, [r7, #28]
 80019d4:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80019d6:	7cfb      	ldrb	r3, [r7, #19]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d108      	bne.n	80019ee <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	e000      	b.n	80019f0 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3720      	adds	r7, #32
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8001a04:	2301      	movs	r3, #1
 8001a06:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001a0c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69fa      	ldr	r2, [r7, #28]
 8001a12:	3212      	adds	r2, #18
 8001a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a18:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a1e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8001a20:	e038      	b.n	8001a94 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d112      	bne.n	8001a50 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8001a2a:	f107 0308 	add.w	r3, r7, #8
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f005 f924 	bl	8006c7c <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d102      	bne.n	8001a40 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	74fb      	strb	r3, [r7, #19]
 8001a3e:	e007      	b.n	8001a50 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	461a      	mov	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8001a50:	7cfb      	ldrb	r3, [r7, #19]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d01e      	beq.n	8001a94 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d004      	beq.n	8001a68 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	e003      	b.n	8001a70 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 8001a6e:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	3301      	adds	r3, #1
 8001a74:	61fb      	str	r3, [r7, #28]
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	2b03      	cmp	r3, #3
 8001a7a:	d902      	bls.n	8001a82 <ETH_UpdateDescriptor+0x8a>
 8001a7c:	69fb      	ldr	r3, [r7, #28]
 8001a7e:	3b04      	subs	r3, #4
 8001a80:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	69fa      	ldr	r2, [r7, #28]
 8001a86:	3212      	adds	r2, #18
 8001a88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a8c:	617b      	str	r3, [r7, #20]
      desccount--;
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	3b01      	subs	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d002      	beq.n	8001aa0 <ETH_UpdateDescriptor+0xa8>
 8001a9a:	7cfb      	ldrb	r3, [r7, #19]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1c0      	bne.n	8001a22 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d01b      	beq.n	8001ae2 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	3303      	adds	r3, #3
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8001ab4:	f3bf 8f5f 	dmb	sy
}
 8001ab8:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6919      	ldr	r1, [r3, #16]
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	4413      	add	r3, r2
 8001ac6:	00db      	lsls	r3, r3, #3
 8001ac8:	18ca      	adds	r2, r1, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ad2:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	69fa      	ldr	r2, [r7, #28]
 8001ada:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8001ae2:	bf00      	nop
 8001ae4:	3720      	adds	r7, #32
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b086      	sub	sp, #24
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	3318      	adds	r3, #24
 8001af6:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afc:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b02:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8001b04:	2301      	movs	r3, #1
 8001b06:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8001b08:	e047      	b.n	8001b9a <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	3b01      	subs	r3, #1
 8001b12:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8001b14:	68ba      	ldr	r2, [r7, #8]
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	4413      	add	r3, r2
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10a      	bne.n	8001b3a <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	3301      	adds	r3, #1
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	d902      	bls.n	8001b36 <HAL_ETH_ReleaseTxPacket+0x4c>
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	3b04      	subs	r3, #4
 8001b34:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8001b3a:	7bbb      	ldrb	r3, [r7, #14]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d02c      	beq.n	8001b9a <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68d9      	ldr	r1, [r3, #12]
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	4613      	mov	r3, r2
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	440b      	add	r3, r1
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	db1f      	blt.n	8001b96 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8001b56:	68ba      	ldr	r2, [r7, #8]
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	3304      	adds	r3, #4
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f005 f922 	bl	8006dac <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	3304      	adds	r3, #4
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	2200      	movs	r2, #0
 8001b74:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	613b      	str	r3, [r7, #16]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	2b03      	cmp	r3, #3
 8001b80:	d902      	bls.n	8001b88 <HAL_ETH_ReleaseTxPacket+0x9e>
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	3b04      	subs	r3, #4
 8001b86:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	697a      	ldr	r2, [r7, #20]
 8001b8c:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b94:	e001      	b.n	8001b9a <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <HAL_ETH_ReleaseTxPacket+0xbc>
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1b1      	bne.n	8001b0a <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3718      	adds	r7, #24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001bc0:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bca:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001bce:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bd8:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001bdc:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8001bde:	4b6d      	ldr	r3, [pc, #436]	@ (8001d94 <HAL_ETH_IRQHandler+0x1e4>)
 8001be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be2:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d010      	beq.n	8001c10 <HAL_ETH_IRQHandler+0x60>
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00b      	beq.n	8001c10 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c00:	461a      	mov	r2, r3
 8001c02:	f248 0340 	movw	r3, #32832	@ 0x8040
 8001c06:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f004 fbde 	bl	80063cc <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d010      	beq.n	8001c3c <HAL_ETH_IRQHandler+0x8c>
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d00b      	beq.n	8001c3c <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	f248 0301 	movw	r3, #32769	@ 0x8001
 8001c32:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f004 fbd8 	bl	80063ec <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d047      	beq.n	8001cd6 <HAL_ETH_IRQHandler+0x126>
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d042      	beq.n	8001cd6 <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c56:	f043 0208 	orr.w	r2, r3, #8
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d01e      	beq.n	8001ca8 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c72:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8001c76:	f241 1302 	movw	r3, #4354	@ 0x1102
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c8a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001c96:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c9a:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	22e0      	movs	r2, #224	@ 0xe0
 8001ca2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001ca6:	e013      	b.n	8001cd0 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cb0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001cb4:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8001ccc:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f004 fb9b 	bl	800640c <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d104      	bne.n	8001cea <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d019      	beq.n	8001d1e <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cf0:	f043 0210 	orr.w	r2, r3, #16
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	22e0      	movs	r2, #224	@ 0xe0
 8001d0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f004 fb7b 	bl	800640c <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	f003 0310 	and.w	r3, r3, #16
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d00f      	beq.n	8001d48 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001d30:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f82c 	bl	8001d98 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	f003 0320 	and.w	r3, r3, #32
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00f      	beq.n	8001d72 <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001d5a:	f003 020f 	and.w	r2, r3, #15
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f821 	bl	8001dac <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d006      	beq.n	8001d8a <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8001d7c:	4b05      	ldr	r3, [pc, #20]	@ (8001d94 <HAL_ETH_IRQHandler+0x1e4>)
 8001d7e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d82:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 f81b 	bl	8001dc0 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8001d8a:	bf00      	nop
 8001d8c:	3718      	adds	r7, #24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	58000080 	.word	0x58000080

08001d98 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
 8001de0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e03e      	b.n	8001e74 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dfe:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	055b      	lsls	r3, r3, #21
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	041b      	lsls	r3, r3, #16
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	f043 030c 	orr.w	r3, r3, #12
 8001e22:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	f043 0301 	orr.w	r3, r3, #1
 8001e2a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	697a      	ldr	r2, [r7, #20]
 8001e32:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8001e36:	f7ff f963 	bl	8001100 <HAL_GetTick>
 8001e3a:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001e3c:	e009      	b.n	8001e52 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8001e3e:	f7ff f95f 	bl	8001100 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e4c:	d901      	bls.n	8001e52 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e010      	b.n	8001e74 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1ed      	bne.n	8001e3e <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
 8001e88:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e03c      	b.n	8001f18 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001ea6:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	055b      	lsls	r3, r3, #21
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	041b      	lsls	r3, r3, #16
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	f023 030c 	bic.w	r3, r3, #12
 8001eca:	f043 0304 	orr.w	r3, r3, #4
 8001ece:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	4b10      	ldr	r3, [pc, #64]	@ (8001f20 <HAL_ETH_WritePHYRegister+0xa4>)
 8001ede:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8001ee2:	4a0f      	ldr	r2, [pc, #60]	@ (8001f20 <HAL_ETH_WritePHYRegister+0xa4>)
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8001eea:	f7ff f909 	bl	8001100 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001ef0:	e009      	b.n	8001f06 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8001ef2:	f7ff f905 	bl	8001100 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f00:	d901      	bls.n	8001f06 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e008      	b.n	8001f18 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d1ed      	bne.n	8001ef2 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8001f16:	2300      	movs	r3, #0
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3718      	adds	r7, #24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40028000 	.word	0x40028000

08001f24 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e1c3      	b.n	80022c0 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 020c 	and.w	r2, r3, #12
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0310 	and.w	r3, r3, #16
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	bf14      	ite	ne
 8001f54:	2301      	movne	r3, #1
 8001f56:	2300      	moveq	r3, #0
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	bf0c      	ite	eq
 8001f7e:	2301      	moveq	r3, #1
 8001f80:	2300      	movne	r3, #0
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	461a      	mov	r2, r3
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	bf14      	ite	ne
 8001f9a:	2301      	movne	r3, #1
 8001f9c:	2300      	moveq	r3, #0
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	bf0c      	ite	eq
 8001fb4:	2301      	moveq	r3, #1
 8001fb6:	2300      	movne	r3, #0
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	461a      	mov	r2, r3
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8001fc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	bf14      	ite	ne
 8001fce:	2301      	movne	r3, #1
 8001fd0:	2300      	moveq	r3, #0
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	bf14      	ite	ne
 8001fe8:	2301      	movne	r3, #1
 8001fea:	2300      	moveq	r3, #0
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	461a      	mov	r2, r3
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800201a:	2b00      	cmp	r3, #0
 800201c:	bf14      	ite	ne
 800201e:	2301      	movne	r3, #1
 8002020:	2300      	moveq	r3, #0
 8002022:	b2db      	uxtb	r3, r3
 8002024:	461a      	mov	r2, r3
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002034:	2b00      	cmp	r3, #0
 8002036:	bf0c      	ite	eq
 8002038:	2301      	moveq	r3, #1
 800203a:	2300      	movne	r3, #0
 800203c:	b2db      	uxtb	r3, r3
 800203e:	461a      	mov	r2, r3
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800204e:	2b00      	cmp	r3, #0
 8002050:	bf0c      	ite	eq
 8002052:	2301      	moveq	r3, #1
 8002054:	2300      	movne	r3, #0
 8002056:	b2db      	uxtb	r3, r3
 8002058:	461a      	mov	r2, r3
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002068:	2b00      	cmp	r3, #0
 800206a:	bf14      	ite	ne
 800206c:	2301      	movne	r3, #1
 800206e:	2300      	moveq	r3, #0
 8002070:	b2db      	uxtb	r3, r3
 8002072:	461a      	mov	r2, r3
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002082:	2b00      	cmp	r3, #0
 8002084:	bf14      	ite	ne
 8002086:	2301      	movne	r3, #1
 8002088:	2300      	moveq	r3, #0
 800208a:	b2db      	uxtb	r3, r3
 800208c:	461a      	mov	r2, r3
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800209c:	2b00      	cmp	r3, #0
 800209e:	bf14      	ite	ne
 80020a0:	2301      	movne	r3, #1
 80020a2:	2300      	moveq	r3, #0
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	461a      	mov	r2, r3
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 80020b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	bf14      	ite	ne
 80020ba:	2301      	movne	r3, #1
 80020bc:	2300      	moveq	r3, #0
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	bf14      	ite	ne
 80020e2:	2301      	movne	r3, #1
 80020e4:	2300      	moveq	r3, #0
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	461a      	mov	r2, r3
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002114:	2b00      	cmp	r3, #0
 8002116:	bf0c      	ite	eq
 8002118:	2301      	moveq	r3, #1
 800211a:	2300      	movne	r3, #0
 800211c:	b2db      	uxtb	r3, r3
 800211e:	461a      	mov	r2, r3
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002130:	2b00      	cmp	r3, #0
 8002132:	bf14      	ite	ne
 8002134:	2301      	movne	r3, #1
 8002136:	2300      	moveq	r3, #0
 8002138:	b2db      	uxtb	r3, r3
 800213a:	461a      	mov	r2, r3
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8002148:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800214c:	2b00      	cmp	r3, #0
 800214e:	bf14      	ite	ne
 8002150:	2301      	movne	r3, #1
 8002152:	2300      	moveq	r3, #0
 8002154:	b2db      	uxtb	r3, r3
 8002156:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8002168:	2b00      	cmp	r3, #0
 800216a:	bf14      	ite	ne
 800216c:	2301      	movne	r3, #1
 800216e:	2300      	moveq	r3, #0
 8002170:	b2db      	uxtb	r3, r3
 8002172:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	0e5b      	lsrs	r3, r3, #25
 8002182:	f003 021f 	and.w	r2, r3, #31
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002194:	2b00      	cmp	r3, #0
 8002196:	bf14      	ite	ne
 8002198:	2301      	movne	r3, #1
 800219a:	2300      	moveq	r3, #0
 800219c:	b2db      	uxtb	r3, r3
 800219e:	461a      	mov	r2, r3
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	f003 020f 	and.w	r2, r3, #15
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	bf14      	ite	ne
 80021c2:	2301      	movne	r3, #1
 80021c4:	2300      	moveq	r3, #0
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	461a      	mov	r2, r3
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021da:	2b00      	cmp	r3, #0
 80021dc:	bf0c      	ite	eq
 80021de:	2301      	moveq	r3, #1
 80021e0:	2300      	movne	r3, #0
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	461a      	mov	r2, r3
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002200:	0c1b      	lsrs	r3, r3, #16
 8002202:	b29a      	uxth	r2, r3
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b00      	cmp	r3, #0
 8002216:	bf14      	ite	ne
 8002218:	2301      	movne	r3, #1
 800221a:	2300      	moveq	r3, #0
 800221c:	b2db      	uxtb	r3, r3
 800221e:	461a      	mov	r2, r3
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800222e:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8002232:	2b00      	cmp	r3, #0
 8002234:	bf14      	ite	ne
 8002236:	2301      	movne	r3, #1
 8002238:	2300      	moveq	r3, #0
 800223a:	b2db      	uxtb	r3, r3
 800223c:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800224c:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800225c:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 800226c:	f003 0308 	and.w	r3, r3, #8
 8002270:	2b00      	cmp	r3, #0
 8002272:	bf14      	ite	ne
 8002274:	2301      	movne	r3, #1
 8002276:	2300      	moveq	r3, #0
 8002278:	b2db      	uxtb	r3, r3
 800227a:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800228a:	f003 0310 	and.w	r3, r3, #16
 800228e:	2b00      	cmp	r3, #0
 8002290:	bf14      	ite	ne
 8002292:	2301      	movne	r3, #1
 8002294:	2300      	moveq	r3, #0
 8002296:	b2db      	uxtb	r3, r3
 8002298:	461a      	mov	r2, r3
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 80022a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	bf0c      	ite	eq
 80022b0:	2301      	moveq	r3, #1
 80022b2:	2300      	movne	r3, #0
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e00b      	b.n	80022f8 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022e6:	2b10      	cmp	r3, #16
 80022e8:	d105      	bne.n	80022f6 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80022ea:	6839      	ldr	r1, [r7, #0]
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f000 f871 	bl	80023d4 <ETH_SetMACConfig>

    return HAL_OK;
 80022f2:	2300      	movs	r3, #0
 80022f4:	e000      	b.n	80022f8 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
  }
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002310:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002318:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800231a:	f002 f825 	bl	8004368 <HAL_RCC_GetHCLKFreq>
 800231e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	4a1a      	ldr	r2, [pc, #104]	@ (800238c <HAL_ETH_SetMDIOClockRange+0x8c>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d804      	bhi.n	8002332 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	e022      	b.n	8002378 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	4a16      	ldr	r2, [pc, #88]	@ (8002390 <HAL_ETH_SetMDIOClockRange+0x90>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d204      	bcs.n	8002344 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	e019      	b.n	8002378 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	4a13      	ldr	r2, [pc, #76]	@ (8002394 <HAL_ETH_SetMDIOClockRange+0x94>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d915      	bls.n	8002378 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	4a12      	ldr	r2, [pc, #72]	@ (8002398 <HAL_ETH_SetMDIOClockRange+0x98>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d804      	bhi.n	800235e <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	e00c      	b.n	8002378 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	4a0e      	ldr	r2, [pc, #56]	@ (800239c <HAL_ETH_SetMDIOClockRange+0x9c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d804      	bhi.n	8002370 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	e003      	b.n	8002378 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8002376:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8002382:	bf00      	nop
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	02160ebf 	.word	0x02160ebf
 8002390:	03938700 	.word	0x03938700
 8002394:	05f5e0ff 	.word	0x05f5e0ff
 8002398:	08f0d17f 	.word	0x08f0d17f
 800239c:	0ee6b27f 	.word	0x0ee6b27f

080023a0 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80023e6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	791b      	ldrb	r3, [r3, #4]
 80023ec:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80023ee:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	7b1b      	ldrb	r3, [r3, #12]
 80023f4:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80023f6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	7b5b      	ldrb	r3, [r3, #13]
 80023fc:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80023fe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	7b9b      	ldrb	r3, [r3, #14]
 8002404:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002406:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	7bdb      	ldrb	r3, [r3, #15]
 800240c:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800240e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	7c12      	ldrb	r2, [r2, #16]
 8002414:	2a00      	cmp	r2, #0
 8002416:	d102      	bne.n	800241e <ETH_SetMACConfig+0x4a>
 8002418:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800241c:	e000      	b.n	8002420 <ETH_SetMACConfig+0x4c>
 800241e:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002420:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	7c52      	ldrb	r2, [r2, #17]
 8002426:	2a00      	cmp	r2, #0
 8002428:	d102      	bne.n	8002430 <ETH_SetMACConfig+0x5c>
 800242a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800242e:	e000      	b.n	8002432 <ETH_SetMACConfig+0x5e>
 8002430:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002432:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	7c9b      	ldrb	r3, [r3, #18]
 8002438:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800243a:	431a      	orrs	r2, r3
               macconf->Speed |
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8002440:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8002446:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	7f1b      	ldrb	r3, [r3, #28]
 800244c:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 800244e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	7f5b      	ldrb	r3, [r3, #29]
 8002454:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002456:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	7f92      	ldrb	r2, [r2, #30]
 800245c:	2a00      	cmp	r2, #0
 800245e:	d102      	bne.n	8002466 <ETH_SetMACConfig+0x92>
 8002460:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002464:	e000      	b.n	8002468 <ETH_SetMACConfig+0x94>
 8002466:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002468:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	7fdb      	ldrb	r3, [r3, #31]
 800246e:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002470:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002478:	2a00      	cmp	r2, #0
 800247a:	d102      	bne.n	8002482 <ETH_SetMACConfig+0xae>
 800247c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002480:	e000      	b.n	8002484 <ETH_SetMACConfig+0xb0>
 8002482:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002484:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800248a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002492:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8002494:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 800249a:	4313      	orrs	r3, r2
 800249c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	4b56      	ldr	r3, [pc, #344]	@ (8002600 <ETH_SetMACConfig+0x22c>)
 80024a6:	4013      	ands	r3, r2
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	6812      	ldr	r2, [r2, #0]
 80024ac:	68f9      	ldr	r1, [r7, #12]
 80024ae:	430b      	orrs	r3, r1
 80024b0:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024b6:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80024be:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80024c0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80024c8:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80024ca:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80024d2:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80024d4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80024dc:	2a00      	cmp	r2, #0
 80024de:	d102      	bne.n	80024e6 <ETH_SetMACConfig+0x112>
 80024e0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80024e4:	e000      	b.n	80024e8 <ETH_SetMACConfig+0x114>
 80024e6:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80024e8:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80024ee:	4313      	orrs	r3, r2
 80024f0:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	4b42      	ldr	r3, [pc, #264]	@ (8002604 <ETH_SetMACConfig+0x230>)
 80024fa:	4013      	ands	r3, r2
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	68f9      	ldr	r1, [r7, #12]
 8002502:	430b      	orrs	r3, r1
 8002504:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800250c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002512:	4313      	orrs	r3, r2
 8002514:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	4b3a      	ldr	r3, [pc, #232]	@ (8002608 <ETH_SetMACConfig+0x234>)
 800251e:	4013      	ands	r3, r2
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6812      	ldr	r2, [r2, #0]
 8002524:	68f9      	ldr	r1, [r7, #12]
 8002526:	430b      	orrs	r3, r1
 8002528:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002530:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002536:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800253e:	2a00      	cmp	r2, #0
 8002540:	d101      	bne.n	8002546 <ETH_SetMACConfig+0x172>
 8002542:	2280      	movs	r2, #128	@ 0x80
 8002544:	e000      	b.n	8002548 <ETH_SetMACConfig+0x174>
 8002546:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002548:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800254e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002550:	4313      	orrs	r3, r2
 8002552:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800255a:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800255e:	4013      	ands	r3, r2
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6812      	ldr	r2, [r2, #0]
 8002564:	68f9      	ldr	r1, [r7, #12]
 8002566:	430b      	orrs	r3, r1
 8002568:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8002570:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002578:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800257a:	4313      	orrs	r3, r2
 800257c:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002586:	f023 0103 	bic.w	r1, r3, #3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	430a      	orrs	r2, r1
 8002592:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800259e:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80025ba:	2a00      	cmp	r2, #0
 80025bc:	d101      	bne.n	80025c2 <ETH_SetMACConfig+0x1ee>
 80025be:	2240      	movs	r2, #64	@ 0x40
 80025c0:	e000      	b.n	80025c4 <ETH_SetMACConfig+0x1f0>
 80025c2:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80025c4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80025cc:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80025ce:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80025d6:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80025d8:	4313      	orrs	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80025e4:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80025f4:	bf00      	nop
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	00048083 	.word	0x00048083
 8002604:	c0f88000 	.word	0xc0f88000
 8002608:	fffffef0 	.word	0xfffffef0

0800260c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	4b38      	ldr	r3, [pc, #224]	@ (8002704 <ETH_SetDMAConfig+0xf8>)
 8002622:	4013      	ands	r3, r2
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	6811      	ldr	r1, [r2, #0]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	430b      	orrs	r3, r1
 800262e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002632:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	791b      	ldrb	r3, [r3, #4]
 8002638:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800263e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	7b1b      	ldrb	r3, [r3, #12]
 8002644:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002646:	4313      	orrs	r3, r2
 8002648:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	4b2c      	ldr	r3, [pc, #176]	@ (8002708 <ETH_SetDMAConfig+0xfc>)
 8002656:	4013      	ands	r3, r2
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	6812      	ldr	r2, [r2, #0]
 800265c:	68f9      	ldr	r1, [r7, #12]
 800265e:	430b      	orrs	r3, r1
 8002660:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002664:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	7b5b      	ldrb	r3, [r3, #13]
 800266a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002670:	4313      	orrs	r3, r2
 8002672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800267c:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8002680:	4b22      	ldr	r3, [pc, #136]	@ (800270c <ETH_SetDMAConfig+0x100>)
 8002682:	4013      	ands	r3, r2
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6812      	ldr	r2, [r2, #0]
 8002688:	68f9      	ldr	r1, [r7, #12]
 800268a:	430b      	orrs	r3, r1
 800268c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002690:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	7d1b      	ldrb	r3, [r3, #20]
 800269c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800269e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	7f5b      	ldrb	r3, [r3, #29]
 80026a4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80026a6:	4313      	orrs	r3, r2
 80026a8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026b2:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80026b6:	4b16      	ldr	r3, [pc, #88]	@ (8002710 <ETH_SetDMAConfig+0x104>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6812      	ldr	r2, [r2, #0]
 80026be:	68f9      	ldr	r1, [r7, #12]
 80026c0:	430b      	orrs	r3, r1
 80026c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026c6:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	7f1b      	ldrb	r3, [r3, #28]
 80026ce:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80026d4:	4313      	orrs	r3, r2
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026e0:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80026e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <ETH_SetDMAConfig+0x108>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	68f9      	ldr	r1, [r7, #12]
 80026ee:	430b      	orrs	r3, r1
 80026f0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026f4:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80026f8:	bf00      	nop
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	ffff87fd 	.word	0xffff87fd
 8002708:	ffff2ffe 	.word	0xffff2ffe
 800270c:	fffec000 	.word	0xfffec000
 8002710:	ffc0efef 	.word	0xffc0efef
 8002714:	7fc0ffff 	.word	0x7fc0ffff

08002718 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b0a4      	sub	sp, #144	@ 0x90
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8002720:	2301      	movs	r3, #1
 8002722:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002726:	2300      	movs	r3, #0
 8002728:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800272a:	2300      	movs	r3, #0
 800272c:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002730:	2300      	movs	r3, #0
 8002732:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8002736:	2301      	movs	r3, #1
 8002738:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800273c:	2301      	movs	r3, #1
 800273e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002742:	2301      	movs	r3, #1
 8002744:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8002748:	2300      	movs	r3, #0
 800274a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800274e:	2301      	movs	r3, #1
 8002750:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002754:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002758:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800275a:	2300      	movs	r3, #0
 800275c:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8002760:	2300      	movs	r3, #0
 8002762:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002764:	2300      	movs	r3, #0
 8002766:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800276a:	2300      	movs	r3, #0
 800276c:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8002770:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8002774:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002776:	2300      	movs	r3, #0
 8002778:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 800277c:	2300      	movs	r3, #0
 800277e:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8002780:	2301      	movs	r3, #1
 8002782:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8002786:	2300      	movs	r3, #0
 8002788:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 800278c:	2300      	movs	r3, #0
 800278e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8002792:	2300      	movs	r3, #0
 8002794:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8002796:	2300      	movs	r3, #0
 8002798:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800279a:	2300      	movs	r3, #0
 800279c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800279e:	2300      	movs	r3, #0
 80027a0:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80027a4:	2300      	movs	r3, #0
 80027a6:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80027aa:	2301      	movs	r3, #1
 80027ac:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80027b0:	2320      	movs	r3, #32
 80027b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80027b6:	2301      	movs	r3, #1
 80027b8:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80027bc:	2300      	movs	r3, #0
 80027be:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80027c2:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80027c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80027c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80027cc:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80027ce:	2300      	movs	r3, #0
 80027d0:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80027d4:	2302      	movs	r3, #2
 80027d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80027da:	2300      	movs	r3, #0
 80027dc:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80027e6:	2300      	movs	r3, #0
 80027e8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80027f2:	2300      	movs	r3, #0
 80027f4:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80027f6:	2301      	movs	r3, #1
 80027f8:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80027fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002800:	4619      	mov	r1, r3
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7ff fde6 	bl	80023d4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002808:	2301      	movs	r3, #1
 800280a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800280c:	2301      	movs	r3, #1
 800280e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8002810:	2300      	movs	r3, #0
 8002812:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8002814:	2300      	movs	r3, #0
 8002816:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800281a:	2300      	movs	r3, #0
 800281c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800281e:	2300      	movs	r3, #0
 8002820:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002822:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002826:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8002828:	2300      	movs	r3, #0
 800282a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800282c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002830:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8002832:	2300      	movs	r3, #0
 8002834:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8002838:	f44f 7306 	mov.w	r3, #536	@ 0x218
 800283c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800283e:	f107 0308 	add.w	r3, r7, #8
 8002842:	4619      	mov	r1, r3
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f7ff fee1 	bl	800260c <ETH_SetDMAConfig>
}
 800284a:	bf00      	nop
 800284c:	3790      	adds	r7, #144	@ 0x90
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002852:	b480      	push	{r7}
 8002854:	b085      	sub	sp, #20
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800285a:	2300      	movs	r3, #0
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	e01d      	b.n	800289c <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	68d9      	ldr	r1, [r3, #12]
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	4613      	mov	r3, r2
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	4413      	add	r3, r2
 800286c:	00db      	lsls	r3, r3, #3
 800286e:	440b      	add	r3, r1
 8002870:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	2200      	movs	r2, #0
 800287c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	2200      	movs	r2, #0
 8002882:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	2200      	movs	r2, #0
 8002888:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800288a:	68b9      	ldr	r1, [r7, #8]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	3206      	adds	r2, #6
 8002892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	3301      	adds	r3, #1
 800289a:	60fb      	str	r3, [r7, #12]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2b03      	cmp	r3, #3
 80028a0:	d9de      	bls.n	8002860 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028b0:	461a      	mov	r2, r3
 80028b2:	2303      	movs	r3, #3
 80028b4:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68da      	ldr	r2, [r3, #12]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028c4:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	68da      	ldr	r2, [r3, #12]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028d4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 80028d8:	bf00      	nop
 80028da:	3714      	adds	r7, #20
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80028ec:	2300      	movs	r3, #0
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	e023      	b.n	800293a <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6919      	ldr	r1, [r3, #16]
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	4613      	mov	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	4413      	add	r3, r2
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	440b      	add	r3, r1
 8002902:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2200      	movs	r2, #0
 800290e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	2200      	movs	r2, #0
 8002914:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	2200      	movs	r2, #0
 800291a:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2200      	movs	r2, #0
 8002920:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2200      	movs	r2, #0
 8002926:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	3212      	adds	r2, #18
 8002930:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	3301      	adds	r3, #1
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2b03      	cmp	r3, #3
 800293e:	d9d8      	bls.n	80028f2 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002966:	461a      	mov	r2, r3
 8002968:	2303      	movs	r3, #3
 800296a:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	691a      	ldr	r2, [r3, #16]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800297a:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	691b      	ldr	r3, [r3, #16]
 8002982:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800298e:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8002992:	bf00      	nop
 8002994:	3714      	adds	r7, #20
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
	...

080029a0 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b091      	sub	sp, #68	@ 0x44
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	3318      	adds	r3, #24
 80029b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80029b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80029b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80029c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029ca:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80029d2:	2300      	movs	r3, #0
 80029d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80029d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80029de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029e2:	d007      	beq.n	80029f4 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80029e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029e8:	3304      	adds	r3, #4
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4413      	add	r3, r2
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80029f4:	2302      	movs	r3, #2
 80029f6:	e266      	b.n	8002ec6 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d044      	beq.n	8002a8e <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8002a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a06:	68da      	ldr	r2, [r3, #12]
 8002a08:	4b75      	ldr	r3, [pc, #468]	@ (8002be0 <ETH_Prepare_Tx_Descriptors+0x240>)
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a10:	431a      	orrs	r2, r3
 8002a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a14:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8002a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a20:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002a30:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d027      	beq.n	8002a8e <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8002a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a48:	041b      	lsls	r3, r3, #16
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a4e:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8002a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5a:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8002a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a68:	431a      	orrs	r2, r3
 8002a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a6c:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002a7c:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002a8c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00e      	beq.n	8002ab8 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8002a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a9c:	689a      	ldr	r2, [r3, #8]
 8002a9e:	4b51      	ldr	r3, [pc, #324]	@ (8002be4 <ETH_Prepare_Tx_Descriptors+0x244>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	6992      	ldr	r2, [r2, #24]
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aaa:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8002aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8002ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ab6:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d105      	bne.n	8002ad0 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0310 	and.w	r3, r3, #16
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d036      	beq.n	8002b3e <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8002ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ada:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002adc:	f3bf 8f5f 	dmb	sy
}
 8002ae0:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aec:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002aee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002af0:	3301      	adds	r3, #1
 8002af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002af4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d902      	bls.n	8002b00 <ETH_Prepare_Tx_Descriptors+0x160>
 8002afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002afc:	3b04      	subs	r3, #4
 8002afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b02:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b08:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 8002b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8002b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b1c:	d10f      	bne.n	8002b3e <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b20:	6a3a      	ldr	r2, [r7, #32]
 8002b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b26:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8002b28:	f3bf 8f5f 	dmb	sy
}
 8002b2c:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b38:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	e1c3      	b.n	8002ec6 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8002b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b40:	3301      	adds	r3, #1
 8002b42:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4c:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b50:	689a      	ldr	r2, [r3, #8]
 8002b52:	4b24      	ldr	r3, [pc, #144]	@ (8002be4 <ETH_Prepare_Tx_Descriptors+0x244>)
 8002b54:	4013      	ands	r3, r2
 8002b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b58:	6852      	ldr	r2, [r2, #4]
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b5e:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8002b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d012      	beq.n	8002b8e <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8002b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	461a      	mov	r2, r3
 8002b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b76:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b7a:	689a      	ldr	r2, [r3, #8]
 8002b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002be8 <ETH_Prepare_Tx_Descriptors+0x248>)
 8002b7e:	4013      	ands	r3, r2
 8002b80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b82:	6852      	ldr	r2, [r2, #4]
 8002b84:	0412      	lsls	r2, r2, #16
 8002b86:	431a      	orrs	r2, r3
 8002b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b8a:	609a      	str	r2, [r3, #8]
 8002b8c:	e008      	b.n	8002ba0 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b90:	2200      	movs	r2, #0
 8002b92:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	4b13      	ldr	r3, [pc, #76]	@ (8002be8 <ETH_Prepare_Tx_Descriptors+0x248>)
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b9e:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0310 	and.w	r3, r3, #16
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d021      	beq.n	8002bf0 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	6a1b      	ldr	r3, [r3, #32]
 8002bb8:	04db      	lsls	r3, r3, #19
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bbe:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc2:	68da      	ldr	r2, [r3, #12]
 8002bc4:	4b09      	ldr	r3, [pc, #36]	@ (8002bec <ETH_Prepare_Tx_Descriptors+0x24c>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	69d2      	ldr	r2, [r2, #28]
 8002bcc:	431a      	orrs	r2, r3
 8002bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd0:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bdc:	60da      	str	r2, [r3, #12]
 8002bde:	e02e      	b.n	8002c3e <ETH_Prepare_Tx_Descriptors+0x29e>
 8002be0:	ffff0000 	.word	0xffff0000
 8002be4:	ffffc000 	.word	0xffffc000
 8002be8:	c000ffff 	.word	0xc000ffff
 8002bec:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	4b7b      	ldr	r3, [pc, #492]	@ (8002de4 <ETH_Prepare_Tx_Descriptors+0x444>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	6852      	ldr	r2, [r2, #4]
 8002bfc:	431a      	orrs	r2, r3
 8002bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c00:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d008      	beq.n	8002c20 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c1e:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0320 	and.w	r3, r3, #32
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d008      	beq.n	8002c3e <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8002c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c3c:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0304 	and.w	r3, r3, #4
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8002c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c56:	431a      	orrs	r2, r3
 8002c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5a:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8002c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c66:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c72:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002c74:	f3bf 8f5f 	dmb	sy
}
 8002c78:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c84:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 80da 	beq.w	8002e48 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8002c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	431a      	orrs	r2, r3
 8002ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca4:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8002ca6:	e0cf      	b.n	8002e48 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb2:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002cb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cbc:	2b03      	cmp	r3, #3
 8002cbe:	d902      	bls.n	8002cc6 <ETH_Prepare_Tx_Descriptors+0x326>
 8002cc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cc2:	3b04      	subs	r3, #4
 8002cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002cca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cce:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cda:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8002cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002ce4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ce8:	d007      	beq.n	8002cfa <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8002cea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cee:	3304      	adds	r3, #4
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	4413      	add	r3, r2
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d029      	beq.n	8002d4e <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 8002cfa:	6a3b      	ldr	r3, [r7, #32]
 8002cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d06:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8002d08:	2300      	movs	r3, #0
 8002d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d0c:	e019      	b.n	8002d42 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8002d0e:	f3bf 8f5f 	dmb	sy
}
 8002d12:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d1e:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002d20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d22:	3301      	adds	r3, #1
 8002d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d28:	2b03      	cmp	r3, #3
 8002d2a:	d902      	bls.n	8002d32 <ETH_Prepare_Tx_Descriptors+0x392>
 8002d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d2e:	3b04      	subs	r3, #4
 8002d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d3a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8002d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d3e:	3301      	adds	r3, #1
 8002d40:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d42:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d3e1      	bcc.n	8002d0e <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	e0bb      	b.n	8002ec6 <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 8002d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d50:	3301      	adds	r3, #1
 8002d52:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8002d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d62:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d66:	689a      	ldr	r2, [r3, #8]
 8002d68:	4b1f      	ldr	r3, [pc, #124]	@ (8002de8 <ETH_Prepare_Tx_Descriptors+0x448>)
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d6e:	6852      	ldr	r2, [r2, #4]
 8002d70:	431a      	orrs	r2, r3
 8002d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d74:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8002d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d012      	beq.n	8002da4 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8002d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	461a      	mov	r2, r3
 8002d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8c:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	4b16      	ldr	r3, [pc, #88]	@ (8002dec <ETH_Prepare_Tx_Descriptors+0x44c>)
 8002d94:	4013      	ands	r3, r2
 8002d96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d98:	6852      	ldr	r2, [r2, #4]
 8002d9a:	0412      	lsls	r2, r2, #16
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002da0:	609a      	str	r2, [r3, #8]
 8002da2:	e008      	b.n	8002db6 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002da6:	2200      	movs	r2, #0
 8002da8:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	4b0f      	ldr	r3, [pc, #60]	@ (8002dec <ETH_Prepare_Tx_Descriptors+0x44c>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002db4:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0310 	and.w	r3, r3, #16
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d018      	beq.n	8002df4 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002df0 <ETH_Prepare_Tx_Descriptors+0x450>)
 8002dc8:	4013      	ands	r3, r2
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	69d2      	ldr	r2, [r2, #28]
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd2:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dde:	60da      	str	r2, [r3, #12]
 8002de0:	e020      	b.n	8002e24 <ETH_Prepare_Tx_Descriptors+0x484>
 8002de2:	bf00      	nop
 8002de4:	ffff8000 	.word	0xffff8000
 8002de8:	ffffc000 	.word	0xffffc000
 8002dec:	c000ffff 	.word	0xc000ffff
 8002df0:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df6:	68da      	ldr	r2, [r3, #12]
 8002df8:	4b36      	ldr	r3, [pc, #216]	@ (8002ed4 <ETH_Prepare_Tx_Descriptors+0x534>)
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	6852      	ldr	r2, [r2, #4]
 8002e00:	431a      	orrs	r2, r3
 8002e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e04:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d008      	beq.n	8002e24 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e22:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8002e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e26:	3301      	adds	r3, #1
 8002e28:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8002e2a:	f3bf 8f5f 	dmb	sy
}
 8002e2e:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e3a:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e46:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8002e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f47f af2b 	bne.w	8002ca8 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d006      	beq.n	8002e66 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8002e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e62:	609a      	str	r2, [r3, #8]
 8002e64:	e005      	b.n	8002e72 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8002e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e70:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7c:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e86:	3304      	adds	r3, #4
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	440b      	add	r3, r1
 8002e8c:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e92:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e94:	f3ef 8310 	mrs	r3, PRIMASK
 8002e98:	61bb      	str	r3, [r7, #24]
  return(result);
 8002e9a:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8002e9c:	61fb      	str	r3, [r7, #28]
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f383 8810 	msr	PRIMASK, r3
}
 8002ea8:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb0:	4413      	add	r3, r2
 8002eb2:	1c5a      	adds	r2, r3, #1
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	f383 8810 	msr	PRIMASK, r3
}
 8002ec2:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3744      	adds	r7, #68	@ 0x44
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	ffff8000 	.word	0xffff8000

08002ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b089      	sub	sp, #36	@ 0x24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002ee6:	4b89      	ldr	r3, [pc, #548]	@ (800310c <HAL_GPIO_Init+0x234>)
 8002ee8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002eea:	e194      	b.n	8003216 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef8:	4013      	ands	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 8186 	beq.w	8003210 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 0303 	and.w	r3, r3, #3
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d005      	beq.n	8002f1c <HAL_GPIO_Init+0x44>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 0303 	and.w	r3, r3, #3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d130      	bne.n	8002f7e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	2203      	movs	r2, #3
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	68da      	ldr	r2, [r3, #12]
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f52:	2201      	movs	r2, #1
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43db      	mvns	r3, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	091b      	lsrs	r3, r3, #4
 8002f68:	f003 0201 	and.w	r2, r3, #1
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	2b03      	cmp	r3, #3
 8002f88:	d017      	beq.n	8002fba <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	2203      	movs	r2, #3
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	43db      	mvns	r3, r3
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	689a      	ldr	r2, [r3, #8]
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f003 0303 	and.w	r3, r3, #3
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d123      	bne.n	800300e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	08da      	lsrs	r2, r3, #3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	3208      	adds	r2, #8
 8002fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f003 0307 	and.w	r3, r3, #7
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	220f      	movs	r2, #15
 8002fde:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	691a      	ldr	r2, [r3, #16]
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	08da      	lsrs	r2, r3, #3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3208      	adds	r2, #8
 8003008:	69b9      	ldr	r1, [r7, #24]
 800300a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	2203      	movs	r2, #3
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	43db      	mvns	r3, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4013      	ands	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f003 0203 	and.w	r2, r3, #3
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4313      	orrs	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800304a:	2b00      	cmp	r3, #0
 800304c:	f000 80e0 	beq.w	8003210 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003050:	4b2f      	ldr	r3, [pc, #188]	@ (8003110 <HAL_GPIO_Init+0x238>)
 8003052:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003056:	4a2e      	ldr	r2, [pc, #184]	@ (8003110 <HAL_GPIO_Init+0x238>)
 8003058:	f043 0302 	orr.w	r3, r3, #2
 800305c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003060:	4b2b      	ldr	r3, [pc, #172]	@ (8003110 <HAL_GPIO_Init+0x238>)
 8003062:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	60fb      	str	r3, [r7, #12]
 800306c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800306e:	4a29      	ldr	r2, [pc, #164]	@ (8003114 <HAL_GPIO_Init+0x23c>)
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	089b      	lsrs	r3, r3, #2
 8003074:	3302      	adds	r3, #2
 8003076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	f003 0303 	and.w	r3, r3, #3
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	220f      	movs	r2, #15
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	43db      	mvns	r3, r3
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	4013      	ands	r3, r2
 8003090:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a20      	ldr	r2, [pc, #128]	@ (8003118 <HAL_GPIO_Init+0x240>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d052      	beq.n	8003140 <HAL_GPIO_Init+0x268>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a1f      	ldr	r2, [pc, #124]	@ (800311c <HAL_GPIO_Init+0x244>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d031      	beq.n	8003106 <HAL_GPIO_Init+0x22e>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003120 <HAL_GPIO_Init+0x248>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d02b      	beq.n	8003102 <HAL_GPIO_Init+0x22a>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a1d      	ldr	r2, [pc, #116]	@ (8003124 <HAL_GPIO_Init+0x24c>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d025      	beq.n	80030fe <HAL_GPIO_Init+0x226>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003128 <HAL_GPIO_Init+0x250>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d01f      	beq.n	80030fa <HAL_GPIO_Init+0x222>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a1b      	ldr	r2, [pc, #108]	@ (800312c <HAL_GPIO_Init+0x254>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d019      	beq.n	80030f6 <HAL_GPIO_Init+0x21e>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003130 <HAL_GPIO_Init+0x258>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d013      	beq.n	80030f2 <HAL_GPIO_Init+0x21a>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a19      	ldr	r2, [pc, #100]	@ (8003134 <HAL_GPIO_Init+0x25c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d00d      	beq.n	80030ee <HAL_GPIO_Init+0x216>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a18      	ldr	r2, [pc, #96]	@ (8003138 <HAL_GPIO_Init+0x260>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d007      	beq.n	80030ea <HAL_GPIO_Init+0x212>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a17      	ldr	r2, [pc, #92]	@ (800313c <HAL_GPIO_Init+0x264>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d101      	bne.n	80030e6 <HAL_GPIO_Init+0x20e>
 80030e2:	2309      	movs	r3, #9
 80030e4:	e02d      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 80030e6:	230a      	movs	r3, #10
 80030e8:	e02b      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 80030ea:	2308      	movs	r3, #8
 80030ec:	e029      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 80030ee:	2307      	movs	r3, #7
 80030f0:	e027      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 80030f2:	2306      	movs	r3, #6
 80030f4:	e025      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 80030f6:	2305      	movs	r3, #5
 80030f8:	e023      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 80030fa:	2304      	movs	r3, #4
 80030fc:	e021      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 80030fe:	2303      	movs	r3, #3
 8003100:	e01f      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 8003102:	2302      	movs	r3, #2
 8003104:	e01d      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 8003106:	2301      	movs	r3, #1
 8003108:	e01b      	b.n	8003142 <HAL_GPIO_Init+0x26a>
 800310a:	bf00      	nop
 800310c:	58000080 	.word	0x58000080
 8003110:	58024400 	.word	0x58024400
 8003114:	58000400 	.word	0x58000400
 8003118:	58020000 	.word	0x58020000
 800311c:	58020400 	.word	0x58020400
 8003120:	58020800 	.word	0x58020800
 8003124:	58020c00 	.word	0x58020c00
 8003128:	58021000 	.word	0x58021000
 800312c:	58021400 	.word	0x58021400
 8003130:	58021800 	.word	0x58021800
 8003134:	58021c00 	.word	0x58021c00
 8003138:	58022000 	.word	0x58022000
 800313c:	58022400 	.word	0x58022400
 8003140:	2300      	movs	r3, #0
 8003142:	69fa      	ldr	r2, [r7, #28]
 8003144:	f002 0203 	and.w	r2, r2, #3
 8003148:	0092      	lsls	r2, r2, #2
 800314a:	4093      	lsls	r3, r2
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	4313      	orrs	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003152:	4938      	ldr	r1, [pc, #224]	@ (8003234 <HAL_GPIO_Init+0x35c>)
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	089b      	lsrs	r3, r3, #2
 8003158:	3302      	adds	r3, #2
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003160:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	43db      	mvns	r3, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4013      	ands	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	4313      	orrs	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003186:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800318e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	43db      	mvns	r3, r3
 800319a:	69ba      	ldr	r2, [r7, #24]
 800319c:	4013      	ands	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80031b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	43db      	mvns	r3, r3
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	4013      	ands	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d003      	beq.n	80031e0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	4313      	orrs	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	43db      	mvns	r3, r3
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	4013      	ands	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d003      	beq.n	800320a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	4313      	orrs	r3, r2
 8003208:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	3301      	adds	r3, #1
 8003214:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	fa22 f303 	lsr.w	r3, r2, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	f47f ae63 	bne.w	8002eec <HAL_GPIO_Init+0x14>
  }
}
 8003226:	bf00      	nop
 8003228:	bf00      	nop
 800322a:	3724      	adds	r7, #36	@ 0x24
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr
 8003234:	58000400 	.word	0x58000400

08003238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	460b      	mov	r3, r1
 8003242:	807b      	strh	r3, [r7, #2]
 8003244:	4613      	mov	r3, r2
 8003246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003248:	787b      	ldrb	r3, [r7, #1]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d003      	beq.n	8003256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800324e:	887a      	ldrh	r2, [r7, #2]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003254:	e003      	b.n	800325e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003256:	887b      	ldrh	r3, [r7, #2]
 8003258:	041a      	lsls	r2, r3, #16
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	619a      	str	r2, [r3, #24]
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
	...

0800326c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003274:	4b19      	ldr	r3, [pc, #100]	@ (80032dc <HAL_PWREx_ConfigSupply+0x70>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f003 0304 	and.w	r3, r3, #4
 800327c:	2b04      	cmp	r3, #4
 800327e:	d00a      	beq.n	8003296 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003280:	4b16      	ldr	r3, [pc, #88]	@ (80032dc <HAL_PWREx_ConfigSupply+0x70>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f003 0307 	and.w	r3, r3, #7
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	429a      	cmp	r2, r3
 800328c:	d001      	beq.n	8003292 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e01f      	b.n	80032d2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	e01d      	b.n	80032d2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003296:	4b11      	ldr	r3, [pc, #68]	@ (80032dc <HAL_PWREx_ConfigSupply+0x70>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f023 0207 	bic.w	r2, r3, #7
 800329e:	490f      	ldr	r1, [pc, #60]	@ (80032dc <HAL_PWREx_ConfigSupply+0x70>)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80032a6:	f7fd ff2b 	bl	8001100 <HAL_GetTick>
 80032aa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80032ac:	e009      	b.n	80032c2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80032ae:	f7fd ff27 	bl	8001100 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032bc:	d901      	bls.n	80032c2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e007      	b.n	80032d2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80032c2:	4b06      	ldr	r3, [pc, #24]	@ (80032dc <HAL_PWREx_ConfigSupply+0x70>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032ce:	d1ee      	bne.n	80032ae <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3710      	adds	r7, #16
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	58024800 	.word	0x58024800

080032e0 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b086      	sub	sp, #24
 80032e4:	af02      	add	r7, sp, #8
 80032e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80032e8:	f7fd ff0a 	bl	8001100 <HAL_GetTick>
 80032ec:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d101      	bne.n	80032f8 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e05f      	b.n	80033b8 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	d107      	bne.n	8003314 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f7fd faa5 	bl	8000854 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800330a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f85a 	bl	80033c8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	3b01      	subs	r3, #1
 8003324:	021a      	lsls	r2, r3, #8
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	2120      	movs	r1, #32
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 f852 	bl	80033e4 <QSPI_WaitFlagStateUntilTimeout>
 8003340:	4603      	mov	r3, r0
 8003342:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003344:	7afb      	ldrb	r3, [r7, #11]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d135      	bne.n	80033b6 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	4b1b      	ldr	r3, [pc, #108]	@ (80033c0 <HAL_QSPI_Init+0xe0>)
 8003352:	4013      	ands	r3, r2
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	6852      	ldr	r2, [r2, #4]
 8003358:	0611      	lsls	r1, r2, #24
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	68d2      	ldr	r2, [r2, #12]
 800335e:	4311      	orrs	r1, r2
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	69d2      	ldr	r2, [r2, #28]
 8003364:	4311      	orrs	r1, r2
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	6a12      	ldr	r2, [r2, #32]
 800336a:	4311      	orrs	r1, r2
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	430b      	orrs	r3, r1
 8003372:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	4b12      	ldr	r3, [pc, #72]	@ (80033c4 <HAL_QSPI_Init+0xe4>)
 800337c:	4013      	ands	r3, r2
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	6912      	ldr	r2, [r2, #16]
 8003382:	0411      	lsls	r1, r2, #16
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	6952      	ldr	r2, [r2, #20]
 8003388:	4311      	orrs	r1, r2
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	6992      	ldr	r2, [r2, #24]
 800338e:	4311      	orrs	r1, r2
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	6812      	ldr	r2, [r2, #0]
 8003394:	430b      	orrs	r3, r1
 8003396:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f042 0201 	orr.w	r2, r2, #1
 80033a6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80033b6:	7afb      	ldrb	r3, [r7, #11]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	00ffff2f 	.word	0x00ffff2f
 80033c4:	ffe0f8fe 	.word	0xffe0f8fe

080033c8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	603b      	str	r3, [r7, #0]
 80033f0:	4613      	mov	r3, r2
 80033f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80033f4:	e01a      	b.n	800342c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033fc:	d016      	beq.n	800342c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033fe:	f7fd fe7f 	bl	8001100 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	429a      	cmp	r2, r3
 800340c:	d302      	bcc.n	8003414 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d10b      	bne.n	800342c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2204      	movs	r2, #4
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003420:	f043 0201 	orr.w	r2, r3, #1
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e00e      	b.n	800344a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689a      	ldr	r2, [r3, #8]
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	4013      	ands	r3, r2
 8003436:	2b00      	cmp	r3, #0
 8003438:	bf14      	ite	ne
 800343a:	2301      	movne	r3, #1
 800343c:	2300      	moveq	r3, #0
 800343e:	b2db      	uxtb	r3, r3
 8003440:	461a      	mov	r2, r3
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	429a      	cmp	r2, r3
 8003446:	d1d6      	bne.n	80033f6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
	...

08003454 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b08c      	sub	sp, #48	@ 0x30
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d102      	bne.n	8003468 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	f000 bc48 	b.w	8003cf8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	2b00      	cmp	r3, #0
 8003472:	f000 8088 	beq.w	8003586 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003476:	4b99      	ldr	r3, [pc, #612]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800347e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003480:	4b96      	ldr	r3, [pc, #600]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003484:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003488:	2b10      	cmp	r3, #16
 800348a:	d007      	beq.n	800349c <HAL_RCC_OscConfig+0x48>
 800348c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800348e:	2b18      	cmp	r3, #24
 8003490:	d111      	bne.n	80034b6 <HAL_RCC_OscConfig+0x62>
 8003492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003494:	f003 0303 	and.w	r3, r3, #3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d10c      	bne.n	80034b6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800349c:	4b8f      	ldr	r3, [pc, #572]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d06d      	beq.n	8003584 <HAL_RCC_OscConfig+0x130>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d169      	bne.n	8003584 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	f000 bc21 	b.w	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034be:	d106      	bne.n	80034ce <HAL_RCC_OscConfig+0x7a>
 80034c0:	4b86      	ldr	r3, [pc, #536]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a85      	ldr	r2, [pc, #532]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80034c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ca:	6013      	str	r3, [r2, #0]
 80034cc:	e02e      	b.n	800352c <HAL_RCC_OscConfig+0xd8>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d10c      	bne.n	80034f0 <HAL_RCC_OscConfig+0x9c>
 80034d6:	4b81      	ldr	r3, [pc, #516]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a80      	ldr	r2, [pc, #512]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80034dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034e0:	6013      	str	r3, [r2, #0]
 80034e2:	4b7e      	ldr	r3, [pc, #504]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a7d      	ldr	r2, [pc, #500]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80034e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	e01d      	b.n	800352c <HAL_RCC_OscConfig+0xd8>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034f8:	d10c      	bne.n	8003514 <HAL_RCC_OscConfig+0xc0>
 80034fa:	4b78      	ldr	r3, [pc, #480]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a77      	ldr	r2, [pc, #476]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003500:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003504:	6013      	str	r3, [r2, #0]
 8003506:	4b75      	ldr	r3, [pc, #468]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a74      	ldr	r2, [pc, #464]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 800350c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	e00b      	b.n	800352c <HAL_RCC_OscConfig+0xd8>
 8003514:	4b71      	ldr	r3, [pc, #452]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a70      	ldr	r2, [pc, #448]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 800351a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800351e:	6013      	str	r3, [r2, #0]
 8003520:	4b6e      	ldr	r3, [pc, #440]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a6d      	ldr	r2, [pc, #436]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003526:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800352a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d013      	beq.n	800355c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003534:	f7fd fde4 	bl	8001100 <HAL_GetTick>
 8003538:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800353c:	f7fd fde0 	bl	8001100 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b64      	cmp	r3, #100	@ 0x64
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e3d4      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800354e:	4b63      	ldr	r3, [pc, #396]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f0      	beq.n	800353c <HAL_RCC_OscConfig+0xe8>
 800355a:	e014      	b.n	8003586 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355c:	f7fd fdd0 	bl	8001100 <HAL_GetTick>
 8003560:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003564:	f7fd fdcc 	bl	8001100 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b64      	cmp	r3, #100	@ 0x64
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e3c0      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003576:	4b59      	ldr	r3, [pc, #356]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x110>
 8003582:	e000      	b.n	8003586 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 80ca 	beq.w	8003728 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003594:	4b51      	ldr	r3, [pc, #324]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800359c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800359e:	4b4f      	ldr	r3, [pc, #316]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80035a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80035a4:	6a3b      	ldr	r3, [r7, #32]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d007      	beq.n	80035ba <HAL_RCC_OscConfig+0x166>
 80035aa:	6a3b      	ldr	r3, [r7, #32]
 80035ac:	2b18      	cmp	r3, #24
 80035ae:	d156      	bne.n	800365e <HAL_RCC_OscConfig+0x20a>
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	f003 0303 	and.w	r3, r3, #3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d151      	bne.n	800365e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035ba:	4b48      	ldr	r3, [pc, #288]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0304 	and.w	r3, r3, #4
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d005      	beq.n	80035d2 <HAL_RCC_OscConfig+0x17e>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e392      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80035d2:	4b42      	ldr	r3, [pc, #264]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f023 0219 	bic.w	r2, r3, #25
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	493f      	ldr	r1, [pc, #252]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e4:	f7fd fd8c 	bl	8001100 <HAL_GetTick>
 80035e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ec:	f7fd fd88 	bl	8001100 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e37c      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035fe:	4b37      	ldr	r3, [pc, #220]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0304 	and.w	r3, r3, #4
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0f0      	beq.n	80035ec <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800360a:	f7fd fd85 	bl	8001118 <HAL_GetREVID>
 800360e:	4603      	mov	r3, r0
 8003610:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003614:	4293      	cmp	r3, r2
 8003616:	d817      	bhi.n	8003648 <HAL_RCC_OscConfig+0x1f4>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	2b40      	cmp	r3, #64	@ 0x40
 800361e:	d108      	bne.n	8003632 <HAL_RCC_OscConfig+0x1de>
 8003620:	4b2e      	ldr	r3, [pc, #184]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003628:	4a2c      	ldr	r2, [pc, #176]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 800362a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800362e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003630:	e07a      	b.n	8003728 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003632:	4b2a      	ldr	r3, [pc, #168]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	031b      	lsls	r3, r3, #12
 8003640:	4926      	ldr	r1, [pc, #152]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003642:	4313      	orrs	r3, r2
 8003644:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003646:	e06f      	b.n	8003728 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003648:	4b24      	ldr	r3, [pc, #144]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	061b      	lsls	r3, r3, #24
 8003656:	4921      	ldr	r1, [pc, #132]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003658:	4313      	orrs	r3, r2
 800365a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800365c:	e064      	b.n	8003728 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d047      	beq.n	80036f6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003666:	4b1d      	ldr	r3, [pc, #116]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f023 0219 	bic.w	r2, r3, #25
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	491a      	ldr	r1, [pc, #104]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003674:	4313      	orrs	r3, r2
 8003676:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003678:	f7fd fd42 	bl	8001100 <HAL_GetTick>
 800367c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800367e:	e008      	b.n	8003692 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003680:	f7fd fd3e 	bl	8001100 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b02      	cmp	r3, #2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e332      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003692:	4b12      	ldr	r3, [pc, #72]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0304 	and.w	r3, r3, #4
 800369a:	2b00      	cmp	r3, #0
 800369c:	d0f0      	beq.n	8003680 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800369e:	f7fd fd3b 	bl	8001118 <HAL_GetREVID>
 80036a2:	4603      	mov	r3, r0
 80036a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d819      	bhi.n	80036e0 <HAL_RCC_OscConfig+0x28c>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	2b40      	cmp	r3, #64	@ 0x40
 80036b2:	d108      	bne.n	80036c6 <HAL_RCC_OscConfig+0x272>
 80036b4:	4b09      	ldr	r3, [pc, #36]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80036bc:	4a07      	ldr	r2, [pc, #28]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80036be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c2:	6053      	str	r3, [r2, #4]
 80036c4:	e030      	b.n	8003728 <HAL_RCC_OscConfig+0x2d4>
 80036c6:	4b05      	ldr	r3, [pc, #20]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	031b      	lsls	r3, r3, #12
 80036d4:	4901      	ldr	r1, [pc, #4]	@ (80036dc <HAL_RCC_OscConfig+0x288>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	604b      	str	r3, [r1, #4]
 80036da:	e025      	b.n	8003728 <HAL_RCC_OscConfig+0x2d4>
 80036dc:	58024400 	.word	0x58024400
 80036e0:	4b9a      	ldr	r3, [pc, #616]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	061b      	lsls	r3, r3, #24
 80036ee:	4997      	ldr	r1, [pc, #604]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	604b      	str	r3, [r1, #4]
 80036f4:	e018      	b.n	8003728 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036f6:	4b95      	ldr	r3, [pc, #596]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a94      	ldr	r2, [pc, #592]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80036fc:	f023 0301 	bic.w	r3, r3, #1
 8003700:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003702:	f7fd fcfd 	bl	8001100 <HAL_GetTick>
 8003706:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800370a:	f7fd fcf9 	bl	8001100 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e2ed      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800371c:	4b8b      	ldr	r3, [pc, #556]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0304 	and.w	r3, r3, #4
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1f0      	bne.n	800370a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0310 	and.w	r3, r3, #16
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 80a9 	beq.w	8003888 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003736:	4b85      	ldr	r3, [pc, #532]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800373e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003740:	4b82      	ldr	r3, [pc, #520]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 8003742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003744:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	2b08      	cmp	r3, #8
 800374a:	d007      	beq.n	800375c <HAL_RCC_OscConfig+0x308>
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	2b18      	cmp	r3, #24
 8003750:	d13a      	bne.n	80037c8 <HAL_RCC_OscConfig+0x374>
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f003 0303 	and.w	r3, r3, #3
 8003758:	2b01      	cmp	r3, #1
 800375a:	d135      	bne.n	80037c8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800375c:	4b7b      	ldr	r3, [pc, #492]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003764:	2b00      	cmp	r3, #0
 8003766:	d005      	beq.n	8003774 <HAL_RCC_OscConfig+0x320>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	2b80      	cmp	r3, #128	@ 0x80
 800376e:	d001      	beq.n	8003774 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e2c1      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003774:	f7fd fcd0 	bl	8001118 <HAL_GetREVID>
 8003778:	4603      	mov	r3, r0
 800377a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800377e:	4293      	cmp	r3, r2
 8003780:	d817      	bhi.n	80037b2 <HAL_RCC_OscConfig+0x35e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	2b20      	cmp	r3, #32
 8003788:	d108      	bne.n	800379c <HAL_RCC_OscConfig+0x348>
 800378a:	4b70      	ldr	r3, [pc, #448]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003792:	4a6e      	ldr	r2, [pc, #440]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 8003794:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003798:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800379a:	e075      	b.n	8003888 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800379c:	4b6b      	ldr	r3, [pc, #428]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	069b      	lsls	r3, r3, #26
 80037aa:	4968      	ldr	r1, [pc, #416]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037b0:	e06a      	b.n	8003888 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80037b2:	4b66      	ldr	r3, [pc, #408]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	061b      	lsls	r3, r3, #24
 80037c0:	4962      	ldr	r1, [pc, #392]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037c6:	e05f      	b.n	8003888 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d042      	beq.n	8003856 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80037d0:	4b5e      	ldr	r3, [pc, #376]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a5d      	ldr	r2, [pc, #372]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80037d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037dc:	f7fd fc90 	bl	8001100 <HAL_GetTick>
 80037e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80037e2:	e008      	b.n	80037f6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80037e4:	f7fd fc8c 	bl	8001100 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e280      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80037f6:	4b55      	ldr	r3, [pc, #340]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d0f0      	beq.n	80037e4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003802:	f7fd fc89 	bl	8001118 <HAL_GetREVID>
 8003806:	4603      	mov	r3, r0
 8003808:	f241 0203 	movw	r2, #4099	@ 0x1003
 800380c:	4293      	cmp	r3, r2
 800380e:	d817      	bhi.n	8003840 <HAL_RCC_OscConfig+0x3ec>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	2b20      	cmp	r3, #32
 8003816:	d108      	bne.n	800382a <HAL_RCC_OscConfig+0x3d6>
 8003818:	4b4c      	ldr	r3, [pc, #304]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003820:	4a4a      	ldr	r2, [pc, #296]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 8003822:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003826:	6053      	str	r3, [r2, #4]
 8003828:	e02e      	b.n	8003888 <HAL_RCC_OscConfig+0x434>
 800382a:	4b48      	ldr	r3, [pc, #288]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	069b      	lsls	r3, r3, #26
 8003838:	4944      	ldr	r1, [pc, #272]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800383a:	4313      	orrs	r3, r2
 800383c:	604b      	str	r3, [r1, #4]
 800383e:	e023      	b.n	8003888 <HAL_RCC_OscConfig+0x434>
 8003840:	4b42      	ldr	r3, [pc, #264]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	061b      	lsls	r3, r3, #24
 800384e:	493f      	ldr	r1, [pc, #252]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 8003850:	4313      	orrs	r3, r2
 8003852:	60cb      	str	r3, [r1, #12]
 8003854:	e018      	b.n	8003888 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003856:	4b3d      	ldr	r3, [pc, #244]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a3c      	ldr	r2, [pc, #240]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800385c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003860:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003862:	f7fd fc4d 	bl	8001100 <HAL_GetTick>
 8003866:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800386a:	f7fd fc49 	bl	8001100 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e23d      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800387c:	4b33      	ldr	r3, [pc, #204]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1f0      	bne.n	800386a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0308 	and.w	r3, r3, #8
 8003890:	2b00      	cmp	r3, #0
 8003892:	d036      	beq.n	8003902 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	695b      	ldr	r3, [r3, #20]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d019      	beq.n	80038d0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800389c:	4b2b      	ldr	r3, [pc, #172]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800389e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038a0:	4a2a      	ldr	r2, [pc, #168]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a8:	f7fd fc2a 	bl	8001100 <HAL_GetTick>
 80038ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b0:	f7fd fc26 	bl	8001100 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e21a      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038c2:	4b22      	ldr	r3, [pc, #136]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80038c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0f0      	beq.n	80038b0 <HAL_RCC_OscConfig+0x45c>
 80038ce:	e018      	b.n	8003902 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038d0:	4b1e      	ldr	r3, [pc, #120]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80038d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038d4:	4a1d      	ldr	r2, [pc, #116]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80038d6:	f023 0301 	bic.w	r3, r3, #1
 80038da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038dc:	f7fd fc10 	bl	8001100 <HAL_GetTick>
 80038e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038e4:	f7fd fc0c 	bl	8001100 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e200      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80038f6:	4b15      	ldr	r3, [pc, #84]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 80038f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1f0      	bne.n	80038e4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0320 	and.w	r3, r3, #32
 800390a:	2b00      	cmp	r3, #0
 800390c:	d039      	beq.n	8003982 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d01c      	beq.n	8003950 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003916:	4b0d      	ldr	r3, [pc, #52]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a0c      	ldr	r2, [pc, #48]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800391c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003920:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003922:	f7fd fbed 	bl	8001100 <HAL_GetTick>
 8003926:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003928:	e008      	b.n	800393c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800392a:	f7fd fbe9 	bl	8001100 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d901      	bls.n	800393c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e1dd      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800393c:	4b03      	ldr	r3, [pc, #12]	@ (800394c <HAL_RCC_OscConfig+0x4f8>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0f0      	beq.n	800392a <HAL_RCC_OscConfig+0x4d6>
 8003948:	e01b      	b.n	8003982 <HAL_RCC_OscConfig+0x52e>
 800394a:	bf00      	nop
 800394c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003950:	4b9b      	ldr	r3, [pc, #620]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a9a      	ldr	r2, [pc, #616]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003956:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800395a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800395c:	f7fd fbd0 	bl	8001100 <HAL_GetTick>
 8003960:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003964:	f7fd fbcc 	bl	8001100 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e1c0      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003976:	4b92      	ldr	r3, [pc, #584]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d1f0      	bne.n	8003964 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0304 	and.w	r3, r3, #4
 800398a:	2b00      	cmp	r3, #0
 800398c:	f000 8081 	beq.w	8003a92 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003990:	4b8c      	ldr	r3, [pc, #560]	@ (8003bc4 <HAL_RCC_OscConfig+0x770>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a8b      	ldr	r2, [pc, #556]	@ (8003bc4 <HAL_RCC_OscConfig+0x770>)
 8003996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800399a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800399c:	f7fd fbb0 	bl	8001100 <HAL_GetTick>
 80039a0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039a2:	e008      	b.n	80039b6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a4:	f7fd fbac 	bl	8001100 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	2b64      	cmp	r3, #100	@ 0x64
 80039b0:	d901      	bls.n	80039b6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e1a0      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039b6:	4b83      	ldr	r3, [pc, #524]	@ (8003bc4 <HAL_RCC_OscConfig+0x770>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d0f0      	beq.n	80039a4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d106      	bne.n	80039d8 <HAL_RCC_OscConfig+0x584>
 80039ca:	4b7d      	ldr	r3, [pc, #500]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 80039cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ce:	4a7c      	ldr	r2, [pc, #496]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 80039d0:	f043 0301 	orr.w	r3, r3, #1
 80039d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d6:	e02d      	b.n	8003a34 <HAL_RCC_OscConfig+0x5e0>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d10c      	bne.n	80039fa <HAL_RCC_OscConfig+0x5a6>
 80039e0:	4b77      	ldr	r3, [pc, #476]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 80039e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e4:	4a76      	ldr	r2, [pc, #472]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 80039e6:	f023 0301 	bic.w	r3, r3, #1
 80039ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80039ec:	4b74      	ldr	r3, [pc, #464]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 80039ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f0:	4a73      	ldr	r2, [pc, #460]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 80039f2:	f023 0304 	bic.w	r3, r3, #4
 80039f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f8:	e01c      	b.n	8003a34 <HAL_RCC_OscConfig+0x5e0>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	2b05      	cmp	r3, #5
 8003a00:	d10c      	bne.n	8003a1c <HAL_RCC_OscConfig+0x5c8>
 8003a02:	4b6f      	ldr	r3, [pc, #444]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a06:	4a6e      	ldr	r2, [pc, #440]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a08:	f043 0304 	orr.w	r3, r3, #4
 8003a0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0e:	4b6c      	ldr	r3, [pc, #432]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a12:	4a6b      	ldr	r2, [pc, #428]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a14:	f043 0301 	orr.w	r3, r3, #1
 8003a18:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a1a:	e00b      	b.n	8003a34 <HAL_RCC_OscConfig+0x5e0>
 8003a1c:	4b68      	ldr	r3, [pc, #416]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a20:	4a67      	ldr	r2, [pc, #412]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a22:	f023 0301 	bic.w	r3, r3, #1
 8003a26:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a28:	4b65      	ldr	r3, [pc, #404]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2c:	4a64      	ldr	r2, [pc, #400]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a2e:	f023 0304 	bic.w	r3, r3, #4
 8003a32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d015      	beq.n	8003a68 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a3c:	f7fd fb60 	bl	8001100 <HAL_GetTick>
 8003a40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a42:	e00a      	b.n	8003a5a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a44:	f7fd fb5c 	bl	8001100 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e14e      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a5a:	4b59      	ldr	r3, [pc, #356]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d0ee      	beq.n	8003a44 <HAL_RCC_OscConfig+0x5f0>
 8003a66:	e014      	b.n	8003a92 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a68:	f7fd fb4a 	bl	8001100 <HAL_GetTick>
 8003a6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a6e:	e00a      	b.n	8003a86 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a70:	f7fd fb46 	bl	8001100 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e138      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a86:	4b4e      	ldr	r3, [pc, #312]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1ee      	bne.n	8003a70 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f000 812d 	beq.w	8003cf6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003a9c:	4b48      	ldr	r3, [pc, #288]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003aa4:	2b18      	cmp	r3, #24
 8003aa6:	f000 80bd 	beq.w	8003c24 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	f040 809e 	bne.w	8003bf0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab4:	4b42      	ldr	r3, [pc, #264]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a41      	ldr	r2, [pc, #260]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003aba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003abe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac0:	f7fd fb1e 	bl	8001100 <HAL_GetTick>
 8003ac4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac8:	f7fd fb1a 	bl	8001100 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e10e      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ada:	4b39      	ldr	r3, [pc, #228]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1f0      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ae6:	4b36      	ldr	r3, [pc, #216]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003ae8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003aea:	4b37      	ldr	r3, [pc, #220]	@ (8003bc8 <HAL_RCC_OscConfig+0x774>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003af6:	0112      	lsls	r2, r2, #4
 8003af8:	430a      	orrs	r2, r1
 8003afa:	4931      	ldr	r1, [pc, #196]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	628b      	str	r3, [r1, #40]	@ 0x28
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b04:	3b01      	subs	r3, #1
 8003b06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	025b      	lsls	r3, r3, #9
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	431a      	orrs	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	041b      	lsls	r3, r3, #16
 8003b1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003b22:	431a      	orrs	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	061b      	lsls	r3, r3, #24
 8003b2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003b30:	4923      	ldr	r1, [pc, #140]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003b36:	4b22      	ldr	r3, [pc, #136]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3a:	4a21      	ldr	r2, [pc, #132]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b3c:	f023 0301 	bic.w	r3, r3, #1
 8003b40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b42:	4b1f      	ldr	r3, [pc, #124]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b46:	4b21      	ldr	r3, [pc, #132]	@ (8003bcc <HAL_RCC_OscConfig+0x778>)
 8003b48:	4013      	ands	r3, r2
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b4e:	00d2      	lsls	r2, r2, #3
 8003b50:	491b      	ldr	r1, [pc, #108]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003b56:	4b1a      	ldr	r3, [pc, #104]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5a:	f023 020c 	bic.w	r2, r3, #12
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b62:	4917      	ldr	r1, [pc, #92]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003b68:	4b15      	ldr	r3, [pc, #84]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6c:	f023 0202 	bic.w	r2, r3, #2
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b74:	4912      	ldr	r1, [pc, #72]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003b7a:	4b11      	ldr	r3, [pc, #68]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b7e:	4a10      	ldr	r2, [pc, #64]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b86:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003b92:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b96:	4a0a      	ldr	r2, [pc, #40]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003b98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003b9e:	4b08      	ldr	r3, [pc, #32]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba2:	4a07      	ldr	r2, [pc, #28]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003ba4:	f043 0301 	orr.w	r3, r3, #1
 8003ba8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003baa:	4b05      	ldr	r3, [pc, #20]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a04      	ldr	r2, [pc, #16]	@ (8003bc0 <HAL_RCC_OscConfig+0x76c>)
 8003bb0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb6:	f7fd faa3 	bl	8001100 <HAL_GetTick>
 8003bba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003bbc:	e011      	b.n	8003be2 <HAL_RCC_OscConfig+0x78e>
 8003bbe:	bf00      	nop
 8003bc0:	58024400 	.word	0x58024400
 8003bc4:	58024800 	.word	0x58024800
 8003bc8:	fffffc0c 	.word	0xfffffc0c
 8003bcc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd0:	f7fd fa96 	bl	8001100 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e08a      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003be2:	4b47      	ldr	r3, [pc, #284]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0f0      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x77c>
 8003bee:	e082      	b.n	8003cf6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf0:	4b43      	ldr	r3, [pc, #268]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a42      	ldr	r2, [pc, #264]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003bf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfc:	f7fd fa80 	bl	8001100 <HAL_GetTick>
 8003c00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c04:	f7fd fa7c 	bl	8001100 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e070      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c16:	4b3a      	ldr	r3, [pc, #232]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1f0      	bne.n	8003c04 <HAL_RCC_OscConfig+0x7b0>
 8003c22:	e068      	b.n	8003cf6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003c24:	4b36      	ldr	r3, [pc, #216]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c28:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003c2a:	4b35      	ldr	r3, [pc, #212]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d031      	beq.n	8003c9c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	f003 0203 	and.w	r2, r3, #3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d12a      	bne.n	8003c9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	091b      	lsrs	r3, r3, #4
 8003c4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d122      	bne.n	8003c9c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c60:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d11a      	bne.n	8003c9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	0a5b      	lsrs	r3, r3, #9
 8003c6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c72:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d111      	bne.n	8003c9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	0c1b      	lsrs	r3, r3, #16
 8003c7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c84:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d108      	bne.n	8003c9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	0e1b      	lsrs	r3, r3, #24
 8003c8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c96:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d001      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e02b      	b.n	8003cf8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003ca0:	4b17      	ldr	r3, [pc, #92]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ca4:	08db      	lsrs	r3, r3, #3
 8003ca6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003caa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d01f      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003cb6:	4b12      	ldr	r3, [pc, #72]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cba:	4a11      	ldr	r2, [pc, #68]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003cbc:	f023 0301 	bic.w	r3, r3, #1
 8003cc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003cc2:	f7fd fa1d 	bl	8001100 <HAL_GetTick>
 8003cc6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003cc8:	bf00      	nop
 8003cca:	f7fd fa19 	bl	8001100 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d0f9      	beq.n	8003cca <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003cd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cda:	4b0a      	ldr	r3, [pc, #40]	@ (8003d04 <HAL_RCC_OscConfig+0x8b0>)
 8003cdc:	4013      	ands	r3, r2
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003ce2:	00d2      	lsls	r2, r2, #3
 8003ce4:	4906      	ldr	r1, [pc, #24]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003cea:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cee:	4a04      	ldr	r2, [pc, #16]	@ (8003d00 <HAL_RCC_OscConfig+0x8ac>)
 8003cf0:	f043 0301 	orr.w	r3, r3, #1
 8003cf4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3730      	adds	r7, #48	@ 0x30
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	58024400 	.word	0x58024400
 8003d04:	ffff0007 	.word	0xffff0007

08003d08 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e19c      	b.n	8004056 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d1c:	4b8a      	ldr	r3, [pc, #552]	@ (8003f48 <HAL_RCC_ClockConfig+0x240>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 030f 	and.w	r3, r3, #15
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d910      	bls.n	8003d4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d2a:	4b87      	ldr	r3, [pc, #540]	@ (8003f48 <HAL_RCC_ClockConfig+0x240>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f023 020f 	bic.w	r2, r3, #15
 8003d32:	4985      	ldr	r1, [pc, #532]	@ (8003f48 <HAL_RCC_ClockConfig+0x240>)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3a:	4b83      	ldr	r3, [pc, #524]	@ (8003f48 <HAL_RCC_ClockConfig+0x240>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e184      	b.n	8004056 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d010      	beq.n	8003d7a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	691a      	ldr	r2, [r3, #16]
 8003d5c:	4b7b      	ldr	r3, [pc, #492]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d908      	bls.n	8003d7a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d68:	4b78      	ldr	r3, [pc, #480]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	4975      	ldr	r1, [pc, #468]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0308 	and.w	r3, r3, #8
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d010      	beq.n	8003da8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695a      	ldr	r2, [r3, #20]
 8003d8a:	4b70      	ldr	r3, [pc, #448]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d908      	bls.n	8003da8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d96:	4b6d      	ldr	r3, [pc, #436]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	496a      	ldr	r1, [pc, #424]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0310 	and.w	r3, r3, #16
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d010      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699a      	ldr	r2, [r3, #24]
 8003db8:	4b64      	ldr	r3, [pc, #400]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d908      	bls.n	8003dd6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003dc4:	4b61      	ldr	r3, [pc, #388]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	495e      	ldr	r1, [pc, #376]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d010      	beq.n	8003e04 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	69da      	ldr	r2, [r3, #28]
 8003de6:	4b59      	ldr	r3, [pc, #356]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d908      	bls.n	8003e04 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003df2:	4b56      	ldr	r3, [pc, #344]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	4953      	ldr	r1, [pc, #332]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0302 	and.w	r3, r3, #2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d010      	beq.n	8003e32 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	68da      	ldr	r2, [r3, #12]
 8003e14:	4b4d      	ldr	r3, [pc, #308]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	f003 030f 	and.w	r3, r3, #15
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d908      	bls.n	8003e32 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e20:	4b4a      	ldr	r3, [pc, #296]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	f023 020f 	bic.w	r2, r3, #15
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	4947      	ldr	r1, [pc, #284]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d055      	beq.n	8003eea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003e3e:	4b43      	ldr	r3, [pc, #268]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	4940      	ldr	r1, [pc, #256]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d107      	bne.n	8003e68 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e58:	4b3c      	ldr	r3, [pc, #240]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d121      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e0f6      	b.n	8004056 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	2b03      	cmp	r3, #3
 8003e6e:	d107      	bne.n	8003e80 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e70:	4b36      	ldr	r3, [pc, #216]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d115      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e0ea      	b.n	8004056 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d107      	bne.n	8003e98 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e88:	4b30      	ldr	r3, [pc, #192]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d109      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0de      	b.n	8004056 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e98:	4b2c      	ldr	r3, [pc, #176]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0304 	and.w	r3, r3, #4
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d101      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e0d6      	b.n	8004056 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ea8:	4b28      	ldr	r3, [pc, #160]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	f023 0207 	bic.w	r2, r3, #7
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	4925      	ldr	r1, [pc, #148]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eba:	f7fd f921 	bl	8001100 <HAL_GetTick>
 8003ebe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec0:	e00a      	b.n	8003ed8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ec2:	f7fd f91d 	bl	8001100 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d901      	bls.n	8003ed8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e0be      	b.n	8004056 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d1eb      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d010      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	68da      	ldr	r2, [r3, #12]
 8003efa:	4b14      	ldr	r3, [pc, #80]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	f003 030f 	and.w	r3, r3, #15
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d208      	bcs.n	8003f18 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f06:	4b11      	ldr	r3, [pc, #68]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	f023 020f 	bic.w	r2, r3, #15
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	490e      	ldr	r1, [pc, #56]	@ (8003f4c <HAL_RCC_ClockConfig+0x244>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f18:	4b0b      	ldr	r3, [pc, #44]	@ (8003f48 <HAL_RCC_ClockConfig+0x240>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 030f 	and.w	r3, r3, #15
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d214      	bcs.n	8003f50 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f26:	4b08      	ldr	r3, [pc, #32]	@ (8003f48 <HAL_RCC_ClockConfig+0x240>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 020f 	bic.w	r2, r3, #15
 8003f2e:	4906      	ldr	r1, [pc, #24]	@ (8003f48 <HAL_RCC_ClockConfig+0x240>)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f36:	4b04      	ldr	r3, [pc, #16]	@ (8003f48 <HAL_RCC_ClockConfig+0x240>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 030f 	and.w	r3, r3, #15
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d005      	beq.n	8003f50 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e086      	b.n	8004056 <HAL_RCC_ClockConfig+0x34e>
 8003f48:	52002000 	.word	0x52002000
 8003f4c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0304 	and.w	r3, r3, #4
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d010      	beq.n	8003f7e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691a      	ldr	r2, [r3, #16]
 8003f60:	4b3f      	ldr	r3, [pc, #252]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d208      	bcs.n	8003f7e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003f6c:	4b3c      	ldr	r3, [pc, #240]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	4939      	ldr	r1, [pc, #228]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0308 	and.w	r3, r3, #8
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d010      	beq.n	8003fac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	695a      	ldr	r2, [r3, #20]
 8003f8e:	4b34      	ldr	r3, [pc, #208]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d208      	bcs.n	8003fac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003f9a:	4b31      	ldr	r3, [pc, #196]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	492e      	ldr	r1, [pc, #184]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0310 	and.w	r3, r3, #16
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d010      	beq.n	8003fda <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	699a      	ldr	r2, [r3, #24]
 8003fbc:	4b28      	ldr	r3, [pc, #160]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003fbe:	69db      	ldr	r3, [r3, #28]
 8003fc0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d208      	bcs.n	8003fda <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003fc8:	4b25      	ldr	r3, [pc, #148]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003fca:	69db      	ldr	r3, [r3, #28]
 8003fcc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	4922      	ldr	r1, [pc, #136]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d010      	beq.n	8004008 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	69da      	ldr	r2, [r3, #28]
 8003fea:	4b1d      	ldr	r3, [pc, #116]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003fec:	6a1b      	ldr	r3, [r3, #32]
 8003fee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d208      	bcs.n	8004008 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003ff6:	4b1a      	ldr	r3, [pc, #104]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	4917      	ldr	r1, [pc, #92]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8004004:	4313      	orrs	r3, r2
 8004006:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004008:	f000 f834 	bl	8004074 <HAL_RCC_GetSysClockFreq>
 800400c:	4602      	mov	r2, r0
 800400e:	4b14      	ldr	r3, [pc, #80]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	0a1b      	lsrs	r3, r3, #8
 8004014:	f003 030f 	and.w	r3, r3, #15
 8004018:	4912      	ldr	r1, [pc, #72]	@ (8004064 <HAL_RCC_ClockConfig+0x35c>)
 800401a:	5ccb      	ldrb	r3, [r1, r3]
 800401c:	f003 031f 	and.w	r3, r3, #31
 8004020:	fa22 f303 	lsr.w	r3, r2, r3
 8004024:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004026:	4b0e      	ldr	r3, [pc, #56]	@ (8004060 <HAL_RCC_ClockConfig+0x358>)
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	f003 030f 	and.w	r3, r3, #15
 800402e:	4a0d      	ldr	r2, [pc, #52]	@ (8004064 <HAL_RCC_ClockConfig+0x35c>)
 8004030:	5cd3      	ldrb	r3, [r2, r3]
 8004032:	f003 031f 	and.w	r3, r3, #31
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	fa22 f303 	lsr.w	r3, r2, r3
 800403c:	4a0a      	ldr	r2, [pc, #40]	@ (8004068 <HAL_RCC_ClockConfig+0x360>)
 800403e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004040:	4a0a      	ldr	r2, [pc, #40]	@ (800406c <HAL_RCC_ClockConfig+0x364>)
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004046:	4b0a      	ldr	r3, [pc, #40]	@ (8004070 <HAL_RCC_ClockConfig+0x368>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4618      	mov	r0, r3
 800404c:	f7fc fcb8 	bl	80009c0 <HAL_InitTick>
 8004050:	4603      	mov	r3, r0
 8004052:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004054:	7bfb      	ldrb	r3, [r7, #15]
}
 8004056:	4618      	mov	r0, r3
 8004058:	3718      	adds	r7, #24
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	58024400 	.word	0x58024400
 8004064:	0801899c 	.word	0x0801899c
 8004068:	24000004 	.word	0x24000004
 800406c:	24000000 	.word	0x24000000
 8004070:	24000008 	.word	0x24000008

08004074 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004074:	b480      	push	{r7}
 8004076:	b089      	sub	sp, #36	@ 0x24
 8004078:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800407a:	4bb3      	ldr	r3, [pc, #716]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004082:	2b18      	cmp	r3, #24
 8004084:	f200 8155 	bhi.w	8004332 <HAL_RCC_GetSysClockFreq+0x2be>
 8004088:	a201      	add	r2, pc, #4	@ (adr r2, 8004090 <HAL_RCC_GetSysClockFreq+0x1c>)
 800408a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800408e:	bf00      	nop
 8004090:	080040f5 	.word	0x080040f5
 8004094:	08004333 	.word	0x08004333
 8004098:	08004333 	.word	0x08004333
 800409c:	08004333 	.word	0x08004333
 80040a0:	08004333 	.word	0x08004333
 80040a4:	08004333 	.word	0x08004333
 80040a8:	08004333 	.word	0x08004333
 80040ac:	08004333 	.word	0x08004333
 80040b0:	0800411b 	.word	0x0800411b
 80040b4:	08004333 	.word	0x08004333
 80040b8:	08004333 	.word	0x08004333
 80040bc:	08004333 	.word	0x08004333
 80040c0:	08004333 	.word	0x08004333
 80040c4:	08004333 	.word	0x08004333
 80040c8:	08004333 	.word	0x08004333
 80040cc:	08004333 	.word	0x08004333
 80040d0:	08004121 	.word	0x08004121
 80040d4:	08004333 	.word	0x08004333
 80040d8:	08004333 	.word	0x08004333
 80040dc:	08004333 	.word	0x08004333
 80040e0:	08004333 	.word	0x08004333
 80040e4:	08004333 	.word	0x08004333
 80040e8:	08004333 	.word	0x08004333
 80040ec:	08004333 	.word	0x08004333
 80040f0:	08004127 	.word	0x08004127
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040f4:	4b94      	ldr	r3, [pc, #592]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0320 	and.w	r3, r3, #32
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d009      	beq.n	8004114 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004100:	4b91      	ldr	r3, [pc, #580]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	08db      	lsrs	r3, r3, #3
 8004106:	f003 0303 	and.w	r3, r3, #3
 800410a:	4a90      	ldr	r2, [pc, #576]	@ (800434c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800410c:	fa22 f303 	lsr.w	r3, r2, r3
 8004110:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004112:	e111      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004114:	4b8d      	ldr	r3, [pc, #564]	@ (800434c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004116:	61bb      	str	r3, [r7, #24]
      break;
 8004118:	e10e      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800411a:	4b8d      	ldr	r3, [pc, #564]	@ (8004350 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800411c:	61bb      	str	r3, [r7, #24]
      break;
 800411e:	e10b      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004120:	4b8c      	ldr	r3, [pc, #560]	@ (8004354 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004122:	61bb      	str	r3, [r7, #24]
      break;
 8004124:	e108      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004126:	4b88      	ldr	r3, [pc, #544]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800412a:	f003 0303 	and.w	r3, r3, #3
 800412e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004130:	4b85      	ldr	r3, [pc, #532]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004134:	091b      	lsrs	r3, r3, #4
 8004136:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800413a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800413c:	4b82      	ldr	r3, [pc, #520]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800413e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004146:	4b80      	ldr	r3, [pc, #512]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800414a:	08db      	lsrs	r3, r3, #3
 800414c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	fb02 f303 	mul.w	r3, r2, r3
 8004156:	ee07 3a90 	vmov	s15, r3
 800415a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800415e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	2b00      	cmp	r3, #0
 8004166:	f000 80e1 	beq.w	800432c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	2b02      	cmp	r3, #2
 800416e:	f000 8083 	beq.w	8004278 <HAL_RCC_GetSysClockFreq+0x204>
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	2b02      	cmp	r3, #2
 8004176:	f200 80a1 	bhi.w	80042bc <HAL_RCC_GetSysClockFreq+0x248>
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d003      	beq.n	8004188 <HAL_RCC_GetSysClockFreq+0x114>
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d056      	beq.n	8004234 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004186:	e099      	b.n	80042bc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004188:	4b6f      	ldr	r3, [pc, #444]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0320 	and.w	r3, r3, #32
 8004190:	2b00      	cmp	r3, #0
 8004192:	d02d      	beq.n	80041f0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004194:	4b6c      	ldr	r3, [pc, #432]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	08db      	lsrs	r3, r3, #3
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	4a6b      	ldr	r2, [pc, #428]	@ (800434c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80041a0:	fa22 f303 	lsr.w	r3, r2, r3
 80041a4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	ee07 3a90 	vmov	s15, r3
 80041ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	ee07 3a90 	vmov	s15, r3
 80041b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041be:	4b62      	ldr	r3, [pc, #392]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041c6:	ee07 3a90 	vmov	s15, r3
 80041ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80041d2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004358 <HAL_RCC_GetSysClockFreq+0x2e4>
 80041d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80041ee:	e087      	b.n	8004300 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	ee07 3a90 	vmov	s15, r3
 80041f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041fa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800435c <HAL_RCC_GetSysClockFreq+0x2e8>
 80041fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004202:	4b51      	ldr	r3, [pc, #324]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800420a:	ee07 3a90 	vmov	s15, r3
 800420e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004212:	ed97 6a02 	vldr	s12, [r7, #8]
 8004216:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004358 <HAL_RCC_GetSysClockFreq+0x2e4>
 800421a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800421e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800422a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800422e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004232:	e065      	b.n	8004300 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	ee07 3a90 	vmov	s15, r3
 800423a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800423e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004360 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004246:	4b40      	ldr	r3, [pc, #256]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800424e:	ee07 3a90 	vmov	s15, r3
 8004252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004256:	ed97 6a02 	vldr	s12, [r7, #8]
 800425a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004358 <HAL_RCC_GetSysClockFreq+0x2e4>
 800425e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800426a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800426e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004272:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004276:	e043      	b.n	8004300 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	ee07 3a90 	vmov	s15, r3
 800427e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004282:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004364 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800428a:	4b2f      	ldr	r3, [pc, #188]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800428c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800428e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004292:	ee07 3a90 	vmov	s15, r3
 8004296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800429a:	ed97 6a02 	vldr	s12, [r7, #8]
 800429e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004358 <HAL_RCC_GetSysClockFreq+0x2e4>
 80042a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042ba:	e021      	b.n	8004300 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	ee07 3a90 	vmov	s15, r3
 80042c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042c6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004360 <HAL_RCC_GetSysClockFreq+0x2ec>
 80042ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042d6:	ee07 3a90 	vmov	s15, r3
 80042da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042de:	ed97 6a02 	vldr	s12, [r7, #8]
 80042e2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004358 <HAL_RCC_GetSysClockFreq+0x2e4>
 80042e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042fe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004300:	4b11      	ldr	r3, [pc, #68]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004304:	0a5b      	lsrs	r3, r3, #9
 8004306:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800430a:	3301      	adds	r3, #1
 800430c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	ee07 3a90 	vmov	s15, r3
 8004314:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004318:	edd7 6a07 	vldr	s13, [r7, #28]
 800431c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004320:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004324:	ee17 3a90 	vmov	r3, s15
 8004328:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800432a:	e005      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	61bb      	str	r3, [r7, #24]
      break;
 8004330:	e002      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004332:	4b07      	ldr	r3, [pc, #28]	@ (8004350 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004334:	61bb      	str	r3, [r7, #24]
      break;
 8004336:	bf00      	nop
  }

  return sysclockfreq;
 8004338:	69bb      	ldr	r3, [r7, #24]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3724      	adds	r7, #36	@ 0x24
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	58024400 	.word	0x58024400
 800434c:	03d09000 	.word	0x03d09000
 8004350:	003d0900 	.word	0x003d0900
 8004354:	017d7840 	.word	0x017d7840
 8004358:	46000000 	.word	0x46000000
 800435c:	4c742400 	.word	0x4c742400
 8004360:	4a742400 	.word	0x4a742400
 8004364:	4bbebc20 	.word	0x4bbebc20

08004368 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800436e:	f7ff fe81 	bl	8004074 <HAL_RCC_GetSysClockFreq>
 8004372:	4602      	mov	r2, r0
 8004374:	4b10      	ldr	r3, [pc, #64]	@ (80043b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	0a1b      	lsrs	r3, r3, #8
 800437a:	f003 030f 	and.w	r3, r3, #15
 800437e:	490f      	ldr	r1, [pc, #60]	@ (80043bc <HAL_RCC_GetHCLKFreq+0x54>)
 8004380:	5ccb      	ldrb	r3, [r1, r3]
 8004382:	f003 031f 	and.w	r3, r3, #31
 8004386:	fa22 f303 	lsr.w	r3, r2, r3
 800438a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800438c:	4b0a      	ldr	r3, [pc, #40]	@ (80043b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	f003 030f 	and.w	r3, r3, #15
 8004394:	4a09      	ldr	r2, [pc, #36]	@ (80043bc <HAL_RCC_GetHCLKFreq+0x54>)
 8004396:	5cd3      	ldrb	r3, [r2, r3]
 8004398:	f003 031f 	and.w	r3, r3, #31
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	fa22 f303 	lsr.w	r3, r2, r3
 80043a2:	4a07      	ldr	r2, [pc, #28]	@ (80043c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80043a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80043a6:	4a07      	ldr	r2, [pc, #28]	@ (80043c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80043ac:	4b04      	ldr	r3, [pc, #16]	@ (80043c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80043ae:	681b      	ldr	r3, [r3, #0]
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3708      	adds	r7, #8
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	58024400 	.word	0x58024400
 80043bc:	0801899c 	.word	0x0801899c
 80043c0:	24000004 	.word	0x24000004
 80043c4:	24000000 	.word	0x24000000

080043c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80043cc:	f7ff ffcc 	bl	8004368 <HAL_RCC_GetHCLKFreq>
 80043d0:	4602      	mov	r2, r0
 80043d2:	4b06      	ldr	r3, [pc, #24]	@ (80043ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80043d4:	69db      	ldr	r3, [r3, #28]
 80043d6:	091b      	lsrs	r3, r3, #4
 80043d8:	f003 0307 	and.w	r3, r3, #7
 80043dc:	4904      	ldr	r1, [pc, #16]	@ (80043f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80043de:	5ccb      	ldrb	r3, [r1, r3]
 80043e0:	f003 031f 	and.w	r3, r3, #31
 80043e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	58024400 	.word	0x58024400
 80043f0:	0801899c 	.word	0x0801899c

080043f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	223f      	movs	r2, #63	@ 0x3f
 8004402:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004404:	4b1a      	ldr	r3, [pc, #104]	@ (8004470 <HAL_RCC_GetClockConfig+0x7c>)
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	f003 0207 	and.w	r2, r3, #7
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004410:	4b17      	ldr	r3, [pc, #92]	@ (8004470 <HAL_RCC_GetClockConfig+0x7c>)
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800441c:	4b14      	ldr	r3, [pc, #80]	@ (8004470 <HAL_RCC_GetClockConfig+0x7c>)
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	f003 020f 	and.w	r2, r3, #15
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004428:	4b11      	ldr	r3, [pc, #68]	@ (8004470 <HAL_RCC_GetClockConfig+0x7c>)
 800442a:	699b      	ldr	r3, [r3, #24]
 800442c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004434:	4b0e      	ldr	r3, [pc, #56]	@ (8004470 <HAL_RCC_GetClockConfig+0x7c>)
 8004436:	69db      	ldr	r3, [r3, #28]
 8004438:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004440:	4b0b      	ldr	r3, [pc, #44]	@ (8004470 <HAL_RCC_GetClockConfig+0x7c>)
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800444c:	4b08      	ldr	r3, [pc, #32]	@ (8004470 <HAL_RCC_GetClockConfig+0x7c>)
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004458:	4b06      	ldr	r3, [pc, #24]	@ (8004474 <HAL_RCC_GetClockConfig+0x80>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 020f 	and.w	r2, r3, #15
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	601a      	str	r2, [r3, #0]
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	58024400 	.word	0x58024400
 8004474:	52002000 	.word	0x52002000

08004478 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004478:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800447c:	b0ca      	sub	sp, #296	@ 0x128
 800447e:	af00      	add	r7, sp, #0
 8004480:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004484:	2300      	movs	r3, #0
 8004486:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800448a:	2300      	movs	r3, #0
 800448c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004498:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800449c:	2500      	movs	r5, #0
 800449e:	ea54 0305 	orrs.w	r3, r4, r5
 80044a2:	d049      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80044a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044ae:	d02f      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80044b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044b4:	d828      	bhi.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80044b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044ba:	d01a      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80044bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044c0:	d822      	bhi.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x56>
 80044c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044ca:	d007      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80044cc:	e01c      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044ce:	4bb8      	ldr	r3, [pc, #736]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d2:	4ab7      	ldr	r2, [pc, #732]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80044da:	e01a      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e0:	3308      	adds	r3, #8
 80044e2:	2102      	movs	r1, #2
 80044e4:	4618      	mov	r0, r3
 80044e6:	f001 f9d1 	bl	800588c <RCCEx_PLL2_Config>
 80044ea:	4603      	mov	r3, r0
 80044ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80044f0:	e00f      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f6:	3328      	adds	r3, #40	@ 0x28
 80044f8:	2102      	movs	r1, #2
 80044fa:	4618      	mov	r0, r3
 80044fc:	f001 fa78 	bl	80059f0 <RCCEx_PLL3_Config>
 8004500:	4603      	mov	r3, r0
 8004502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004506:	e004      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800450e:	e000      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004510:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10a      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800451a:	4ba5      	ldr	r3, [pc, #660]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800451c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800451e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004526:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004528:	4aa1      	ldr	r2, [pc, #644]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800452a:	430b      	orrs	r3, r1
 800452c:	6513      	str	r3, [r2, #80]	@ 0x50
 800452e:	e003      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004530:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004534:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004540:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004544:	f04f 0900 	mov.w	r9, #0
 8004548:	ea58 0309 	orrs.w	r3, r8, r9
 800454c:	d047      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800454e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004554:	2b04      	cmp	r3, #4
 8004556:	d82a      	bhi.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004558:	a201      	add	r2, pc, #4	@ (adr r2, 8004560 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800455a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455e:	bf00      	nop
 8004560:	08004575 	.word	0x08004575
 8004564:	08004583 	.word	0x08004583
 8004568:	08004599 	.word	0x08004599
 800456c:	080045b7 	.word	0x080045b7
 8004570:	080045b7 	.word	0x080045b7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004574:	4b8e      	ldr	r3, [pc, #568]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004578:	4a8d      	ldr	r2, [pc, #564]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800457a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800457e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004580:	e01a      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004586:	3308      	adds	r3, #8
 8004588:	2100      	movs	r1, #0
 800458a:	4618      	mov	r0, r3
 800458c:	f001 f97e 	bl	800588c <RCCEx_PLL2_Config>
 8004590:	4603      	mov	r3, r0
 8004592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004596:	e00f      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459c:	3328      	adds	r3, #40	@ 0x28
 800459e:	2100      	movs	r1, #0
 80045a0:	4618      	mov	r0, r3
 80045a2:	f001 fa25 	bl	80059f0 <RCCEx_PLL3_Config>
 80045a6:	4603      	mov	r3, r0
 80045a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045ac:	e004      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045b4:	e000      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80045b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10a      	bne.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045c0:	4b7b      	ldr	r3, [pc, #492]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c4:	f023 0107 	bic.w	r1, r3, #7
 80045c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ce:	4a78      	ldr	r2, [pc, #480]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045d0:	430b      	orrs	r3, r1
 80045d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80045d4:	e003      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80045ea:	f04f 0b00 	mov.w	fp, #0
 80045ee:	ea5a 030b 	orrs.w	r3, sl, fp
 80045f2:	d04c      	beq.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80045f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045fe:	d030      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004604:	d829      	bhi.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004606:	2bc0      	cmp	r3, #192	@ 0xc0
 8004608:	d02d      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800460a:	2bc0      	cmp	r3, #192	@ 0xc0
 800460c:	d825      	bhi.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800460e:	2b80      	cmp	r3, #128	@ 0x80
 8004610:	d018      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004612:	2b80      	cmp	r3, #128	@ 0x80
 8004614:	d821      	bhi.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004616:	2b00      	cmp	r3, #0
 8004618:	d002      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800461a:	2b40      	cmp	r3, #64	@ 0x40
 800461c:	d007      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800461e:	e01c      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004620:	4b63      	ldr	r3, [pc, #396]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004624:	4a62      	ldr	r2, [pc, #392]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004626:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800462a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800462c:	e01c      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800462e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004632:	3308      	adds	r3, #8
 8004634:	2100      	movs	r1, #0
 8004636:	4618      	mov	r0, r3
 8004638:	f001 f928 	bl	800588c <RCCEx_PLL2_Config>
 800463c:	4603      	mov	r3, r0
 800463e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004642:	e011      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004648:	3328      	adds	r3, #40	@ 0x28
 800464a:	2100      	movs	r1, #0
 800464c:	4618      	mov	r0, r3
 800464e:	f001 f9cf 	bl	80059f0 <RCCEx_PLL3_Config>
 8004652:	4603      	mov	r3, r0
 8004654:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004658:	e006      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004660:	e002      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004662:	bf00      	nop
 8004664:	e000      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004666:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004668:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10a      	bne.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004670:	4b4f      	ldr	r3, [pc, #316]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004674:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800467e:	4a4c      	ldr	r2, [pc, #304]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004680:	430b      	orrs	r3, r1
 8004682:	6513      	str	r3, [r2, #80]	@ 0x50
 8004684:	e003      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800468a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800468e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004696:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800469a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800469e:	2300      	movs	r3, #0
 80046a0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80046a4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80046a8:	460b      	mov	r3, r1
 80046aa:	4313      	orrs	r3, r2
 80046ac:	d053      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80046ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80046b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046ba:	d035      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80046bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046c0:	d82e      	bhi.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80046c2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80046c6:	d031      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80046c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80046cc:	d828      	bhi.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80046ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046d2:	d01a      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x292>
 80046d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046d8:	d822      	bhi.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d003      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80046de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046e2:	d007      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80046e4:	e01c      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046e6:	4b32      	ldr	r3, [pc, #200]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ea:	4a31      	ldr	r2, [pc, #196]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046f2:	e01c      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f8:	3308      	adds	r3, #8
 80046fa:	2100      	movs	r1, #0
 80046fc:	4618      	mov	r0, r3
 80046fe:	f001 f8c5 	bl	800588c <RCCEx_PLL2_Config>
 8004702:	4603      	mov	r3, r0
 8004704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004708:	e011      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800470a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470e:	3328      	adds	r3, #40	@ 0x28
 8004710:	2100      	movs	r1, #0
 8004712:	4618      	mov	r0, r3
 8004714:	f001 f96c 	bl	80059f0 <RCCEx_PLL3_Config>
 8004718:	4603      	mov	r3, r0
 800471a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800471e:	e006      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004726:	e002      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004728:	bf00      	nop
 800472a:	e000      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800472c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800472e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10b      	bne.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004736:	4b1e      	ldr	r3, [pc, #120]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800473a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800473e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004742:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004746:	4a1a      	ldr	r2, [pc, #104]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004748:	430b      	orrs	r3, r1
 800474a:	6593      	str	r3, [r2, #88]	@ 0x58
 800474c:	e003      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800474e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004752:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004762:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004766:	2300      	movs	r3, #0
 8004768:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800476c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004770:	460b      	mov	r3, r1
 8004772:	4313      	orrs	r3, r2
 8004774:	d056      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800477e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004782:	d038      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004784:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004788:	d831      	bhi.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800478a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800478e:	d034      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004790:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004794:	d82b      	bhi.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004796:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800479a:	d01d      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800479c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047a0:	d825      	bhi.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d006      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80047a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047aa:	d00a      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80047ac:	e01f      	b.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047ae:	bf00      	nop
 80047b0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047b4:	4ba2      	ldr	r3, [pc, #648]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b8:	4aa1      	ldr	r2, [pc, #644]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80047c0:	e01c      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c6:	3308      	adds	r3, #8
 80047c8:	2100      	movs	r1, #0
 80047ca:	4618      	mov	r0, r3
 80047cc:	f001 f85e 	bl	800588c <RCCEx_PLL2_Config>
 80047d0:	4603      	mov	r3, r0
 80047d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80047d6:	e011      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047dc:	3328      	adds	r3, #40	@ 0x28
 80047de:	2100      	movs	r1, #0
 80047e0:	4618      	mov	r0, r3
 80047e2:	f001 f905 	bl	80059f0 <RCCEx_PLL3_Config>
 80047e6:	4603      	mov	r3, r0
 80047e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80047ec:	e006      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047f4:	e002      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80047f6:	bf00      	nop
 80047f8:	e000      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80047fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004800:	2b00      	cmp	r3, #0
 8004802:	d10b      	bne.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004804:	4b8e      	ldr	r3, [pc, #568]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004808:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800480c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004810:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004814:	4a8a      	ldr	r2, [pc, #552]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004816:	430b      	orrs	r3, r1
 8004818:	6593      	str	r3, [r2, #88]	@ 0x58
 800481a:	e003      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800481c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004820:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004830:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004834:	2300      	movs	r3, #0
 8004836:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800483a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800483e:	460b      	mov	r3, r1
 8004840:	4313      	orrs	r3, r2
 8004842:	d03a      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800484a:	2b30      	cmp	r3, #48	@ 0x30
 800484c:	d01f      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800484e:	2b30      	cmp	r3, #48	@ 0x30
 8004850:	d819      	bhi.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004852:	2b20      	cmp	r3, #32
 8004854:	d00c      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004856:	2b20      	cmp	r3, #32
 8004858:	d815      	bhi.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800485a:	2b00      	cmp	r3, #0
 800485c:	d019      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800485e:	2b10      	cmp	r3, #16
 8004860:	d111      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004862:	4b77      	ldr	r3, [pc, #476]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004866:	4a76      	ldr	r2, [pc, #472]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800486c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800486e:	e011      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004874:	3308      	adds	r3, #8
 8004876:	2102      	movs	r1, #2
 8004878:	4618      	mov	r0, r3
 800487a:	f001 f807 	bl	800588c <RCCEx_PLL2_Config>
 800487e:	4603      	mov	r3, r0
 8004880:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004884:	e006      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800488c:	e002      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800488e:	bf00      	nop
 8004890:	e000      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004892:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004894:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10a      	bne.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800489c:	4b68      	ldr	r3, [pc, #416]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800489e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80048a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048aa:	4a65      	ldr	r2, [pc, #404]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048ac:	430b      	orrs	r3, r1
 80048ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048b0:	e003      	b.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80048ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80048c6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80048ca:	2300      	movs	r3, #0
 80048cc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80048d0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4313      	orrs	r3, r2
 80048d8:	d051      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80048da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048e4:	d035      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80048e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048ea:	d82e      	bhi.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80048ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80048f0:	d031      	beq.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80048f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80048f6:	d828      	bhi.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80048f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048fc:	d01a      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80048fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004902:	d822      	bhi.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004904:	2b00      	cmp	r3, #0
 8004906:	d003      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800490c:	d007      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800490e:	e01c      	b.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004910:	4b4b      	ldr	r3, [pc, #300]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004914:	4a4a      	ldr	r2, [pc, #296]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004916:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800491a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800491c:	e01c      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800491e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004922:	3308      	adds	r3, #8
 8004924:	2100      	movs	r1, #0
 8004926:	4618      	mov	r0, r3
 8004928:	f000 ffb0 	bl	800588c <RCCEx_PLL2_Config>
 800492c:	4603      	mov	r3, r0
 800492e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004932:	e011      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004938:	3328      	adds	r3, #40	@ 0x28
 800493a:	2100      	movs	r1, #0
 800493c:	4618      	mov	r0, r3
 800493e:	f001 f857 	bl	80059f0 <RCCEx_PLL3_Config>
 8004942:	4603      	mov	r3, r0
 8004944:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004948:	e006      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004950:	e002      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004952:	bf00      	nop
 8004954:	e000      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004956:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004958:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800495c:	2b00      	cmp	r3, #0
 800495e:	d10a      	bne.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004960:	4b37      	ldr	r3, [pc, #220]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004962:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004964:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800496e:	4a34      	ldr	r2, [pc, #208]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004970:	430b      	orrs	r3, r1
 8004972:	6513      	str	r3, [r2, #80]	@ 0x50
 8004974:	e003      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800497a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800497e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004986:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800498a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800498e:	2300      	movs	r3, #0
 8004990:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004994:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004998:	460b      	mov	r3, r1
 800499a:	4313      	orrs	r3, r2
 800499c:	d056      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800499e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049a8:	d033      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80049aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049ae:	d82c      	bhi.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049b4:	d02f      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80049b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049ba:	d826      	bhi.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80049c0:	d02b      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80049c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80049c6:	d820      	bhi.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049cc:	d012      	beq.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80049ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049d2:	d81a      	bhi.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d022      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80049d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049dc:	d115      	bne.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e2:	3308      	adds	r3, #8
 80049e4:	2101      	movs	r1, #1
 80049e6:	4618      	mov	r0, r3
 80049e8:	f000 ff50 	bl	800588c <RCCEx_PLL2_Config>
 80049ec:	4603      	mov	r3, r0
 80049ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80049f2:	e015      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f8:	3328      	adds	r3, #40	@ 0x28
 80049fa:	2101      	movs	r1, #1
 80049fc:	4618      	mov	r0, r3
 80049fe:	f000 fff7 	bl	80059f0 <RCCEx_PLL3_Config>
 8004a02:	4603      	mov	r3, r0
 8004a04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004a08:	e00a      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a10:	e006      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a12:	bf00      	nop
 8004a14:	e004      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a16:	bf00      	nop
 8004a18:	e002      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a1a:	bf00      	nop
 8004a1c:	e000      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10d      	bne.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004a28:	4b05      	ldr	r3, [pc, #20]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a2c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a36:	4a02      	ldr	r2, [pc, #8]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a38:	430b      	orrs	r3, r1
 8004a3a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a3c:	e006      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004a3e:	bf00      	nop
 8004a40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a54:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004a58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004a62:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004a66:	460b      	mov	r3, r1
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	d055      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004a74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a78:	d033      	beq.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004a7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a7e:	d82c      	bhi.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004a80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a84:	d02f      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a8a:	d826      	bhi.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004a8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004a90:	d02b      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004a92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004a96:	d820      	bhi.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004a98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a9c:	d012      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004a9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004aa2:	d81a      	bhi.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d022      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004aa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004aac:	d115      	bne.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab2:	3308      	adds	r3, #8
 8004ab4:	2101      	movs	r1, #1
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 fee8 	bl	800588c <RCCEx_PLL2_Config>
 8004abc:	4603      	mov	r3, r0
 8004abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004ac2:	e015      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac8:	3328      	adds	r3, #40	@ 0x28
 8004aca:	2101      	movs	r1, #1
 8004acc:	4618      	mov	r0, r3
 8004ace:	f000 ff8f 	bl	80059f0 <RCCEx_PLL3_Config>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004ad8:	e00a      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ae0:	e006      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004ae2:	bf00      	nop
 8004ae4:	e004      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004ae6:	bf00      	nop
 8004ae8:	e002      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004aea:	bf00      	nop
 8004aec:	e000      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004aee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004af0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10b      	bne.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004af8:	4ba3      	ldr	r3, [pc, #652]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004afc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b04:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004b08:	4a9f      	ldr	r2, [pc, #636]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b0a:	430b      	orrs	r3, r1
 8004b0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b0e:	e003      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b20:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004b24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b28:	2300      	movs	r3, #0
 8004b2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004b2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b32:	460b      	mov	r3, r1
 8004b34:	4313      	orrs	r3, r2
 8004b36:	d037      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b42:	d00e      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004b44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b48:	d816      	bhi.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d018      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004b4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b52:	d111      	bne.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b54:	4b8c      	ldr	r3, [pc, #560]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b58:	4a8b      	ldr	r2, [pc, #556]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004b60:	e00f      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b66:	3308      	adds	r3, #8
 8004b68:	2101      	movs	r1, #1
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 fe8e 	bl	800588c <RCCEx_PLL2_Config>
 8004b70:	4603      	mov	r3, r0
 8004b72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004b76:	e004      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b7e:	e000      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004b80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d10a      	bne.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b8a:	4b7f      	ldr	r3, [pc, #508]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b8e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b98:	4a7b      	ldr	r2, [pc, #492]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b9a:	430b      	orrs	r3, r1
 8004b9c:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b9e:	e003      	b.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ba4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004bb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bb8:	2300      	movs	r3, #0
 8004bba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004bbe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	d039      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bce:	2b03      	cmp	r3, #3
 8004bd0:	d81c      	bhi.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd8:	08004c15 	.word	0x08004c15
 8004bdc:	08004be9 	.word	0x08004be9
 8004be0:	08004bf7 	.word	0x08004bf7
 8004be4:	08004c15 	.word	0x08004c15
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004be8:	4b67      	ldr	r3, [pc, #412]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bec:	4a66      	ldr	r2, [pc, #408]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004bf4:	e00f      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfa:	3308      	adds	r3, #8
 8004bfc:	2102      	movs	r1, #2
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fe44 	bl	800588c <RCCEx_PLL2_Config>
 8004c04:	4603      	mov	r3, r0
 8004c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004c0a:	e004      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c12:	e000      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004c14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10a      	bne.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004c1e:	4b5a      	ldr	r3, [pc, #360]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c22:	f023 0103 	bic.w	r1, r3, #3
 8004c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c2c:	4a56      	ldr	r2, [pc, #344]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c2e:	430b      	orrs	r3, r1
 8004c30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c32:	e003      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c44:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004c48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c52:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004c56:	460b      	mov	r3, r1
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	f000 809f 	beq.w	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c5e:	4b4b      	ldr	r3, [pc, #300]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a4a      	ldr	r2, [pc, #296]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c6a:	f7fc fa49 	bl	8001100 <HAL_GetTick>
 8004c6e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c72:	e00b      	b.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c74:	f7fc fa44 	bl	8001100 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b64      	cmp	r3, #100	@ 0x64
 8004c82:	d903      	bls.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c8a:	e005      	b.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c8c:	4b3f      	ldr	r3, [pc, #252]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0ed      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004c98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d179      	bne.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004ca0:	4b39      	ldr	r3, [pc, #228]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ca2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004cac:	4053      	eors	r3, r2
 8004cae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d015      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cb6:	4b34      	ldr	r3, [pc, #208]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cbe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cc2:	4b31      	ldr	r3, [pc, #196]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc6:	4a30      	ldr	r2, [pc, #192]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ccc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cce:	4b2e      	ldr	r3, [pc, #184]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd2:	4a2d      	ldr	r2, [pc, #180]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cd8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004cda:	4a2b      	ldr	r2, [pc, #172]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cdc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ce0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004cea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cee:	d118      	bne.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf0:	f7fc fa06 	bl	8001100 <HAL_GetTick>
 8004cf4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cf8:	e00d      	b.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cfa:	f7fc fa01 	bl	8001100 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004d04:	1ad2      	subs	r2, r2, r3
 8004d06:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d903      	bls.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004d14:	e005      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d16:	4b1c      	ldr	r3, [pc, #112]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1a:	f003 0302 	and.w	r3, r3, #2
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0eb      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d129      	bne.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d3a:	d10e      	bne.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004d3c:	4b12      	ldr	r3, [pc, #72]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d48:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d4c:	091a      	lsrs	r2, r3, #4
 8004d4e:	4b10      	ldr	r3, [pc, #64]	@ (8004d90 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004d50:	4013      	ands	r3, r2
 8004d52:	4a0d      	ldr	r2, [pc, #52]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d54:	430b      	orrs	r3, r1
 8004d56:	6113      	str	r3, [r2, #16]
 8004d58:	e005      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d60:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004d64:	6113      	str	r3, [r2, #16]
 8004d66:	4b08      	ldr	r3, [pc, #32]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d68:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d76:	4a04      	ldr	r2, [pc, #16]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d78:	430b      	orrs	r3, r1
 8004d7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d7c:	e00e      	b.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004d86:	e009      	b.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004d88:	58024400 	.word	0x58024400
 8004d8c:	58024800 	.word	0x58024800
 8004d90:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da4:	f002 0301 	and.w	r3, r2, #1
 8004da8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004dac:	2300      	movs	r3, #0
 8004dae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004db2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004db6:	460b      	mov	r3, r1
 8004db8:	4313      	orrs	r3, r2
 8004dba:	f000 8089 	beq.w	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dc4:	2b28      	cmp	r3, #40	@ 0x28
 8004dc6:	d86b      	bhi.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dce:	bf00      	nop
 8004dd0:	08004ea9 	.word	0x08004ea9
 8004dd4:	08004ea1 	.word	0x08004ea1
 8004dd8:	08004ea1 	.word	0x08004ea1
 8004ddc:	08004ea1 	.word	0x08004ea1
 8004de0:	08004ea1 	.word	0x08004ea1
 8004de4:	08004ea1 	.word	0x08004ea1
 8004de8:	08004ea1 	.word	0x08004ea1
 8004dec:	08004ea1 	.word	0x08004ea1
 8004df0:	08004e75 	.word	0x08004e75
 8004df4:	08004ea1 	.word	0x08004ea1
 8004df8:	08004ea1 	.word	0x08004ea1
 8004dfc:	08004ea1 	.word	0x08004ea1
 8004e00:	08004ea1 	.word	0x08004ea1
 8004e04:	08004ea1 	.word	0x08004ea1
 8004e08:	08004ea1 	.word	0x08004ea1
 8004e0c:	08004ea1 	.word	0x08004ea1
 8004e10:	08004e8b 	.word	0x08004e8b
 8004e14:	08004ea1 	.word	0x08004ea1
 8004e18:	08004ea1 	.word	0x08004ea1
 8004e1c:	08004ea1 	.word	0x08004ea1
 8004e20:	08004ea1 	.word	0x08004ea1
 8004e24:	08004ea1 	.word	0x08004ea1
 8004e28:	08004ea1 	.word	0x08004ea1
 8004e2c:	08004ea1 	.word	0x08004ea1
 8004e30:	08004ea9 	.word	0x08004ea9
 8004e34:	08004ea1 	.word	0x08004ea1
 8004e38:	08004ea1 	.word	0x08004ea1
 8004e3c:	08004ea1 	.word	0x08004ea1
 8004e40:	08004ea1 	.word	0x08004ea1
 8004e44:	08004ea1 	.word	0x08004ea1
 8004e48:	08004ea1 	.word	0x08004ea1
 8004e4c:	08004ea1 	.word	0x08004ea1
 8004e50:	08004ea9 	.word	0x08004ea9
 8004e54:	08004ea1 	.word	0x08004ea1
 8004e58:	08004ea1 	.word	0x08004ea1
 8004e5c:	08004ea1 	.word	0x08004ea1
 8004e60:	08004ea1 	.word	0x08004ea1
 8004e64:	08004ea1 	.word	0x08004ea1
 8004e68:	08004ea1 	.word	0x08004ea1
 8004e6c:	08004ea1 	.word	0x08004ea1
 8004e70:	08004ea9 	.word	0x08004ea9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e78:	3308      	adds	r3, #8
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f000 fd05 	bl	800588c <RCCEx_PLL2_Config>
 8004e82:	4603      	mov	r3, r0
 8004e84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004e88:	e00f      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e8e:	3328      	adds	r3, #40	@ 0x28
 8004e90:	2101      	movs	r1, #1
 8004e92:	4618      	mov	r0, r3
 8004e94:	f000 fdac 	bl	80059f0 <RCCEx_PLL3_Config>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004e9e:	e004      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ea6:	e000      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004ea8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d10a      	bne.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004eb2:	4bbf      	ldr	r3, [pc, #764]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ebe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ec0:	4abb      	ldr	r2, [pc, #748]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ec2:	430b      	orrs	r3, r1
 8004ec4:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ec6:	e003      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ecc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed8:	f002 0302 	and.w	r3, r2, #2
 8004edc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004ee6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004eea:	460b      	mov	r3, r1
 8004eec:	4313      	orrs	r3, r2
 8004eee:	d041      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ef6:	2b05      	cmp	r3, #5
 8004ef8:	d824      	bhi.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004efa:	a201      	add	r2, pc, #4	@ (adr r2, 8004f00 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f00:	08004f4d 	.word	0x08004f4d
 8004f04:	08004f19 	.word	0x08004f19
 8004f08:	08004f2f 	.word	0x08004f2f
 8004f0c:	08004f4d 	.word	0x08004f4d
 8004f10:	08004f4d 	.word	0x08004f4d
 8004f14:	08004f4d 	.word	0x08004f4d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1c:	3308      	adds	r3, #8
 8004f1e:	2101      	movs	r1, #1
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 fcb3 	bl	800588c <RCCEx_PLL2_Config>
 8004f26:	4603      	mov	r3, r0
 8004f28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004f2c:	e00f      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f32:	3328      	adds	r3, #40	@ 0x28
 8004f34:	2101      	movs	r1, #1
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 fd5a 	bl	80059f0 <RCCEx_PLL3_Config>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004f42:	e004      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f4a:	e000      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10a      	bne.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004f56:	4b96      	ldr	r3, [pc, #600]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f5a:	f023 0107 	bic.w	r1, r3, #7
 8004f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f64:	4a92      	ldr	r2, [pc, #584]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f66:	430b      	orrs	r3, r1
 8004f68:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f6a:	e003      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7c:	f002 0304 	and.w	r3, r2, #4
 8004f80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f84:	2300      	movs	r3, #0
 8004f86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f8a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4313      	orrs	r3, r2
 8004f92:	d044      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f9c:	2b05      	cmp	r3, #5
 8004f9e:	d825      	bhi.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004fa0:	a201      	add	r2, pc, #4	@ (adr r2, 8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa6:	bf00      	nop
 8004fa8:	08004ff5 	.word	0x08004ff5
 8004fac:	08004fc1 	.word	0x08004fc1
 8004fb0:	08004fd7 	.word	0x08004fd7
 8004fb4:	08004ff5 	.word	0x08004ff5
 8004fb8:	08004ff5 	.word	0x08004ff5
 8004fbc:	08004ff5 	.word	0x08004ff5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc4:	3308      	adds	r3, #8
 8004fc6:	2101      	movs	r1, #1
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f000 fc5f 	bl	800588c <RCCEx_PLL2_Config>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004fd4:	e00f      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fda:	3328      	adds	r3, #40	@ 0x28
 8004fdc:	2101      	movs	r1, #1
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f000 fd06 	bl	80059f0 <RCCEx_PLL3_Config>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004fea:	e004      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ff2:	e000      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004ff4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10b      	bne.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ffe:	4b6c      	ldr	r3, [pc, #432]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005002:	f023 0107 	bic.w	r1, r3, #7
 8005006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800500e:	4a68      	ldr	r2, [pc, #416]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005010:	430b      	orrs	r3, r1
 8005012:	6593      	str	r3, [r2, #88]	@ 0x58
 8005014:	e003      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005016:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800501a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800501e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005026:	f002 0320 	and.w	r3, r2, #32
 800502a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800502e:	2300      	movs	r3, #0
 8005030:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005034:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005038:	460b      	mov	r3, r1
 800503a:	4313      	orrs	r3, r2
 800503c:	d055      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800503e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005046:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800504a:	d033      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800504c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005050:	d82c      	bhi.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005056:	d02f      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005058:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800505c:	d826      	bhi.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800505e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005062:	d02b      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005064:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005068:	d820      	bhi.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800506a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800506e:	d012      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005070:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005074:	d81a      	bhi.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005076:	2b00      	cmp	r3, #0
 8005078:	d022      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800507a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800507e:	d115      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005084:	3308      	adds	r3, #8
 8005086:	2100      	movs	r1, #0
 8005088:	4618      	mov	r0, r3
 800508a:	f000 fbff 	bl	800588c <RCCEx_PLL2_Config>
 800508e:	4603      	mov	r3, r0
 8005090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005094:	e015      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800509a:	3328      	adds	r3, #40	@ 0x28
 800509c:	2102      	movs	r1, #2
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 fca6 	bl	80059f0 <RCCEx_PLL3_Config>
 80050a4:	4603      	mov	r3, r0
 80050a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80050aa:	e00a      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050b2:	e006      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050b4:	bf00      	nop
 80050b6:	e004      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050b8:	bf00      	nop
 80050ba:	e002      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050bc:	bf00      	nop
 80050be:	e000      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10b      	bne.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050ca:	4b39      	ldr	r3, [pc, #228]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80050cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ce:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80050d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050da:	4a35      	ldr	r2, [pc, #212]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80050dc:	430b      	orrs	r3, r1
 80050de:	6553      	str	r3, [r2, #84]	@ 0x54
 80050e0:	e003      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80050ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80050f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80050fa:	2300      	movs	r3, #0
 80050fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005100:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005104:	460b      	mov	r3, r1
 8005106:	4313      	orrs	r3, r2
 8005108:	d058      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800510a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005112:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005116:	d033      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005118:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800511c:	d82c      	bhi.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800511e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005122:	d02f      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005124:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005128:	d826      	bhi.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800512a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800512e:	d02b      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005130:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005134:	d820      	bhi.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005136:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800513a:	d012      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800513c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005140:	d81a      	bhi.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005142:	2b00      	cmp	r3, #0
 8005144:	d022      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005146:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800514a:	d115      	bne.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800514c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005150:	3308      	adds	r3, #8
 8005152:	2100      	movs	r1, #0
 8005154:	4618      	mov	r0, r3
 8005156:	f000 fb99 	bl	800588c <RCCEx_PLL2_Config>
 800515a:	4603      	mov	r3, r0
 800515c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005160:	e015      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005166:	3328      	adds	r3, #40	@ 0x28
 8005168:	2102      	movs	r1, #2
 800516a:	4618      	mov	r0, r3
 800516c:	f000 fc40 	bl	80059f0 <RCCEx_PLL3_Config>
 8005170:	4603      	mov	r3, r0
 8005172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005176:	e00a      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800517e:	e006      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005180:	bf00      	nop
 8005182:	e004      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005184:	bf00      	nop
 8005186:	e002      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005188:	bf00      	nop
 800518a:	e000      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800518c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800518e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10e      	bne.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005196:	4b06      	ldr	r3, [pc, #24]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800519a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800519e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051a6:	4a02      	ldr	r2, [pc, #8]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80051a8:	430b      	orrs	r3, r1
 80051aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ac:	e006      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80051ae:	bf00      	nop
 80051b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80051bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80051c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051cc:	2300      	movs	r3, #0
 80051ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051d2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80051d6:	460b      	mov	r3, r1
 80051d8:	4313      	orrs	r3, r2
 80051da:	d055      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80051dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80051e4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80051e8:	d033      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80051ea:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80051ee:	d82c      	bhi.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80051f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051f4:	d02f      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80051f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051fa:	d826      	bhi.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80051fc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005200:	d02b      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005202:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005206:	d820      	bhi.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005208:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800520c:	d012      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800520e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005212:	d81a      	bhi.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005214:	2b00      	cmp	r3, #0
 8005216:	d022      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005218:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800521c:	d115      	bne.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800521e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005222:	3308      	adds	r3, #8
 8005224:	2100      	movs	r1, #0
 8005226:	4618      	mov	r0, r3
 8005228:	f000 fb30 	bl	800588c <RCCEx_PLL2_Config>
 800522c:	4603      	mov	r3, r0
 800522e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005232:	e015      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005238:	3328      	adds	r3, #40	@ 0x28
 800523a:	2102      	movs	r1, #2
 800523c:	4618      	mov	r0, r3
 800523e:	f000 fbd7 	bl	80059f0 <RCCEx_PLL3_Config>
 8005242:	4603      	mov	r3, r0
 8005244:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005248:	e00a      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005250:	e006      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005252:	bf00      	nop
 8005254:	e004      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005256:	bf00      	nop
 8005258:	e002      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800525a:	bf00      	nop
 800525c:	e000      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800525e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005260:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005264:	2b00      	cmp	r3, #0
 8005266:	d10b      	bne.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005268:	4ba1      	ldr	r3, [pc, #644]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800526a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800526c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005274:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005278:	4a9d      	ldr	r2, [pc, #628]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800527a:	430b      	orrs	r3, r1
 800527c:	6593      	str	r3, [r2, #88]	@ 0x58
 800527e:	e003      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005280:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005284:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005290:	f002 0308 	and.w	r3, r2, #8
 8005294:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005298:	2300      	movs	r3, #0
 800529a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800529e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80052a2:	460b      	mov	r3, r1
 80052a4:	4313      	orrs	r3, r2
 80052a6:	d01e      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80052a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b4:	d10c      	bne.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80052b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ba:	3328      	adds	r3, #40	@ 0x28
 80052bc:	2102      	movs	r1, #2
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fb96 	bl	80059f0 <RCCEx_PLL3_Config>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d002      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80052d0:	4b87      	ldr	r3, [pc, #540]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052d4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80052d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052e0:	4a83      	ldr	r2, [pc, #524]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052e2:	430b      	orrs	r3, r1
 80052e4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80052e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ee:	f002 0310 	and.w	r3, r2, #16
 80052f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80052f6:	2300      	movs	r3, #0
 80052f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80052fc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005300:	460b      	mov	r3, r1
 8005302:	4313      	orrs	r3, r2
 8005304:	d01e      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800530a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800530e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005312:	d10c      	bne.n	800532e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005318:	3328      	adds	r3, #40	@ 0x28
 800531a:	2102      	movs	r1, #2
 800531c:	4618      	mov	r0, r3
 800531e:	f000 fb67 	bl	80059f0 <RCCEx_PLL3_Config>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d002      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800532e:	4b70      	ldr	r3, [pc, #448]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005332:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800533a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800533e:	4a6c      	ldr	r2, [pc, #432]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005340:	430b      	orrs	r3, r1
 8005342:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005350:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005354:	2300      	movs	r3, #0
 8005356:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800535a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800535e:	460b      	mov	r3, r1
 8005360:	4313      	orrs	r3, r2
 8005362:	d03e      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005368:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800536c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005370:	d022      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005372:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005376:	d81b      	bhi.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005378:	2b00      	cmp	r3, #0
 800537a:	d003      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800537c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005380:	d00b      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005382:	e015      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005388:	3308      	adds	r3, #8
 800538a:	2100      	movs	r1, #0
 800538c:	4618      	mov	r0, r3
 800538e:	f000 fa7d 	bl	800588c <RCCEx_PLL2_Config>
 8005392:	4603      	mov	r3, r0
 8005394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005398:	e00f      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800539a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800539e:	3328      	adds	r3, #40	@ 0x28
 80053a0:	2102      	movs	r1, #2
 80053a2:	4618      	mov	r0, r3
 80053a4:	f000 fb24 	bl	80059f0 <RCCEx_PLL3_Config>
 80053a8:	4603      	mov	r3, r0
 80053aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80053ae:	e004      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053b6:	e000      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80053b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d10b      	bne.n	80053da <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053c2:	4b4b      	ldr	r3, [pc, #300]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053c6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80053ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053d2:	4a47      	ldr	r2, [pc, #284]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053d4:	430b      	orrs	r3, r1
 80053d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80053d8:	e003      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ea:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80053ee:	67bb      	str	r3, [r7, #120]	@ 0x78
 80053f0:	2300      	movs	r3, #0
 80053f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80053f4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80053f8:	460b      	mov	r3, r1
 80053fa:	4313      	orrs	r3, r2
 80053fc:	d03b      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80053fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005406:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800540a:	d01f      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800540c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005410:	d818      	bhi.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005412:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005416:	d003      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005418:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800541c:	d007      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800541e:	e011      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005420:	4b33      	ldr	r3, [pc, #204]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005424:	4a32      	ldr	r2, [pc, #200]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005426:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800542a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800542c:	e00f      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800542e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005432:	3328      	adds	r3, #40	@ 0x28
 8005434:	2101      	movs	r1, #1
 8005436:	4618      	mov	r0, r3
 8005438:	f000 fada 	bl	80059f0 <RCCEx_PLL3_Config>
 800543c:	4603      	mov	r3, r0
 800543e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005442:	e004      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800544a:	e000      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800544c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800544e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10b      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005456:	4b26      	ldr	r3, [pc, #152]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800545e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005466:	4a22      	ldr	r2, [pc, #136]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005468:	430b      	orrs	r3, r1
 800546a:	6553      	str	r3, [r2, #84]	@ 0x54
 800546c:	e003      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800546e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005472:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800547a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005482:	673b      	str	r3, [r7, #112]	@ 0x70
 8005484:	2300      	movs	r3, #0
 8005486:	677b      	str	r3, [r7, #116]	@ 0x74
 8005488:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800548c:	460b      	mov	r3, r1
 800548e:	4313      	orrs	r3, r2
 8005490:	d034      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005498:	2b00      	cmp	r3, #0
 800549a:	d003      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800549c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054a0:	d007      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80054a2:	e011      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054a4:	4b12      	ldr	r3, [pc, #72]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a8:	4a11      	ldr	r2, [pc, #68]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80054b0:	e00e      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80054b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b6:	3308      	adds	r3, #8
 80054b8:	2102      	movs	r1, #2
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 f9e6 	bl	800588c <RCCEx_PLL2_Config>
 80054c0:	4603      	mov	r3, r0
 80054c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80054c6:	e003      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d10d      	bne.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80054d8:	4b05      	ldr	r3, [pc, #20]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054dc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80054e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054e6:	4a02      	ldr	r2, [pc, #8]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054e8:	430b      	orrs	r3, r1
 80054ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80054ec:	e006      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80054ee:	bf00      	nop
 80054f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80054fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005504:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005508:	66bb      	str	r3, [r7, #104]	@ 0x68
 800550a:	2300      	movs	r3, #0
 800550c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800550e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005512:	460b      	mov	r3, r1
 8005514:	4313      	orrs	r3, r2
 8005516:	d00c      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551c:	3328      	adds	r3, #40	@ 0x28
 800551e:	2102      	movs	r1, #2
 8005520:	4618      	mov	r0, r3
 8005522:	f000 fa65 	bl	80059f0 <RCCEx_PLL3_Config>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d002      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800553e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005540:	2300      	movs	r3, #0
 8005542:	667b      	str	r3, [r7, #100]	@ 0x64
 8005544:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005548:	460b      	mov	r3, r1
 800554a:	4313      	orrs	r3, r2
 800554c:	d038      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800554e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005556:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800555a:	d018      	beq.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800555c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005560:	d811      	bhi.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005562:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005566:	d014      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005568:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800556c:	d80b      	bhi.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800556e:	2b00      	cmp	r3, #0
 8005570:	d011      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005576:	d106      	bne.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005578:	4bc3      	ldr	r3, [pc, #780]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800557a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800557c:	4ac2      	ldr	r2, [pc, #776]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800557e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005582:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005584:	e008      	b.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800558c:	e004      	b.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800558e:	bf00      	nop
 8005590:	e002      	b.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005592:	bf00      	nop
 8005594:	e000      	b.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005596:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800559c:	2b00      	cmp	r3, #0
 800559e:	d10b      	bne.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055a0:	4bb9      	ldr	r3, [pc, #740]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80055a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055b0:	4ab5      	ldr	r2, [pc, #724]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055b2:	430b      	orrs	r3, r1
 80055b4:	6553      	str	r3, [r2, #84]	@ 0x54
 80055b6:	e003      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80055c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80055cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055ce:	2300      	movs	r3, #0
 80055d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055d2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80055d6:	460b      	mov	r3, r1
 80055d8:	4313      	orrs	r3, r2
 80055da:	d009      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80055dc:	4baa      	ldr	r3, [pc, #680]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80055e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ea:	4aa7      	ldr	r2, [pc, #668]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055ec:	430b      	orrs	r3, r1
 80055ee:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80055f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80055fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80055fe:	2300      	movs	r3, #0
 8005600:	657b      	str	r3, [r7, #84]	@ 0x54
 8005602:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005606:	460b      	mov	r3, r1
 8005608:	4313      	orrs	r3, r2
 800560a:	d00a      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800560c:	4b9e      	ldr	r3, [pc, #632]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800560e:	691b      	ldr	r3, [r3, #16]
 8005610:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005618:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800561c:	4a9a      	ldr	r2, [pc, #616]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800561e:	430b      	orrs	r3, r1
 8005620:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800562e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005630:	2300      	movs	r3, #0
 8005632:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005634:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005638:	460b      	mov	r3, r1
 800563a:	4313      	orrs	r3, r2
 800563c:	d009      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800563e:	4b92      	ldr	r3, [pc, #584]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005642:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800564a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800564c:	4a8e      	ldr	r2, [pc, #568]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800564e:	430b      	orrs	r3, r1
 8005650:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800565e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005660:	2300      	movs	r3, #0
 8005662:	647b      	str	r3, [r7, #68]	@ 0x44
 8005664:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005668:	460b      	mov	r3, r1
 800566a:	4313      	orrs	r3, r2
 800566c:	d00e      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800566e:	4b86      	ldr	r3, [pc, #536]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	4a85      	ldr	r2, [pc, #532]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005674:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005678:	6113      	str	r3, [r2, #16]
 800567a:	4b83      	ldr	r3, [pc, #524]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800567c:	6919      	ldr	r1, [r3, #16]
 800567e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005682:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005686:	4a80      	ldr	r2, [pc, #512]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005688:	430b      	orrs	r3, r1
 800568a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800568c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005694:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005698:	63bb      	str	r3, [r7, #56]	@ 0x38
 800569a:	2300      	movs	r3, #0
 800569c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800569e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80056a2:	460b      	mov	r3, r1
 80056a4:	4313      	orrs	r3, r2
 80056a6:	d009      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80056a8:	4b77      	ldr	r3, [pc, #476]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ac:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80056b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b6:	4a74      	ldr	r2, [pc, #464]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056b8:	430b      	orrs	r3, r1
 80056ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80056bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80056c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80056ca:	2300      	movs	r3, #0
 80056cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80056ce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80056d2:	460b      	mov	r3, r1
 80056d4:	4313      	orrs	r3, r2
 80056d6:	d00a      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80056d8:	4b6b      	ldr	r3, [pc, #428]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056dc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80056e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056e8:	4a67      	ldr	r2, [pc, #412]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056ea:	430b      	orrs	r3, r1
 80056ec:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80056ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f6:	2100      	movs	r1, #0
 80056f8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005700:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005704:	460b      	mov	r3, r1
 8005706:	4313      	orrs	r3, r2
 8005708:	d011      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800570a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800570e:	3308      	adds	r3, #8
 8005710:	2100      	movs	r1, #0
 8005712:	4618      	mov	r0, r3
 8005714:	f000 f8ba 	bl	800588c <RCCEx_PLL2_Config>
 8005718:	4603      	mov	r3, r0
 800571a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800571e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005722:	2b00      	cmp	r3, #0
 8005724:	d003      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005726:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800572a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800572e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005736:	2100      	movs	r1, #0
 8005738:	6239      	str	r1, [r7, #32]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005740:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005744:	460b      	mov	r3, r1
 8005746:	4313      	orrs	r3, r2
 8005748:	d011      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800574a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574e:	3308      	adds	r3, #8
 8005750:	2101      	movs	r1, #1
 8005752:	4618      	mov	r0, r3
 8005754:	f000 f89a 	bl	800588c <RCCEx_PLL2_Config>
 8005758:	4603      	mov	r3, r0
 800575a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800575e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800576a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800576e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005776:	2100      	movs	r1, #0
 8005778:	61b9      	str	r1, [r7, #24]
 800577a:	f003 0304 	and.w	r3, r3, #4
 800577e:	61fb      	str	r3, [r7, #28]
 8005780:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005784:	460b      	mov	r3, r1
 8005786:	4313      	orrs	r3, r2
 8005788:	d011      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800578a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800578e:	3308      	adds	r3, #8
 8005790:	2102      	movs	r1, #2
 8005792:	4618      	mov	r0, r3
 8005794:	f000 f87a 	bl	800588c <RCCEx_PLL2_Config>
 8005798:	4603      	mov	r3, r0
 800579a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800579e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80057ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b6:	2100      	movs	r1, #0
 80057b8:	6139      	str	r1, [r7, #16]
 80057ba:	f003 0308 	and.w	r3, r3, #8
 80057be:	617b      	str	r3, [r7, #20]
 80057c0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80057c4:	460b      	mov	r3, r1
 80057c6:	4313      	orrs	r3, r2
 80057c8:	d011      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80057ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ce:	3328      	adds	r3, #40	@ 0x28
 80057d0:	2100      	movs	r1, #0
 80057d2:	4618      	mov	r0, r3
 80057d4:	f000 f90c 	bl	80059f0 <RCCEx_PLL3_Config>
 80057d8:	4603      	mov	r3, r0
 80057da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80057de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80057ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f6:	2100      	movs	r1, #0
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	f003 0310 	and.w	r3, r3, #16
 80057fe:	60fb      	str	r3, [r7, #12]
 8005800:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005804:	460b      	mov	r3, r1
 8005806:	4313      	orrs	r3, r2
 8005808:	d011      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800580a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800580e:	3328      	adds	r3, #40	@ 0x28
 8005810:	2101      	movs	r1, #1
 8005812:	4618      	mov	r0, r3
 8005814:	f000 f8ec 	bl	80059f0 <RCCEx_PLL3_Config>
 8005818:	4603      	mov	r3, r0
 800581a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800581e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800582a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800582e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	2100      	movs	r1, #0
 8005838:	6039      	str	r1, [r7, #0]
 800583a:	f003 0320 	and.w	r3, r3, #32
 800583e:	607b      	str	r3, [r7, #4]
 8005840:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005844:	460b      	mov	r3, r1
 8005846:	4313      	orrs	r3, r2
 8005848:	d011      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800584a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800584e:	3328      	adds	r3, #40	@ 0x28
 8005850:	2102      	movs	r1, #2
 8005852:	4618      	mov	r0, r3
 8005854:	f000 f8cc 	bl	80059f0 <RCCEx_PLL3_Config>
 8005858:	4603      	mov	r3, r0
 800585a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800585e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005862:	2b00      	cmp	r3, #0
 8005864:	d003      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005866:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800586a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800586e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005876:	2300      	movs	r3, #0
 8005878:	e000      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
}
 800587c:	4618      	mov	r0, r3
 800587e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005882:	46bd      	mov	sp, r7
 8005884:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005888:	58024400 	.word	0x58024400

0800588c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005896:	2300      	movs	r3, #0
 8005898:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800589a:	4b53      	ldr	r3, [pc, #332]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 800589c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800589e:	f003 0303 	and.w	r3, r3, #3
 80058a2:	2b03      	cmp	r3, #3
 80058a4:	d101      	bne.n	80058aa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e099      	b.n	80059de <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80058aa:	4b4f      	ldr	r3, [pc, #316]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a4e      	ldr	r2, [pc, #312]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80058b0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80058b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058b6:	f7fb fc23 	bl	8001100 <HAL_GetTick>
 80058ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058bc:	e008      	b.n	80058d0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80058be:	f7fb fc1f 	bl	8001100 <HAL_GetTick>
 80058c2:	4602      	mov	r2, r0
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d901      	bls.n	80058d0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e086      	b.n	80059de <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058d0:	4b45      	ldr	r3, [pc, #276]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d1f0      	bne.n	80058be <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80058dc:	4b42      	ldr	r3, [pc, #264]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80058de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	031b      	lsls	r3, r3, #12
 80058ea:	493f      	ldr	r1, [pc, #252]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80058ec:	4313      	orrs	r3, r2
 80058ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	3b01      	subs	r3, #1
 80058f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	3b01      	subs	r3, #1
 8005900:	025b      	lsls	r3, r3, #9
 8005902:	b29b      	uxth	r3, r3
 8005904:	431a      	orrs	r2, r3
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	3b01      	subs	r3, #1
 800590c:	041b      	lsls	r3, r3, #16
 800590e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005912:	431a      	orrs	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	3b01      	subs	r3, #1
 800591a:	061b      	lsls	r3, r3, #24
 800591c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005920:	4931      	ldr	r1, [pc, #196]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005922:	4313      	orrs	r3, r2
 8005924:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005926:	4b30      	ldr	r3, [pc, #192]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	492d      	ldr	r1, [pc, #180]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005934:	4313      	orrs	r3, r2
 8005936:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005938:	4b2b      	ldr	r3, [pc, #172]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 800593a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593c:	f023 0220 	bic.w	r2, r3, #32
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	699b      	ldr	r3, [r3, #24]
 8005944:	4928      	ldr	r1, [pc, #160]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005946:	4313      	orrs	r3, r2
 8005948:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800594a:	4b27      	ldr	r3, [pc, #156]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 800594c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594e:	4a26      	ldr	r2, [pc, #152]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005950:	f023 0310 	bic.w	r3, r3, #16
 8005954:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005956:	4b24      	ldr	r3, [pc, #144]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005958:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800595a:	4b24      	ldr	r3, [pc, #144]	@ (80059ec <RCCEx_PLL2_Config+0x160>)
 800595c:	4013      	ands	r3, r2
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	69d2      	ldr	r2, [r2, #28]
 8005962:	00d2      	lsls	r2, r2, #3
 8005964:	4920      	ldr	r1, [pc, #128]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005966:	4313      	orrs	r3, r2
 8005968:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800596a:	4b1f      	ldr	r3, [pc, #124]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 800596c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800596e:	4a1e      	ldr	r2, [pc, #120]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005970:	f043 0310 	orr.w	r3, r3, #16
 8005974:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d106      	bne.n	800598a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800597c:	4b1a      	ldr	r3, [pc, #104]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 800597e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005980:	4a19      	ldr	r2, [pc, #100]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005982:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005986:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005988:	e00f      	b.n	80059aa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d106      	bne.n	800599e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005990:	4b15      	ldr	r3, [pc, #84]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005994:	4a14      	ldr	r2, [pc, #80]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 8005996:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800599a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800599c:	e005      	b.n	80059aa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800599e:	4b12      	ldr	r3, [pc, #72]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80059a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a2:	4a11      	ldr	r2, [pc, #68]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80059a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80059a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80059aa:	4b0f      	ldr	r3, [pc, #60]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a0e      	ldr	r2, [pc, #56]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80059b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80059b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059b6:	f7fb fba3 	bl	8001100 <HAL_GetTick>
 80059ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059bc:	e008      	b.n	80059d0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80059be:	f7fb fb9f 	bl	8001100 <HAL_GetTick>
 80059c2:	4602      	mov	r2, r0
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d901      	bls.n	80059d0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e006      	b.n	80059de <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059d0:	4b05      	ldr	r3, [pc, #20]	@ (80059e8 <RCCEx_PLL2_Config+0x15c>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d0f0      	beq.n	80059be <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80059dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3710      	adds	r7, #16
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	58024400 	.word	0x58024400
 80059ec:	ffff0007 	.word	0xffff0007

080059f0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059fa:	2300      	movs	r3, #0
 80059fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059fe:	4b53      	ldr	r3, [pc, #332]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a02:	f003 0303 	and.w	r3, r3, #3
 8005a06:	2b03      	cmp	r3, #3
 8005a08:	d101      	bne.n	8005a0e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e099      	b.n	8005b42 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005a0e:	4b4f      	ldr	r3, [pc, #316]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a4e      	ldr	r2, [pc, #312]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a1a:	f7fb fb71 	bl	8001100 <HAL_GetTick>
 8005a1e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a20:	e008      	b.n	8005a34 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a22:	f7fb fb6d 	bl	8001100 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d901      	bls.n	8005a34 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	e086      	b.n	8005b42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a34:	4b45      	ldr	r3, [pc, #276]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d1f0      	bne.n	8005a22 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005a40:	4b42      	ldr	r3, [pc, #264]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a44:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	051b      	lsls	r3, r3, #20
 8005a4e:	493f      	ldr	r1, [pc, #252]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	628b      	str	r3, [r1, #40]	@ 0x28
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	3b01      	subs	r3, #1
 8005a64:	025b      	lsls	r3, r3, #9
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	041b      	lsls	r3, r3, #16
 8005a72:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	061b      	lsls	r3, r3, #24
 8005a80:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005a84:	4931      	ldr	r1, [pc, #196]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005a8a:	4b30      	ldr	r3, [pc, #192]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a8e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	492d      	ldr	r1, [pc, #180]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005a9c:	4b2b      	ldr	r3, [pc, #172]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	4928      	ldr	r1, [pc, #160]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005aae:	4b27      	ldr	r3, [pc, #156]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab2:	4a26      	ldr	r2, [pc, #152]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005ab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ab8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005aba:	4b24      	ldr	r3, [pc, #144]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005abc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005abe:	4b24      	ldr	r3, [pc, #144]	@ (8005b50 <RCCEx_PLL3_Config+0x160>)
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	69d2      	ldr	r2, [r2, #28]
 8005ac6:	00d2      	lsls	r2, r2, #3
 8005ac8:	4920      	ldr	r1, [pc, #128]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005ace:	4b1f      	ldr	r3, [pc, #124]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad2:	4a1e      	ldr	r2, [pc, #120]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005ad4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ad8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d106      	bne.n	8005aee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae4:	4a19      	ldr	r2, [pc, #100]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005ae6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005aea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005aec:	e00f      	b.n	8005b0e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d106      	bne.n	8005b02 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005af4:	4b15      	ldr	r3, [pc, #84]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af8:	4a14      	ldr	r2, [pc, #80]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005afa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005afe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b00:	e005      	b.n	8005b0e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005b02:	4b12      	ldr	r3, [pc, #72]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b06:	4a11      	ldr	r2, [pc, #68]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005b08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a0e      	ldr	r2, [pc, #56]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005b14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b1a:	f7fb faf1 	bl	8001100 <HAL_GetTick>
 8005b1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b20:	e008      	b.n	8005b34 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b22:	f7fb faed 	bl	8001100 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d901      	bls.n	8005b34 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005b30:	2303      	movs	r3, #3
 8005b32:	e006      	b.n	8005b42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b34:	4b05      	ldr	r3, [pc, #20]	@ (8005b4c <RCCEx_PLL3_Config+0x15c>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d0f0      	beq.n	8005b22 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	58024400 	.word	0x58024400
 8005b50:	ffff0007 	.word	0xffff0007

08005b54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d101      	bne.n	8005b66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e049      	b.n	8005bfa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d106      	bne.n	8005b80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f841 	bl	8005c02 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	3304      	adds	r3, #4
 8005b90:	4619      	mov	r1, r3
 8005b92:	4610      	mov	r0, r2
 8005b94:	f000 f9e8 	bl	8005f68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b083      	sub	sp, #12
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005c0a:	bf00      	nop
 8005c0c:	370c      	adds	r7, #12
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
	...

08005c18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b085      	sub	sp, #20
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d001      	beq.n	8005c30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e054      	b.n	8005cda <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68da      	ldr	r2, [r3, #12]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0201 	orr.w	r2, r2, #1
 8005c46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a26      	ldr	r2, [pc, #152]	@ (8005ce8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d022      	beq.n	8005c98 <HAL_TIM_Base_Start_IT+0x80>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c5a:	d01d      	beq.n	8005c98 <HAL_TIM_Base_Start_IT+0x80>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a22      	ldr	r2, [pc, #136]	@ (8005cec <HAL_TIM_Base_Start_IT+0xd4>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d018      	beq.n	8005c98 <HAL_TIM_Base_Start_IT+0x80>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a21      	ldr	r2, [pc, #132]	@ (8005cf0 <HAL_TIM_Base_Start_IT+0xd8>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d013      	beq.n	8005c98 <HAL_TIM_Base_Start_IT+0x80>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a1f      	ldr	r2, [pc, #124]	@ (8005cf4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d00e      	beq.n	8005c98 <HAL_TIM_Base_Start_IT+0x80>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1e      	ldr	r2, [pc, #120]	@ (8005cf8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d009      	beq.n	8005c98 <HAL_TIM_Base_Start_IT+0x80>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a1c      	ldr	r2, [pc, #112]	@ (8005cfc <HAL_TIM_Base_Start_IT+0xe4>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d004      	beq.n	8005c98 <HAL_TIM_Base_Start_IT+0x80>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a1b      	ldr	r2, [pc, #108]	@ (8005d00 <HAL_TIM_Base_Start_IT+0xe8>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d115      	bne.n	8005cc4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	689a      	ldr	r2, [r3, #8]
 8005c9e:	4b19      	ldr	r3, [pc, #100]	@ (8005d04 <HAL_TIM_Base_Start_IT+0xec>)
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2b06      	cmp	r3, #6
 8005ca8:	d015      	beq.n	8005cd6 <HAL_TIM_Base_Start_IT+0xbe>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cb0:	d011      	beq.n	8005cd6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f042 0201 	orr.w	r2, r2, #1
 8005cc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc2:	e008      	b.n	8005cd6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f042 0201 	orr.w	r2, r2, #1
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	e000      	b.n	8005cd8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3714      	adds	r7, #20
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	40010000 	.word	0x40010000
 8005cec:	40000400 	.word	0x40000400
 8005cf0:	40000800 	.word	0x40000800
 8005cf4:	40000c00 	.word	0x40000c00
 8005cf8:	40010400 	.word	0x40010400
 8005cfc:	40001800 	.word	0x40001800
 8005d00:	40014000 	.word	0x40014000
 8005d04:	00010007 	.word	0x00010007

08005d08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d020      	beq.n	8005d6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f003 0302 	and.w	r3, r3, #2
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d01b      	beq.n	8005d6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f06f 0202 	mvn.w	r2, #2
 8005d3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2201      	movs	r2, #1
 8005d42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	699b      	ldr	r3, [r3, #24]
 8005d4a:	f003 0303 	and.w	r3, r3, #3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d003      	beq.n	8005d5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f8e9 	bl	8005f2a <HAL_TIM_IC_CaptureCallback>
 8005d58:	e005      	b.n	8005d66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f8db 	bl	8005f16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f000 f8ec 	bl	8005f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	f003 0304 	and.w	r3, r3, #4
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d020      	beq.n	8005db8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f003 0304 	and.w	r3, r3, #4
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d01b      	beq.n	8005db8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f06f 0204 	mvn.w	r2, #4
 8005d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2202      	movs	r2, #2
 8005d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d003      	beq.n	8005da6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 f8c3 	bl	8005f2a <HAL_TIM_IC_CaptureCallback>
 8005da4:	e005      	b.n	8005db2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 f8b5 	bl	8005f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 f8c6 	bl	8005f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	f003 0308 	and.w	r3, r3, #8
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d020      	beq.n	8005e04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f003 0308 	and.w	r3, r3, #8
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d01b      	beq.n	8005e04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f06f 0208 	mvn.w	r2, #8
 8005dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2204      	movs	r2, #4
 8005dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	f003 0303 	and.w	r3, r3, #3
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f89d 	bl	8005f2a <HAL_TIM_IC_CaptureCallback>
 8005df0:	e005      	b.n	8005dfe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 f88f 	bl	8005f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 f8a0 	bl	8005f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	f003 0310 	and.w	r3, r3, #16
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d020      	beq.n	8005e50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f003 0310 	and.w	r3, r3, #16
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d01b      	beq.n	8005e50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f06f 0210 	mvn.w	r2, #16
 8005e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2208      	movs	r2, #8
 8005e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	69db      	ldr	r3, [r3, #28]
 8005e2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d003      	beq.n	8005e3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 f877 	bl	8005f2a <HAL_TIM_IC_CaptureCallback>
 8005e3c:	e005      	b.n	8005e4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 f869 	bl	8005f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 f87a 	bl	8005f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	f003 0301 	and.w	r3, r3, #1
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00c      	beq.n	8005e74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f003 0301 	and.w	r3, r3, #1
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d007      	beq.n	8005e74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f06f 0201 	mvn.w	r2, #1
 8005e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f7fa fcba 	bl	80007e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d104      	bne.n	8005e88 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00c      	beq.n	8005ea2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d007      	beq.n	8005ea2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005e9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f000 f90d 	bl	80060bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d00c      	beq.n	8005ec6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d007      	beq.n	8005ec6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005ebe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 f905 	bl	80060d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d00c      	beq.n	8005eea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d007      	beq.n	8005eea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ee2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 f834 	bl	8005f52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	f003 0320 	and.w	r3, r3, #32
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d00c      	beq.n	8005f0e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f003 0320 	and.w	r3, r3, #32
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d007      	beq.n	8005f0e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f06f 0220 	mvn.w	r2, #32
 8005f06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f8cd 	bl	80060a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f0e:	bf00      	nop
 8005f10:	3710      	adds	r7, #16
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}

08005f16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f1e:	bf00      	nop
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b083      	sub	sp, #12
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f32:	bf00      	nop
 8005f34:	370c      	adds	r7, #12
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr

08005f3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f3e:	b480      	push	{r7}
 8005f40:	b083      	sub	sp, #12
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f46:	bf00      	nop
 8005f48:	370c      	adds	r7, #12
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr

08005f52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b083      	sub	sp, #12
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f5a:	bf00      	nop
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
	...

08005f68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a43      	ldr	r2, [pc, #268]	@ (8006088 <TIM_Base_SetConfig+0x120>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d013      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f86:	d00f      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a40      	ldr	r2, [pc, #256]	@ (800608c <TIM_Base_SetConfig+0x124>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d00b      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a3f      	ldr	r2, [pc, #252]	@ (8006090 <TIM_Base_SetConfig+0x128>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d007      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a3e      	ldr	r2, [pc, #248]	@ (8006094 <TIM_Base_SetConfig+0x12c>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d003      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a3d      	ldr	r2, [pc, #244]	@ (8006098 <TIM_Base_SetConfig+0x130>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d108      	bne.n	8005fba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a32      	ldr	r2, [pc, #200]	@ (8006088 <TIM_Base_SetConfig+0x120>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d01f      	beq.n	8006002 <TIM_Base_SetConfig+0x9a>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fc8:	d01b      	beq.n	8006002 <TIM_Base_SetConfig+0x9a>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a2f      	ldr	r2, [pc, #188]	@ (800608c <TIM_Base_SetConfig+0x124>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d017      	beq.n	8006002 <TIM_Base_SetConfig+0x9a>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a2e      	ldr	r2, [pc, #184]	@ (8006090 <TIM_Base_SetConfig+0x128>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d013      	beq.n	8006002 <TIM_Base_SetConfig+0x9a>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a2d      	ldr	r2, [pc, #180]	@ (8006094 <TIM_Base_SetConfig+0x12c>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d00f      	beq.n	8006002 <TIM_Base_SetConfig+0x9a>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a2c      	ldr	r2, [pc, #176]	@ (8006098 <TIM_Base_SetConfig+0x130>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d00b      	beq.n	8006002 <TIM_Base_SetConfig+0x9a>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a2b      	ldr	r2, [pc, #172]	@ (800609c <TIM_Base_SetConfig+0x134>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d007      	beq.n	8006002 <TIM_Base_SetConfig+0x9a>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a2a      	ldr	r2, [pc, #168]	@ (80060a0 <TIM_Base_SetConfig+0x138>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d003      	beq.n	8006002 <TIM_Base_SetConfig+0x9a>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a29      	ldr	r2, [pc, #164]	@ (80060a4 <TIM_Base_SetConfig+0x13c>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d108      	bne.n	8006014 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006008:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	695b      	ldr	r3, [r3, #20]
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	689a      	ldr	r2, [r3, #8]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a14      	ldr	r2, [pc, #80]	@ (8006088 <TIM_Base_SetConfig+0x120>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d00f      	beq.n	800605a <TIM_Base_SetConfig+0xf2>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a16      	ldr	r2, [pc, #88]	@ (8006098 <TIM_Base_SetConfig+0x130>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d00b      	beq.n	800605a <TIM_Base_SetConfig+0xf2>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a15      	ldr	r2, [pc, #84]	@ (800609c <TIM_Base_SetConfig+0x134>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d007      	beq.n	800605a <TIM_Base_SetConfig+0xf2>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a14      	ldr	r2, [pc, #80]	@ (80060a0 <TIM_Base_SetConfig+0x138>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d003      	beq.n	800605a <TIM_Base_SetConfig+0xf2>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a13      	ldr	r2, [pc, #76]	@ (80060a4 <TIM_Base_SetConfig+0x13c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d103      	bne.n	8006062 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	691a      	ldr	r2, [r3, #16]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f043 0204 	orr.w	r2, r3, #4
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	601a      	str	r2, [r3, #0]
}
 800607a:	bf00      	nop
 800607c:	3714      	adds	r7, #20
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	40010000 	.word	0x40010000
 800608c:	40000400 	.word	0x40000400
 8006090:	40000800 	.word	0x40000800
 8006094:	40000c00 	.word	0x40000c00
 8006098:	40010400 	.word	0x40010400
 800609c:	40014000 	.word	0x40014000
 80060a0:	40014400 	.word	0x40014400
 80060a4:	40014800 	.word	0x40014800

080060a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060c4:	bf00      	nop
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80060d8:	bf00      	nop
 80060da:	370c      	adds	r7, #12
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr

080060e4 <tcpip_init_wrap>:
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 2 */
/* ETH_CODE: workaround to call LOCK_TCPIP_CORE after tcpip_init in MX_LWIP_Init
 * This is to keep the code after MX code re-generation */
static inline void tcpip_init_wrap(tcpip_init_done_fn tcpip_init_done, void *arg){
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
	tcpip_init(tcpip_init_done, arg);
 80060ee:	6839      	ldr	r1, [r7, #0]
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f004 fe6d 	bl	800add0 <tcpip_init>
	LOCK_TCPIP_CORE();
 80060f6:	f000 fe65 	bl	8006dc4 <sys_lock_tcpip_core>
}
 80060fa:	bf00      	nop
 80060fc:	3708      	adds	r7, #8
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
	...

08006104 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800610a:	4b93      	ldr	r3, [pc, #588]	@ (8006358 <MX_LWIP_Init+0x254>)
 800610c:	22c0      	movs	r2, #192	@ 0xc0
 800610e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8006110:	4b91      	ldr	r3, [pc, #580]	@ (8006358 <MX_LWIP_Init+0x254>)
 8006112:	22a8      	movs	r2, #168	@ 0xa8
 8006114:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8006116:	4b90      	ldr	r3, [pc, #576]	@ (8006358 <MX_LWIP_Init+0x254>)
 8006118:	2201      	movs	r2, #1
 800611a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 800611c:	4b8e      	ldr	r3, [pc, #568]	@ (8006358 <MX_LWIP_Init+0x254>)
 800611e:	220a      	movs	r2, #10
 8006120:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8006122:	4b8e      	ldr	r3, [pc, #568]	@ (800635c <MX_LWIP_Init+0x258>)
 8006124:	22ff      	movs	r2, #255	@ 0xff
 8006126:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8006128:	4b8c      	ldr	r3, [pc, #560]	@ (800635c <MX_LWIP_Init+0x258>)
 800612a:	22ff      	movs	r2, #255	@ 0xff
 800612c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800612e:	4b8b      	ldr	r3, [pc, #556]	@ (800635c <MX_LWIP_Init+0x258>)
 8006130:	22ff      	movs	r2, #255	@ 0xff
 8006132:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8006134:	4b89      	ldr	r3, [pc, #548]	@ (800635c <MX_LWIP_Init+0x258>)
 8006136:	2200      	movs	r2, #0
 8006138:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800613a:	4b89      	ldr	r3, [pc, #548]	@ (8006360 <MX_LWIP_Init+0x25c>)
 800613c:	22c0      	movs	r2, #192	@ 0xc0
 800613e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8006140:	4b87      	ldr	r3, [pc, #540]	@ (8006360 <MX_LWIP_Init+0x25c>)
 8006142:	22a8      	movs	r2, #168	@ 0xa8
 8006144:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8006146:	4b86      	ldr	r3, [pc, #536]	@ (8006360 <MX_LWIP_Init+0x25c>)
 8006148:	2201      	movs	r2, #1
 800614a:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800614c:	4b84      	ldr	r3, [pc, #528]	@ (8006360 <MX_LWIP_Init+0x25c>)
 800614e:	2201      	movs	r2, #1
 8006150:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8006152:	2100      	movs	r1, #0
 8006154:	2000      	movs	r0, #0
 8006156:	f7ff ffc5 	bl	80060e4 <tcpip_init_wrap>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800615a:	4b7f      	ldr	r3, [pc, #508]	@ (8006358 <MX_LWIP_Init+0x254>)
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	061a      	lsls	r2, r3, #24
 8006160:	4b7d      	ldr	r3, [pc, #500]	@ (8006358 <MX_LWIP_Init+0x254>)
 8006162:	785b      	ldrb	r3, [r3, #1]
 8006164:	041b      	lsls	r3, r3, #16
 8006166:	431a      	orrs	r2, r3
 8006168:	4b7b      	ldr	r3, [pc, #492]	@ (8006358 <MX_LWIP_Init+0x254>)
 800616a:	789b      	ldrb	r3, [r3, #2]
 800616c:	021b      	lsls	r3, r3, #8
 800616e:	4313      	orrs	r3, r2
 8006170:	4a79      	ldr	r2, [pc, #484]	@ (8006358 <MX_LWIP_Init+0x254>)
 8006172:	78d2      	ldrb	r2, [r2, #3]
 8006174:	4313      	orrs	r3, r2
 8006176:	061a      	lsls	r2, r3, #24
 8006178:	4b77      	ldr	r3, [pc, #476]	@ (8006358 <MX_LWIP_Init+0x254>)
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	0619      	lsls	r1, r3, #24
 800617e:	4b76      	ldr	r3, [pc, #472]	@ (8006358 <MX_LWIP_Init+0x254>)
 8006180:	785b      	ldrb	r3, [r3, #1]
 8006182:	041b      	lsls	r3, r3, #16
 8006184:	4319      	orrs	r1, r3
 8006186:	4b74      	ldr	r3, [pc, #464]	@ (8006358 <MX_LWIP_Init+0x254>)
 8006188:	789b      	ldrb	r3, [r3, #2]
 800618a:	021b      	lsls	r3, r3, #8
 800618c:	430b      	orrs	r3, r1
 800618e:	4972      	ldr	r1, [pc, #456]	@ (8006358 <MX_LWIP_Init+0x254>)
 8006190:	78c9      	ldrb	r1, [r1, #3]
 8006192:	430b      	orrs	r3, r1
 8006194:	021b      	lsls	r3, r3, #8
 8006196:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800619a:	431a      	orrs	r2, r3
 800619c:	4b6e      	ldr	r3, [pc, #440]	@ (8006358 <MX_LWIP_Init+0x254>)
 800619e:	781b      	ldrb	r3, [r3, #0]
 80061a0:	0619      	lsls	r1, r3, #24
 80061a2:	4b6d      	ldr	r3, [pc, #436]	@ (8006358 <MX_LWIP_Init+0x254>)
 80061a4:	785b      	ldrb	r3, [r3, #1]
 80061a6:	041b      	lsls	r3, r3, #16
 80061a8:	4319      	orrs	r1, r3
 80061aa:	4b6b      	ldr	r3, [pc, #428]	@ (8006358 <MX_LWIP_Init+0x254>)
 80061ac:	789b      	ldrb	r3, [r3, #2]
 80061ae:	021b      	lsls	r3, r3, #8
 80061b0:	430b      	orrs	r3, r1
 80061b2:	4969      	ldr	r1, [pc, #420]	@ (8006358 <MX_LWIP_Init+0x254>)
 80061b4:	78c9      	ldrb	r1, [r1, #3]
 80061b6:	430b      	orrs	r3, r1
 80061b8:	0a1b      	lsrs	r3, r3, #8
 80061ba:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80061be:	431a      	orrs	r2, r3
 80061c0:	4b65      	ldr	r3, [pc, #404]	@ (8006358 <MX_LWIP_Init+0x254>)
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	0619      	lsls	r1, r3, #24
 80061c6:	4b64      	ldr	r3, [pc, #400]	@ (8006358 <MX_LWIP_Init+0x254>)
 80061c8:	785b      	ldrb	r3, [r3, #1]
 80061ca:	041b      	lsls	r3, r3, #16
 80061cc:	4319      	orrs	r1, r3
 80061ce:	4b62      	ldr	r3, [pc, #392]	@ (8006358 <MX_LWIP_Init+0x254>)
 80061d0:	789b      	ldrb	r3, [r3, #2]
 80061d2:	021b      	lsls	r3, r3, #8
 80061d4:	430b      	orrs	r3, r1
 80061d6:	4960      	ldr	r1, [pc, #384]	@ (8006358 <MX_LWIP_Init+0x254>)
 80061d8:	78c9      	ldrb	r1, [r1, #3]
 80061da:	430b      	orrs	r3, r1
 80061dc:	0e1b      	lsrs	r3, r3, #24
 80061de:	4313      	orrs	r3, r2
 80061e0:	4a60      	ldr	r2, [pc, #384]	@ (8006364 <MX_LWIP_Init+0x260>)
 80061e2:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80061e4:	4b5d      	ldr	r3, [pc, #372]	@ (800635c <MX_LWIP_Init+0x258>)
 80061e6:	781b      	ldrb	r3, [r3, #0]
 80061e8:	061a      	lsls	r2, r3, #24
 80061ea:	4b5c      	ldr	r3, [pc, #368]	@ (800635c <MX_LWIP_Init+0x258>)
 80061ec:	785b      	ldrb	r3, [r3, #1]
 80061ee:	041b      	lsls	r3, r3, #16
 80061f0:	431a      	orrs	r2, r3
 80061f2:	4b5a      	ldr	r3, [pc, #360]	@ (800635c <MX_LWIP_Init+0x258>)
 80061f4:	789b      	ldrb	r3, [r3, #2]
 80061f6:	021b      	lsls	r3, r3, #8
 80061f8:	4313      	orrs	r3, r2
 80061fa:	4a58      	ldr	r2, [pc, #352]	@ (800635c <MX_LWIP_Init+0x258>)
 80061fc:	78d2      	ldrb	r2, [r2, #3]
 80061fe:	4313      	orrs	r3, r2
 8006200:	061a      	lsls	r2, r3, #24
 8006202:	4b56      	ldr	r3, [pc, #344]	@ (800635c <MX_LWIP_Init+0x258>)
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	0619      	lsls	r1, r3, #24
 8006208:	4b54      	ldr	r3, [pc, #336]	@ (800635c <MX_LWIP_Init+0x258>)
 800620a:	785b      	ldrb	r3, [r3, #1]
 800620c:	041b      	lsls	r3, r3, #16
 800620e:	4319      	orrs	r1, r3
 8006210:	4b52      	ldr	r3, [pc, #328]	@ (800635c <MX_LWIP_Init+0x258>)
 8006212:	789b      	ldrb	r3, [r3, #2]
 8006214:	021b      	lsls	r3, r3, #8
 8006216:	430b      	orrs	r3, r1
 8006218:	4950      	ldr	r1, [pc, #320]	@ (800635c <MX_LWIP_Init+0x258>)
 800621a:	78c9      	ldrb	r1, [r1, #3]
 800621c:	430b      	orrs	r3, r1
 800621e:	021b      	lsls	r3, r3, #8
 8006220:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006224:	431a      	orrs	r2, r3
 8006226:	4b4d      	ldr	r3, [pc, #308]	@ (800635c <MX_LWIP_Init+0x258>)
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	0619      	lsls	r1, r3, #24
 800622c:	4b4b      	ldr	r3, [pc, #300]	@ (800635c <MX_LWIP_Init+0x258>)
 800622e:	785b      	ldrb	r3, [r3, #1]
 8006230:	041b      	lsls	r3, r3, #16
 8006232:	4319      	orrs	r1, r3
 8006234:	4b49      	ldr	r3, [pc, #292]	@ (800635c <MX_LWIP_Init+0x258>)
 8006236:	789b      	ldrb	r3, [r3, #2]
 8006238:	021b      	lsls	r3, r3, #8
 800623a:	430b      	orrs	r3, r1
 800623c:	4947      	ldr	r1, [pc, #284]	@ (800635c <MX_LWIP_Init+0x258>)
 800623e:	78c9      	ldrb	r1, [r1, #3]
 8006240:	430b      	orrs	r3, r1
 8006242:	0a1b      	lsrs	r3, r3, #8
 8006244:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006248:	431a      	orrs	r2, r3
 800624a:	4b44      	ldr	r3, [pc, #272]	@ (800635c <MX_LWIP_Init+0x258>)
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	0619      	lsls	r1, r3, #24
 8006250:	4b42      	ldr	r3, [pc, #264]	@ (800635c <MX_LWIP_Init+0x258>)
 8006252:	785b      	ldrb	r3, [r3, #1]
 8006254:	041b      	lsls	r3, r3, #16
 8006256:	4319      	orrs	r1, r3
 8006258:	4b40      	ldr	r3, [pc, #256]	@ (800635c <MX_LWIP_Init+0x258>)
 800625a:	789b      	ldrb	r3, [r3, #2]
 800625c:	021b      	lsls	r3, r3, #8
 800625e:	430b      	orrs	r3, r1
 8006260:	493e      	ldr	r1, [pc, #248]	@ (800635c <MX_LWIP_Init+0x258>)
 8006262:	78c9      	ldrb	r1, [r1, #3]
 8006264:	430b      	orrs	r3, r1
 8006266:	0e1b      	lsrs	r3, r3, #24
 8006268:	4313      	orrs	r3, r2
 800626a:	4a3f      	ldr	r2, [pc, #252]	@ (8006368 <MX_LWIP_Init+0x264>)
 800626c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800626e:	4b3c      	ldr	r3, [pc, #240]	@ (8006360 <MX_LWIP_Init+0x25c>)
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	061a      	lsls	r2, r3, #24
 8006274:	4b3a      	ldr	r3, [pc, #232]	@ (8006360 <MX_LWIP_Init+0x25c>)
 8006276:	785b      	ldrb	r3, [r3, #1]
 8006278:	041b      	lsls	r3, r3, #16
 800627a:	431a      	orrs	r2, r3
 800627c:	4b38      	ldr	r3, [pc, #224]	@ (8006360 <MX_LWIP_Init+0x25c>)
 800627e:	789b      	ldrb	r3, [r3, #2]
 8006280:	021b      	lsls	r3, r3, #8
 8006282:	4313      	orrs	r3, r2
 8006284:	4a36      	ldr	r2, [pc, #216]	@ (8006360 <MX_LWIP_Init+0x25c>)
 8006286:	78d2      	ldrb	r2, [r2, #3]
 8006288:	4313      	orrs	r3, r2
 800628a:	061a      	lsls	r2, r3, #24
 800628c:	4b34      	ldr	r3, [pc, #208]	@ (8006360 <MX_LWIP_Init+0x25c>)
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	0619      	lsls	r1, r3, #24
 8006292:	4b33      	ldr	r3, [pc, #204]	@ (8006360 <MX_LWIP_Init+0x25c>)
 8006294:	785b      	ldrb	r3, [r3, #1]
 8006296:	041b      	lsls	r3, r3, #16
 8006298:	4319      	orrs	r1, r3
 800629a:	4b31      	ldr	r3, [pc, #196]	@ (8006360 <MX_LWIP_Init+0x25c>)
 800629c:	789b      	ldrb	r3, [r3, #2]
 800629e:	021b      	lsls	r3, r3, #8
 80062a0:	430b      	orrs	r3, r1
 80062a2:	492f      	ldr	r1, [pc, #188]	@ (8006360 <MX_LWIP_Init+0x25c>)
 80062a4:	78c9      	ldrb	r1, [r1, #3]
 80062a6:	430b      	orrs	r3, r1
 80062a8:	021b      	lsls	r3, r3, #8
 80062aa:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80062ae:	431a      	orrs	r2, r3
 80062b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006360 <MX_LWIP_Init+0x25c>)
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	0619      	lsls	r1, r3, #24
 80062b6:	4b2a      	ldr	r3, [pc, #168]	@ (8006360 <MX_LWIP_Init+0x25c>)
 80062b8:	785b      	ldrb	r3, [r3, #1]
 80062ba:	041b      	lsls	r3, r3, #16
 80062bc:	4319      	orrs	r1, r3
 80062be:	4b28      	ldr	r3, [pc, #160]	@ (8006360 <MX_LWIP_Init+0x25c>)
 80062c0:	789b      	ldrb	r3, [r3, #2]
 80062c2:	021b      	lsls	r3, r3, #8
 80062c4:	430b      	orrs	r3, r1
 80062c6:	4926      	ldr	r1, [pc, #152]	@ (8006360 <MX_LWIP_Init+0x25c>)
 80062c8:	78c9      	ldrb	r1, [r1, #3]
 80062ca:	430b      	orrs	r3, r1
 80062cc:	0a1b      	lsrs	r3, r3, #8
 80062ce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80062d2:	431a      	orrs	r2, r3
 80062d4:	4b22      	ldr	r3, [pc, #136]	@ (8006360 <MX_LWIP_Init+0x25c>)
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	0619      	lsls	r1, r3, #24
 80062da:	4b21      	ldr	r3, [pc, #132]	@ (8006360 <MX_LWIP_Init+0x25c>)
 80062dc:	785b      	ldrb	r3, [r3, #1]
 80062de:	041b      	lsls	r3, r3, #16
 80062e0:	4319      	orrs	r1, r3
 80062e2:	4b1f      	ldr	r3, [pc, #124]	@ (8006360 <MX_LWIP_Init+0x25c>)
 80062e4:	789b      	ldrb	r3, [r3, #2]
 80062e6:	021b      	lsls	r3, r3, #8
 80062e8:	430b      	orrs	r3, r1
 80062ea:	491d      	ldr	r1, [pc, #116]	@ (8006360 <MX_LWIP_Init+0x25c>)
 80062ec:	78c9      	ldrb	r1, [r1, #3]
 80062ee:	430b      	orrs	r3, r1
 80062f0:	0e1b      	lsrs	r3, r3, #24
 80062f2:	4313      	orrs	r3, r2
 80062f4:	4a1d      	ldr	r2, [pc, #116]	@ (800636c <MX_LWIP_Init+0x268>)
 80062f6:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 80062f8:	4b1d      	ldr	r3, [pc, #116]	@ (8006370 <MX_LWIP_Init+0x26c>)
 80062fa:	9302      	str	r3, [sp, #8]
 80062fc:	4b1d      	ldr	r3, [pc, #116]	@ (8006374 <MX_LWIP_Init+0x270>)
 80062fe:	9301      	str	r3, [sp, #4]
 8006300:	2300      	movs	r3, #0
 8006302:	9300      	str	r3, [sp, #0]
 8006304:	4b19      	ldr	r3, [pc, #100]	@ (800636c <MX_LWIP_Init+0x268>)
 8006306:	4a18      	ldr	r2, [pc, #96]	@ (8006368 <MX_LWIP_Init+0x264>)
 8006308:	4916      	ldr	r1, [pc, #88]	@ (8006364 <MX_LWIP_Init+0x260>)
 800630a:	481b      	ldr	r0, [pc, #108]	@ (8006378 <MX_LWIP_Init+0x274>)
 800630c:	f005 fbd0 	bl	800bab0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8006310:	4819      	ldr	r0, [pc, #100]	@ (8006378 <MX_LWIP_Init+0x274>)
 8006312:	f005 fd83 	bl	800be1c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8006316:	4818      	ldr	r0, [pc, #96]	@ (8006378 <MX_LWIP_Init+0x274>)
 8006318:	f005 fd90 	bl	800be3c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800631c:	4917      	ldr	r1, [pc, #92]	@ (800637c <MX_LWIP_Init+0x278>)
 800631e:	4816      	ldr	r0, [pc, #88]	@ (8006378 <MX_LWIP_Init+0x274>)
 8006320:	f005 fe96 	bl	800c050 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8006324:	2224      	movs	r2, #36	@ 0x24
 8006326:	2100      	movs	r1, #0
 8006328:	4815      	ldr	r0, [pc, #84]	@ (8006380 <MX_LWIP_Init+0x27c>)
 800632a:	f00e fec8 	bl	80150be <memset>
  attributes.name = "EthLink";
 800632e:	4b14      	ldr	r3, [pc, #80]	@ (8006380 <MX_LWIP_Init+0x27c>)
 8006330:	4a14      	ldr	r2, [pc, #80]	@ (8006384 <MX_LWIP_Init+0x280>)
 8006332:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8006334:	4b12      	ldr	r3, [pc, #72]	@ (8006380 <MX_LWIP_Init+0x27c>)
 8006336:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800633a:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800633c:	4b10      	ldr	r3, [pc, #64]	@ (8006380 <MX_LWIP_Init+0x27c>)
 800633e:	2210      	movs	r2, #16
 8006340:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8006342:	4a0f      	ldr	r2, [pc, #60]	@ (8006380 <MX_LWIP_Init+0x27c>)
 8006344:	490c      	ldr	r1, [pc, #48]	@ (8006378 <MX_LWIP_Init+0x274>)
 8006346:	4810      	ldr	r0, [pc, #64]	@ (8006388 <MX_LWIP_Init+0x284>)
 8006348:	f000 fe45 	bl	8006fd6 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */
 /* ETH_CODE: call UNLOCK_TCPIP_CORE after we are done */
  UNLOCK_TCPIP_CORE();
 800634c:	f000 fd4a 	bl	8006de4 <sys_unlock_tcpip_core>
/* USER CODE END 3 */
}
 8006350:	bf00      	nop
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	24000190 	.word	0x24000190
 800635c:	24000194 	.word	0x24000194
 8006360:	24000198 	.word	0x24000198
 8006364:	24000184 	.word	0x24000184
 8006368:	24000188 	.word	0x24000188
 800636c:	2400018c 	.word	0x2400018c
 8006370:	0800ad0d 	.word	0x0800ad0d
 8006374:	080068a5 	.word	0x080068a5
 8006378:	24000150 	.word	0x24000150
 800637c:	0800638d 	.word	0x0800638d
 8006380:	2400019c 	.word	0x2400019c
 8006384:	08015e28 	.word	0x08015e28
 8006388:	08006b55 	.word	0x08006b55

0800638c <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8006394:	bf00      	nop
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <reset_phy>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void reset_phy(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(ETH_RST_GPIO_Port, ETH_RST_Pin, GPIO_PIN_RESET);
 80063a4:	2200      	movs	r2, #0
 80063a6:	2101      	movs	r1, #1
 80063a8:	4807      	ldr	r0, [pc, #28]	@ (80063c8 <reset_phy+0x28>)
 80063aa:	f7fc ff45 	bl	8003238 <HAL_GPIO_WritePin>
  osDelay(55);
 80063ae:	2037      	movs	r0, #55	@ 0x37
 80063b0:	f000 feae 	bl	8007110 <osDelay>
  HAL_GPIO_WritePin(ETH_RST_GPIO_Port, ETH_RST_Pin, GPIO_PIN_SET);
 80063b4:	2201      	movs	r2, #1
 80063b6:	2101      	movs	r1, #1
 80063b8:	4803      	ldr	r0, [pc, #12]	@ (80063c8 <reset_phy+0x28>)
 80063ba:	f7fc ff3d 	bl	8003238 <HAL_GPIO_WritePin>
  osDelay(55);
 80063be:	2037      	movs	r0, #55	@ 0x37
 80063c0:	f000 fea6 	bl	8007110 <osDelay>
}
 80063c4:	bf00      	nop
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	58020800 	.word	0x58020800

080063cc <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 80063d4:	4b04      	ldr	r3, [pc, #16]	@ (80063e8 <HAL_ETH_RxCpltCallback+0x1c>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4618      	mov	r0, r3
 80063da:	f001 f89d 	bl	8007518 <osSemaphoreRelease>
}
 80063de:	bf00      	nop
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	240001c8 	.word	0x240001c8

080063ec <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 80063f4:	4b04      	ldr	r3, [pc, #16]	@ (8006408 <HAL_ETH_TxCpltCallback+0x1c>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f001 f88d 	bl	8007518 <osSemaphoreRelease>
}
 80063fe:	bf00      	nop
 8006400:	3708      	adds	r7, #8
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	240001cc 	.word	0x240001cc

0800640c <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b082      	sub	sp, #8
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f7fb ffd0 	bl	80023ba <HAL_ETH_GetDMAError>
 800641a:	4603      	mov	r3, r0
 800641c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006420:	2b80      	cmp	r3, #128	@ 0x80
 8006422:	d104      	bne.n	800642e <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8006424:	4b04      	ldr	r3, [pc, #16]	@ (8006438 <HAL_ETH_ErrorCallback+0x2c>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4618      	mov	r0, r3
 800642a:	f001 f875 	bl	8007518 <osSemaphoreRelease>
  }
}
 800642e:	bf00      	nop
 8006430:	3708      	adds	r7, #8
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	240001c8 	.word	0x240001c8

0800643c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b0aa      	sub	sp, #168	@ 0xa8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8006444:	2300      	movs	r3, #0
 8006446:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800644a:	2300      	movs	r3, #0
 800644c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 8006450:	2300      	movs	r3, #0
 8006452:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 8006456:	f107 0310 	add.w	r3, r7, #16
 800645a:	2264      	movs	r2, #100	@ 0x64
 800645c:	2100      	movs	r1, #0
 800645e:	4618      	mov	r0, r3
 8006460:	f00e fe2d 	bl	80150be <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8006464:	4b8a      	ldr	r3, [pc, #552]	@ (8006690 <low_level_init+0x254>)
 8006466:	4a8b      	ldr	r2, [pc, #556]	@ (8006694 <low_level_init+0x258>)
 8006468:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800646a:	2300      	movs	r3, #0
 800646c:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800646e:	2380      	movs	r3, #128	@ 0x80
 8006470:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8006472:	23e1      	movs	r3, #225	@ 0xe1
 8006474:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8006476:	2300      	movs	r3, #0
 8006478:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800647a:	2300      	movs	r3, #0
 800647c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800647e:	2300      	movs	r3, #0
 8006480:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8006482:	4a83      	ldr	r2, [pc, #524]	@ (8006690 <low_level_init+0x254>)
 8006484:	f107 0308 	add.w	r3, r7, #8
 8006488:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800648a:	4b81      	ldr	r3, [pc, #516]	@ (8006690 <low_level_init+0x254>)
 800648c:	2201      	movs	r2, #1
 800648e:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8006490:	4b7f      	ldr	r3, [pc, #508]	@ (8006690 <low_level_init+0x254>)
 8006492:	4a81      	ldr	r2, [pc, #516]	@ (8006698 <low_level_init+0x25c>)
 8006494:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8006496:	4b7e      	ldr	r3, [pc, #504]	@ (8006690 <low_level_init+0x254>)
 8006498:	4a80      	ldr	r2, [pc, #512]	@ (800669c <low_level_init+0x260>)
 800649a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800649c:	4b7c      	ldr	r3, [pc, #496]	@ (8006690 <low_level_init+0x254>)
 800649e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80064a2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80064a4:	487a      	ldr	r0, [pc, #488]	@ (8006690 <low_level_init+0x254>)
 80064a6:	f7fa ffaf 	bl	8001408 <HAL_ETH_Init>
 80064aa:	4603      	mov	r3, r0
 80064ac:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80064b0:	2238      	movs	r2, #56	@ 0x38
 80064b2:	2100      	movs	r1, #0
 80064b4:	487a      	ldr	r0, [pc, #488]	@ (80066a0 <low_level_init+0x264>)
 80064b6:	f00e fe02 	bl	80150be <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80064ba:	4b79      	ldr	r3, [pc, #484]	@ (80066a0 <low_level_init+0x264>)
 80064bc:	2221      	movs	r2, #33	@ 0x21
 80064be:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80064c0:	4b77      	ldr	r3, [pc, #476]	@ (80066a0 <low_level_init+0x264>)
 80064c2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80064c6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80064c8:	4b75      	ldr	r3, [pc, #468]	@ (80066a0 <low_level_init+0x264>)
 80064ca:	2200      	movs	r2, #0
 80064cc:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 80064ce:	4875      	ldr	r0, [pc, #468]	@ (80066a4 <low_level_init+0x268>)
 80064d0:	f005 f9a8 	bl	800b824 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2206      	movs	r2, #6
 80064d8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80064dc:	4b6c      	ldr	r3, [pc, #432]	@ (8006690 <low_level_init+0x254>)
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	781a      	ldrb	r2, [r3, #0]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80064e8:	4b69      	ldr	r3, [pc, #420]	@ (8006690 <low_level_init+0x254>)
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	785a      	ldrb	r2, [r3, #1]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80064f4:	4b66      	ldr	r3, [pc, #408]	@ (8006690 <low_level_init+0x254>)
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	789a      	ldrb	r2, [r3, #2]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8006500:	4b63      	ldr	r3, [pc, #396]	@ (8006690 <low_level_init+0x254>)
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	78da      	ldrb	r2, [r3, #3]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800650c:	4b60      	ldr	r3, [pc, #384]	@ (8006690 <low_level_init+0x254>)
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	791a      	ldrb	r2, [r3, #4]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8006518:	4b5d      	ldr	r3, [pc, #372]	@ (8006690 <low_level_init+0x254>)
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	795a      	ldrb	r2, [r3, #5]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800652a:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006532:	f043 030a 	orr.w	r3, r3, #10
 8006536:	b2da      	uxtb	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800653e:	2200      	movs	r2, #0
 8006540:	2100      	movs	r1, #0
 8006542:	2001      	movs	r0, #1
 8006544:	f000 ff0d 	bl	8007362 <osSemaphoreNew>
 8006548:	4603      	mov	r3, r0
 800654a:	4a57      	ldr	r2, [pc, #348]	@ (80066a8 <low_level_init+0x26c>)
 800654c:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800654e:	2200      	movs	r2, #0
 8006550:	2100      	movs	r1, #0
 8006552:	2001      	movs	r0, #1
 8006554:	f000 ff05 	bl	8007362 <osSemaphoreNew>
 8006558:	4603      	mov	r3, r0
 800655a:	4a54      	ldr	r2, [pc, #336]	@ (80066ac <low_level_init+0x270>)
 800655c:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800655e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8006562:	2224      	movs	r2, #36	@ 0x24
 8006564:	2100      	movs	r1, #0
 8006566:	4618      	mov	r0, r3
 8006568:	f00e fda9 	bl	80150be <memset>
  attributes.name = "EthIf";
 800656c:	4b50      	ldr	r3, [pc, #320]	@ (80066b0 <low_level_init+0x274>)
 800656e:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8006570:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8006574:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 8006578:	2330      	movs	r3, #48	@ 0x30
 800657a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800657e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8006582:	461a      	mov	r2, r3
 8006584:	6879      	ldr	r1, [r7, #4]
 8006586:	484b      	ldr	r0, [pc, #300]	@ (80066b4 <low_level_init+0x278>)
 8006588:	f000 fd25 	bl	8006fd6 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN PHY_PRE_CONFIG */
reset_phy();
 800658c:	f7ff ff08 	bl	80063a0 <reset_phy>
/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8006590:	4949      	ldr	r1, [pc, #292]	@ (80066b8 <low_level_init+0x27c>)
 8006592:	484a      	ldr	r0, [pc, #296]	@ (80066bc <low_level_init+0x280>)
 8006594:	f7fa fc5d 	bl	8000e52 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8006598:	4848      	ldr	r0, [pc, #288]	@ (80066bc <low_level_init+0x280>)
 800659a:	f7fa fc8c 	bl	8000eb6 <LAN8742_Init>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d006      	beq.n	80065b2 <low_level_init+0x176>
  {
    netif_set_link_down(netif);
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f005 fd21 	bl	800bfec <netif_set_link_down>
    netif_set_down(netif);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f005 fcb4 	bl	800bf18 <netif_set_down>
 80065b0:	e06b      	b.n	800668a <low_level_init+0x24e>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 80065b2:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d165      	bne.n	8006686 <low_level_init+0x24a>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80065ba:	4840      	ldr	r0, [pc, #256]	@ (80066bc <low_level_init+0x280>)
 80065bc:	f7fa fcc8 	bl	8000f50 <LAN8742_GetLinkState>
 80065c0:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 80065c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	dc06      	bgt.n	80065da <low_level_init+0x19e>
    {
      netif_set_link_down(netif);
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f005 fd0d 	bl	800bfec <netif_set_link_down>
      netif_set_down(netif);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f005 fca0 	bl	800bf18 <netif_set_down>
 80065d8:	e057      	b.n	800668a <low_level_init+0x24e>
    }
    else
    {
      switch (PHYLinkState)
 80065da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065de:	3b02      	subs	r3, #2
 80065e0:	2b03      	cmp	r3, #3
 80065e2:	d82b      	bhi.n	800663c <low_level_init+0x200>
 80065e4:	a201      	add	r2, pc, #4	@ (adr r2, 80065ec <low_level_init+0x1b0>)
 80065e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ea:	bf00      	nop
 80065ec:	080065fd 	.word	0x080065fd
 80065f0:	0800660f 	.word	0x0800660f
 80065f4:	0800661f 	.word	0x0800661f
 80065f8:	0800662f 	.word	0x0800662f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 80065fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006600:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8006604:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006608:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800660c:	e01f      	b.n	800664e <low_level_init+0x212>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800660e:	2300      	movs	r3, #0
 8006610:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8006614:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006618:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800661c:	e017      	b.n	800664e <low_level_init+0x212>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800661e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006622:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8006626:	2300      	movs	r3, #0
 8006628:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800662c:	e00f      	b.n	800664e <low_level_init+0x212>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800662e:	2300      	movs	r3, #0
 8006630:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8006634:	2300      	movs	r3, #0
 8006636:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800663a:	e008      	b.n	800664e <low_level_init+0x212>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800663c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006640:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8006644:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006648:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800664c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800664e:	f107 0310 	add.w	r3, r7, #16
 8006652:	4619      	mov	r1, r3
 8006654:	480e      	ldr	r0, [pc, #56]	@ (8006690 <low_level_init+0x254>)
 8006656:	f7fb fc65 	bl	8001f24 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800665a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800665e:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 8006660:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006664:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8006666:	f107 0310 	add.w	r3, r7, #16
 800666a:	4619      	mov	r1, r3
 800666c:	4808      	ldr	r0, [pc, #32]	@ (8006690 <low_level_init+0x254>)
 800666e:	f7fb fe2d 	bl	80022cc <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 8006672:	4807      	ldr	r0, [pc, #28]	@ (8006690 <low_level_init+0x254>)
 8006674:	f7fa ffc6 	bl	8001604 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f005 fbdf 	bl	800be3c <netif_set_up>
    netif_set_link_up(netif);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f005 fc7e 	bl	800bf80 <netif_set_link_up>
 8006684:	e001      	b.n	800668a <low_level_init+0x24e>
    }

  }
  else
  {
    Error_Handler();
 8006686:	f7fa f8c1 	bl	800080c <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800668a:	37a8      	adds	r7, #168	@ 0xa8
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	240001d0 	.word	0x240001d0
 8006694:	40028000 	.word	0x40028000
 8006698:	30040060 	.word	0x30040060
 800669c:	30040000 	.word	0x30040000
 80066a0:	24000280 	.word	0x24000280
 80066a4:	080189ac 	.word	0x080189ac
 80066a8:	240001c8 	.word	0x240001c8
 80066ac:	240001cc 	.word	0x240001cc
 80066b0:	08015e30 	.word	0x08015e30
 80066b4:	08006851 	.word	0x08006851
 80066b8:	24000010 	.word	0x24000010
 80066bc:	240002b8 	.word	0x240002b8

080066c0 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b092      	sub	sp, #72	@ 0x48
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 80066ca:	2300      	movs	r3, #0
 80066cc:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 80066ce:	2300      	movs	r3, #0
 80066d0:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 80066d8:	f107 030c 	add.w	r3, r7, #12
 80066dc:	2230      	movs	r2, #48	@ 0x30
 80066de:	2100      	movs	r1, #0
 80066e0:	4618      	mov	r0, r3
 80066e2:	f00e fcec 	bl	80150be <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 80066e6:	f107 030c 	add.w	r3, r7, #12
 80066ea:	2230      	movs	r2, #48	@ 0x30
 80066ec:	2100      	movs	r1, #0
 80066ee:	4618      	mov	r0, r3
 80066f0:	f00e fce5 	bl	80150be <memset>

  for(q = p; q != NULL; q = q->next)
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80066f8:	e045      	b.n	8006786 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 80066fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066fc:	2b03      	cmp	r3, #3
 80066fe:	d902      	bls.n	8006706 <low_level_output+0x46>
      return ERR_IF;
 8006700:	f06f 030b 	mvn.w	r3, #11
 8006704:	e07f      	b.n	8006806 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 8006706:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006708:	6859      	ldr	r1, [r3, #4]
 800670a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800670c:	4613      	mov	r3, r2
 800670e:	005b      	lsls	r3, r3, #1
 8006710:	4413      	add	r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	3348      	adds	r3, #72	@ 0x48
 8006716:	443b      	add	r3, r7
 8006718:	3b3c      	subs	r3, #60	@ 0x3c
 800671a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800671c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800671e:	895b      	ldrh	r3, [r3, #10]
 8006720:	4619      	mov	r1, r3
 8006722:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006724:	4613      	mov	r3, r2
 8006726:	005b      	lsls	r3, r3, #1
 8006728:	4413      	add	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	3348      	adds	r3, #72	@ 0x48
 800672e:	443b      	add	r3, r7
 8006730:	3b38      	subs	r3, #56	@ 0x38
 8006732:	6019      	str	r1, [r3, #0]

    if(i>0)
 8006734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006736:	2b00      	cmp	r3, #0
 8006738:	d011      	beq.n	800675e <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800673a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800673c:	1e5a      	subs	r2, r3, #1
 800673e:	f107 000c 	add.w	r0, r7, #12
 8006742:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006744:	460b      	mov	r3, r1
 8006746:	005b      	lsls	r3, r3, #1
 8006748:	440b      	add	r3, r1
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	18c1      	adds	r1, r0, r3
 800674e:	4613      	mov	r3, r2
 8006750:	005b      	lsls	r3, r3, #1
 8006752:	4413      	add	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	3348      	adds	r3, #72	@ 0x48
 8006758:	443b      	add	r3, r7
 800675a:	3b34      	subs	r3, #52	@ 0x34
 800675c:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800675e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d109      	bne.n	800677a <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 8006766:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006768:	4613      	mov	r3, r2
 800676a:	005b      	lsls	r3, r3, #1
 800676c:	4413      	add	r3, r2
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	3348      	adds	r3, #72	@ 0x48
 8006772:	443b      	add	r3, r7
 8006774:	3b34      	subs	r3, #52	@ 0x34
 8006776:	2200      	movs	r2, #0
 8006778:	601a      	str	r2, [r3, #0]
    }

    i++;
 800677a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800677c:	3301      	adds	r3, #1
 800677e:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8006780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	643b      	str	r3, [r7, #64]	@ 0x40
 8006786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1b6      	bne.n	80066fa <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	891b      	ldrh	r3, [r3, #8]
 8006790:	461a      	mov	r2, r3
 8006792:	4b1f      	ldr	r3, [pc, #124]	@ (8006810 <low_level_output+0x150>)
 8006794:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8006796:	4a1e      	ldr	r2, [pc, #120]	@ (8006810 <low_level_output+0x150>)
 8006798:	f107 030c 	add.w	r3, r7, #12
 800679c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800679e:	4a1c      	ldr	r2, [pc, #112]	@ (8006810 <low_level_output+0x150>)
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 80067a4:	6838      	ldr	r0, [r7, #0]
 80067a6:	f006 f8a5 	bl	800c8f4 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 80067aa:	4919      	ldr	r1, [pc, #100]	@ (8006810 <low_level_output+0x150>)
 80067ac:	4819      	ldr	r0, [pc, #100]	@ (8006814 <low_level_output+0x154>)
 80067ae:	f7fb f815 	bl	80017dc <HAL_ETH_Transmit_IT>
 80067b2:	4603      	mov	r3, r0
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d103      	bne.n	80067c0 <low_level_output+0x100>
    {
      errval = ERR_OK;
 80067b8:	2300      	movs	r3, #0
 80067ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80067be:	e01b      	b.n	80067f8 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 80067c0:	4814      	ldr	r0, [pc, #80]	@ (8006814 <low_level_output+0x154>)
 80067c2:	f7fb fded 	bl	80023a0 <HAL_ETH_GetError>
 80067c6:	4603      	mov	r3, r0
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00d      	beq.n	80067ec <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 80067d0:	4b11      	ldr	r3, [pc, #68]	@ (8006818 <low_level_output+0x158>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80067d8:	4618      	mov	r0, r3
 80067da:	f000 fe4b 	bl	8007474 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 80067de:	480d      	ldr	r0, [pc, #52]	@ (8006814 <low_level_output+0x154>)
 80067e0:	f7fb f983 	bl	8001aea <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 80067e4:	23fe      	movs	r3, #254	@ 0xfe
 80067e6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80067ea:	e005      	b.n	80067f8 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 80067ec:	6838      	ldr	r0, [r7, #0]
 80067ee:	f005 ffdb 	bl	800c7a8 <pbuf_free>
        errval =  ERR_IF;
 80067f2:	23f4      	movs	r3, #244	@ 0xf4
 80067f4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 80067f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80067fc:	f113 0f02 	cmn.w	r3, #2
 8006800:	d0d3      	beq.n	80067aa <low_level_output+0xea>

  return errval;
 8006802:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8006806:	4618      	mov	r0, r3
 8006808:	3748      	adds	r7, #72	@ 0x48
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	24000280 	.word	0x24000280
 8006814:	240001d0 	.word	0x240001d0
 8006818:	240001cc 	.word	0x240001cc

0800681c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b084      	sub	sp, #16
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8006824:	2300      	movs	r3, #0
 8006826:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8006828:	4b07      	ldr	r3, [pc, #28]	@ (8006848 <low_level_input+0x2c>)
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d105      	bne.n	800683c <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8006830:	f107 030c 	add.w	r3, r7, #12
 8006834:	4619      	mov	r1, r3
 8006836:	4805      	ldr	r0, [pc, #20]	@ (800684c <low_level_input+0x30>)
 8006838:	f7fb f821 	bl	800187e <HAL_ETH_ReadData>
  }

  return p;
 800683c:	68fb      	ldr	r3, [r7, #12]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	240001c4 	.word	0x240001c4
 800684c:	240001d0 	.word	0x240001d0

08006850 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8006858:	2300      	movs	r3, #0
 800685a:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8006860:	4b0f      	ldr	r3, [pc, #60]	@ (80068a0 <ethernetif_input+0x50>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f04f 31ff 	mov.w	r1, #4294967295
 8006868:	4618      	mov	r0, r3
 800686a:	f000 fe03 	bl	8007474 <osSemaphoreAcquire>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d1f5      	bne.n	8006860 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 8006874:	68b8      	ldr	r0, [r7, #8]
 8006876:	f7ff ffd1 	bl	800681c <low_level_input>
 800687a:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00a      	beq.n	8006898 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	68b9      	ldr	r1, [r7, #8]
 8006888:	68f8      	ldr	r0, [r7, #12]
 800688a:	4798      	blx	r3
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d002      	beq.n	8006898 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f005 ff88 	bl	800c7a8 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d1ea      	bne.n	8006874 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800689e:	e7df      	b.n	8006860 <ethernetif_input+0x10>
 80068a0:	240001c8 	.word	0x240001c8

080068a4 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d106      	bne.n	80068c0 <ethernetif_init+0x1c>
 80068b2:	4b0e      	ldr	r3, [pc, #56]	@ (80068ec <ethernetif_init+0x48>)
 80068b4:	f240 223d 	movw	r2, #573	@ 0x23d
 80068b8:	490d      	ldr	r1, [pc, #52]	@ (80068f0 <ethernetif_init+0x4c>)
 80068ba:	480e      	ldr	r0, [pc, #56]	@ (80068f4 <ethernetif_init+0x50>)
 80068bc:	f00e fb9a 	bl	8014ff4 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2273      	movs	r2, #115	@ 0x73
 80068c4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2274      	movs	r2, #116	@ 0x74
 80068cc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a09      	ldr	r2, [pc, #36]	@ (80068f8 <ethernetif_init+0x54>)
 80068d4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a08      	ldr	r2, [pc, #32]	@ (80068fc <ethernetif_init+0x58>)
 80068da:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f7ff fdad 	bl	800643c <low_level_init>

  return ERR_OK;
 80068e2:	2300      	movs	r3, #0
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3708      	adds	r7, #8
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	08015e38 	.word	0x08015e38
 80068f0:	08015e54 	.word	0x08015e54
 80068f4:	08015e64 	.word	0x08015e64
 80068f8:	08012ebd 	.word	0x08012ebd
 80068fc:	080066c1 	.word	0x080066c1

08006900 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800690c:	68f9      	ldr	r1, [r7, #12]
 800690e:	4809      	ldr	r0, [pc, #36]	@ (8006934 <pbuf_free_custom+0x34>)
 8006910:	f005 f878 	bl	800ba04 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8006914:	4b08      	ldr	r3, [pc, #32]	@ (8006938 <pbuf_free_custom+0x38>)
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	2b01      	cmp	r3, #1
 800691a:	d107      	bne.n	800692c <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800691c:	4b06      	ldr	r3, [pc, #24]	@ (8006938 <pbuf_free_custom+0x38>)
 800691e:	2200      	movs	r2, #0
 8006920:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8006922:	4b06      	ldr	r3, [pc, #24]	@ (800693c <pbuf_free_custom+0x3c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4618      	mov	r0, r3
 8006928:	f000 fdf6 	bl	8007518 <osSemaphoreRelease>
  }
}
 800692c:	bf00      	nop
 800692e:	3710      	adds	r7, #16
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}
 8006934:	080189ac 	.word	0x080189ac
 8006938:	240001c4 	.word	0x240001c4
 800693c:	240001c8 	.word	0x240001c8

08006940 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8006944:	f7fa fbdc 	bl	8001100 <HAL_GetTick>
 8006948:	4603      	mov	r3, r0
}
 800694a:	4618      	mov	r0, r3
 800694c:	bd80      	pop	{r7, pc}
	...

08006950 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b08e      	sub	sp, #56	@ 0x38
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006958:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800695c:	2200      	movs	r2, #0
 800695e:	601a      	str	r2, [r3, #0]
 8006960:	605a      	str	r2, [r3, #4]
 8006962:	609a      	str	r2, [r3, #8]
 8006964:	60da      	str	r2, [r3, #12]
 8006966:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a4d      	ldr	r2, [pc, #308]	@ (8006aa4 <HAL_ETH_MspInit+0x154>)
 800696e:	4293      	cmp	r3, r2
 8006970:	f040 8093 	bne.w	8006a9a <HAL_ETH_MspInit+0x14a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8006974:	4b4c      	ldr	r3, [pc, #304]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 8006976:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800697a:	4a4b      	ldr	r2, [pc, #300]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 800697c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006980:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006984:	4b48      	ldr	r3, [pc, #288]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 8006986:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800698a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800698e:	623b      	str	r3, [r7, #32]
 8006990:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8006992:	4b45      	ldr	r3, [pc, #276]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 8006994:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006998:	4a43      	ldr	r2, [pc, #268]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 800699a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800699e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80069a2:	4b41      	ldr	r3, [pc, #260]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80069a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069ac:	61fb      	str	r3, [r7, #28]
 80069ae:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80069b0:	4b3d      	ldr	r3, [pc, #244]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80069b6:	4a3c      	ldr	r2, [pc, #240]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069bc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80069c0:	4b39      	ldr	r3, [pc, #228]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80069c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069ca:	61bb      	str	r3, [r7, #24]
 80069cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80069ce:	4b36      	ldr	r3, [pc, #216]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069d4:	4a34      	ldr	r2, [pc, #208]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069d6:	f043 0304 	orr.w	r3, r3, #4
 80069da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80069de:	4b32      	ldr	r3, [pc, #200]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069e4:	f003 0304 	and.w	r3, r3, #4
 80069e8:	617b      	str	r3, [r7, #20]
 80069ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069ec:	4b2e      	ldr	r3, [pc, #184]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069f2:	4a2d      	ldr	r2, [pc, #180]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069f4:	f043 0301 	orr.w	r3, r3, #1
 80069f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80069fc:	4b2a      	ldr	r3, [pc, #168]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 80069fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a02:	f003 0301 	and.w	r3, r3, #1
 8006a06:	613b      	str	r3, [r7, #16]
 8006a08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a0a:	4b27      	ldr	r3, [pc, #156]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 8006a0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a10:	4a25      	ldr	r2, [pc, #148]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 8006a12:	f043 0302 	orr.w	r3, r3, #2
 8006a16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006a1a:	4b23      	ldr	r3, [pc, #140]	@ (8006aa8 <HAL_ETH_MspInit+0x158>)
 8006a1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a20:	f003 0302 	and.w	r3, r3, #2
 8006a24:	60fb      	str	r3, [r7, #12]
 8006a26:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8006a28:	2332      	movs	r3, #50	@ 0x32
 8006a2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a2c:	2302      	movs	r3, #2
 8006a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a30:	2300      	movs	r3, #0
 8006a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a34:	2303      	movs	r3, #3
 8006a36:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006a38:	230b      	movs	r3, #11
 8006a3a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a40:	4619      	mov	r1, r3
 8006a42:	481a      	ldr	r0, [pc, #104]	@ (8006aac <HAL_ETH_MspInit+0x15c>)
 8006a44:	f7fc fa48 	bl	8002ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8006a48:	2386      	movs	r3, #134	@ 0x86
 8006a4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a50:	2300      	movs	r3, #0
 8006a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a54:	2303      	movs	r3, #3
 8006a56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006a58:	230b      	movs	r3, #11
 8006a5a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a60:	4619      	mov	r1, r3
 8006a62:	4813      	ldr	r0, [pc, #76]	@ (8006ab0 <HAL_ETH_MspInit+0x160>)
 8006a64:	f7fc fa38 	bl	8002ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8006a68:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8006a6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a6e:	2302      	movs	r3, #2
 8006a70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a72:	2300      	movs	r3, #0
 8006a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a76:	2303      	movs	r3, #3
 8006a78:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006a7a:	230b      	movs	r3, #11
 8006a7c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a82:	4619      	mov	r1, r3
 8006a84:	480b      	ldr	r0, [pc, #44]	@ (8006ab4 <HAL_ETH_MspInit+0x164>)
 8006a86:	f7fc fa27 	bl	8002ed8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	2105      	movs	r1, #5
 8006a8e:	203d      	movs	r0, #61	@ 0x3d
 8006a90:	f7fa fc1a 	bl	80012c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8006a94:	203d      	movs	r0, #61	@ 0x3d
 8006a96:	f7fa fc31 	bl	80012fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8006a9a:	bf00      	nop
 8006a9c:	3738      	adds	r7, #56	@ 0x38
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	40028000 	.word	0x40028000
 8006aa8:	58024400 	.word	0x58024400
 8006aac:	58020800 	.word	0x58020800
 8006ab0:	58020000 	.word	0x58020000
 8006ab4:	58020400 	.word	0x58020400

08006ab8 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8006abc:	4802      	ldr	r0, [pc, #8]	@ (8006ac8 <ETH_PHY_IO_Init+0x10>)
 8006abe:	f7fb fc1f 	bl	8002300 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	bd80      	pop	{r7, pc}
 8006ac8:	240001d0 	.word	0x240001d0

08006acc <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8006acc:	b480      	push	{r7}
 8006ace:	af00      	add	r7, sp, #0
  return 0;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr

08006adc <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b084      	sub	sp, #16
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	68f9      	ldr	r1, [r7, #12]
 8006aee:	4807      	ldr	r0, [pc, #28]	@ (8006b0c <ETH_PHY_IO_ReadReg+0x30>)
 8006af0:	f7fb f970 	bl	8001dd4 <HAL_ETH_ReadPHYRegister>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d002      	beq.n	8006b00 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8006afa:	f04f 33ff 	mov.w	r3, #4294967295
 8006afe:	e000      	b.n	8006b02 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3710      	adds	r7, #16
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	240001d0 	.word	0x240001d0

08006b10 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	68f9      	ldr	r1, [r7, #12]
 8006b22:	4807      	ldr	r0, [pc, #28]	@ (8006b40 <ETH_PHY_IO_WriteReg+0x30>)
 8006b24:	f7fb f9aa 	bl	8001e7c <HAL_ETH_WritePHYRegister>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d002      	beq.n	8006b34 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8006b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b32:	e000      	b.n	8006b36 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3710      	adds	r7, #16
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	240001d0 	.word	0x240001d0

08006b44 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8006b48:	f7fa fada 	bl	8001100 <HAL_GetTick>
 8006b4c:	4603      	mov	r3, r0
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	bd80      	pop	{r7, pc}
	...

08006b54 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b0a0      	sub	sp, #128	@ 0x80
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8006b5c:	f107 0308 	add.w	r3, r7, #8
 8006b60:	2264      	movs	r2, #100	@ 0x64
 8006b62:	2100      	movs	r1, #0
 8006b64:	4618      	mov	r0, r3
 8006b66:	f00e faaa 	bl	80150be <memset>
  int32_t PHYLinkState = 0;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006b72:	2300      	movs	r3, #0
 8006b74:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b76:	2300      	movs	r3, #0
 8006b78:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   * This trick allows to keep this change through
   * code re-generation by STM32CubeMX
   */
#define HAL_ETH_Start HAL_ETH_Start_IT
  /* ETH_CODE: workaround to call LOCK_TCPIP_CORE when accessing netif link functions*/
  LOCK_TCPIP_CORE();
 8006b7e:	f000 f921 	bl	8006dc4 <sys_lock_tcpip_core>
/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8006b82:	483c      	ldr	r0, [pc, #240]	@ (8006c74 <ethernet_link_thread+0x120>)
 8006b84:	f7fa f9e4 	bl	8000f50 <LAN8742_GetLinkState>
 8006b88:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8006b8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b8c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006b90:	089b      	lsrs	r3, r3, #2
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d00c      	beq.n	8006bb6 <ethernet_link_thread+0x62>
 8006b9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	dc09      	bgt.n	8006bb6 <ethernet_link_thread+0x62>
  {
    HAL_ETH_Stop_IT(&heth);
 8006ba2:	4835      	ldr	r0, [pc, #212]	@ (8006c78 <ethernet_link_thread+0x124>)
 8006ba4:	f7fa fda2 	bl	80016ec <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8006ba8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006baa:	f005 f9b5 	bl	800bf18 <netif_set_down>
    netif_set_link_down(netif);
 8006bae:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006bb0:	f005 fa1c 	bl	800bfec <netif_set_link_down>
 8006bb4:	e055      	b.n	8006c62 <ethernet_link_thread+0x10e>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8006bb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bb8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006bbc:	f003 0304 	and.w	r3, r3, #4
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d14e      	bne.n	8006c62 <ethernet_link_thread+0x10e>
 8006bc4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	dd4b      	ble.n	8006c62 <ethernet_link_thread+0x10e>
  {
    switch (PHYLinkState)
 8006bca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006bcc:	3b02      	subs	r3, #2
 8006bce:	2b03      	cmp	r3, #3
 8006bd0:	d82a      	bhi.n	8006c28 <ethernet_link_thread+0xd4>
 8006bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd8 <ethernet_link_thread+0x84>)
 8006bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd8:	08006be9 	.word	0x08006be9
 8006bdc:	08006bfb 	.word	0x08006bfb
 8006be0:	08006c0b 	.word	0x08006c0b
 8006be4:	08006c1b 	.word	0x08006c1b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8006be8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006bec:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8006bee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006bf2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006bf8:	e017      	b.n	8006c2a <ethernet_link_thread+0xd6>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8006bfe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006c02:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006c04:	2301      	movs	r3, #1
 8006c06:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006c08:	e00f      	b.n	8006c2a <ethernet_link_thread+0xd6>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8006c0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006c0e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8006c10:	2300      	movs	r3, #0
 8006c12:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006c14:	2301      	movs	r3, #1
 8006c16:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006c18:	e007      	b.n	8006c2a <ethernet_link_thread+0xd6>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006c22:	2301      	movs	r3, #1
 8006c24:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006c26:	e000      	b.n	8006c2a <ethernet_link_thread+0xd6>
    default:
      break;
 8006c28:	bf00      	nop
    }

    if(linkchanged)
 8006c2a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d018      	beq.n	8006c62 <ethernet_link_thread+0x10e>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8006c30:	f107 0308 	add.w	r3, r7, #8
 8006c34:	4619      	mov	r1, r3
 8006c36:	4810      	ldr	r0, [pc, #64]	@ (8006c78 <ethernet_link_thread+0x124>)
 8006c38:	f7fb f974 	bl	8001f24 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8006c3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c3e:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8006c40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c42:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8006c44:	f107 0308 	add.w	r3, r7, #8
 8006c48:	4619      	mov	r1, r3
 8006c4a:	480b      	ldr	r0, [pc, #44]	@ (8006c78 <ethernet_link_thread+0x124>)
 8006c4c:	f7fb fb3e 	bl	80022cc <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8006c50:	4809      	ldr	r0, [pc, #36]	@ (8006c78 <ethernet_link_thread+0x124>)
 8006c52:	f7fa fcd7 	bl	8001604 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8006c56:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006c58:	f005 f8f0 	bl	800be3c <netif_set_up>
      netif_set_link_up(netif);
 8006c5c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006c5e:	f005 f98f 	bl	800bf80 <netif_set_link_up>
    }
  }

/* USER CODE BEGIN ETH link Thread core code for User BSP */
 /* ETH_CODE: workaround to call LOCK_TCPIP_CORE when accessing netif link functions*/
  UNLOCK_TCPIP_CORE();
 8006c62:	f000 f8bf 	bl	8006de4 <sys_unlock_tcpip_core>
  osDelay(100);
 8006c66:	2064      	movs	r0, #100	@ 0x64
 8006c68:	f000 fa52 	bl	8007110 <osDelay>
  LOCK_TCPIP_CORE();
 8006c6c:	f000 f8aa 	bl	8006dc4 <sys_lock_tcpip_core>
  continue; /* skip next osDelay */
 8006c70:	bf00      	nop
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8006c72:	e786      	b.n	8006b82 <ethernet_link_thread+0x2e>
 8006c74:	240002b8 	.word	0x240002b8
 8006c78:	240001d0 	.word	0x240001d0

08006c7c <HAL_ETH_RxAllocateCallback>:
    osDelay(100);
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b086      	sub	sp, #24
 8006c80:	af02      	add	r7, sp, #8
 8006c82:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8006c84:	4812      	ldr	r0, [pc, #72]	@ (8006cd0 <HAL_ETH_RxAllocateCallback+0x54>)
 8006c86:	f004 fe49 	bl	800b91c <memp_malloc_pool>
 8006c8a:	60f8      	str	r0, [r7, #12]
  if (p)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d014      	beq.n	8006cbc <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f103 0220 	add.w	r2, r3, #32
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	4a0d      	ldr	r2, [pc, #52]	@ (8006cd4 <HAL_ETH_RxAllocateCallback+0x58>)
 8006ca0:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8006caa:	9201      	str	r2, [sp, #4]
 8006cac:	9300      	str	r3, [sp, #0]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2241      	movs	r2, #65	@ 0x41
 8006cb2:	2100      	movs	r1, #0
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	f005 fbbf 	bl	800c438 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8006cba:	e005      	b.n	8006cc8 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8006cbc:	4b06      	ldr	r3, [pc, #24]	@ (8006cd8 <HAL_ETH_RxAllocateCallback+0x5c>)
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	601a      	str	r2, [r3, #0]
}
 8006cc8:	bf00      	nop
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	080189ac 	.word	0x080189ac
 8006cd4:	08006901 	.word	0x08006901
 8006cd8:	240001c4 	.word	0x240001c4

08006cdc <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b08d      	sub	sp, #52	@ 0x34
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]
 8006ce8:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	3b20      	subs	r3, #32
 8006cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 8006cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cfe:	2200      	movs	r2, #0
 8006d00:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8006d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d04:	2200      	movs	r2, #0
 8006d06:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8006d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0a:	887a      	ldrh	r2, [r7, #2]
 8006d0c:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8006d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d103      	bne.n	8006d1e <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8006d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d1a:	601a      	str	r2, [r3, #0]
 8006d1c:	e003      	b.n	8006d26 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d24:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8006d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d2a:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8006d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d32:	e009      	b.n	8006d48 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8006d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d36:	891a      	ldrh	r2, [r3, #8]
 8006d38:	887b      	ldrh	r3, [r7, #2]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	b29a      	uxth	r2, r3
 8006d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d40:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8006d42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1f2      	bne.n	8006d34 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8006d4e:	887b      	ldrh	r3, [r7, #2]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	623a      	str	r2, [r7, #32]
 8006d54:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	dd1d      	ble.n	8006d98 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8006d5c:	6a3b      	ldr	r3, [r7, #32]
 8006d5e:	f003 021f 	and.w	r2, r3, #31
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	4413      	add	r3, r2
 8006d66:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8006d68:	6a3b      	ldr	r3, [r7, #32]
 8006d6a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8006d6c:	f3bf 8f4f 	dsb	sy
}
 8006d70:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8006d72:	4a0d      	ldr	r2, [pc, #52]	@ (8006da8 <HAL_ETH_RxLinkCallback+0xcc>)
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	3320      	adds	r3, #32
 8006d7e:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	3b20      	subs	r3, #32
 8006d84:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	dcf2      	bgt.n	8006d72 <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 8006d8c:	f3bf 8f4f 	dsb	sy
}
 8006d90:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006d92:	f3bf 8f6f 	isb	sy
}
 8006d96:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8006d98:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 8006d9a:	bf00      	nop
 8006d9c:	3734      	adds	r7, #52	@ 0x34
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	e000ed00 	.word	0xe000ed00

08006dac <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f005 fcf7 	bl	800c7a8 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8006dba:	bf00      	nop
 8006dbc:	3708      	adds	r7, #8
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
	...

08006dc4 <sys_lock_tcpip_core>:
/* ETH_CODE: add functions needed for proper multithreading support and check */

static osThreadId_t lwip_core_lock_holder_thread_id;
static osThreadId_t lwip_tcpip_thread_id;

void sys_lock_tcpip_core(void){
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	af00      	add	r7, sp, #0
	sys_mutex_lock(&lock_tcpip_core);
 8006dc8:	4804      	ldr	r0, [pc, #16]	@ (8006ddc <sys_lock_tcpip_core+0x18>)
 8006dca:	f00d ffb9 	bl	8014d40 <sys_mutex_lock>
	lwip_core_lock_holder_thread_id = osThreadGetId();
 8006dce:	f000 f994 	bl	80070fa <osThreadGetId>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	4a02      	ldr	r2, [pc, #8]	@ (8006de0 <sys_lock_tcpip_core+0x1c>)
 8006dd6:	6013      	str	r3, [r2, #0]
}
 8006dd8:	bf00      	nop
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	24004c3c 	.word	0x24004c3c
 8006de0:	240002d8 	.word	0x240002d8

08006de4 <sys_unlock_tcpip_core>:

void sys_unlock_tcpip_core(void){
 8006de4:	b580      	push	{r7, lr}
 8006de6:	af00      	add	r7, sp, #0
	lwip_core_lock_holder_thread_id = 0;
 8006de8:	4b03      	ldr	r3, [pc, #12]	@ (8006df8 <sys_unlock_tcpip_core+0x14>)
 8006dea:	2200      	movs	r2, #0
 8006dec:	601a      	str	r2, [r3, #0]
	sys_mutex_unlock(&lock_tcpip_core);
 8006dee:	4803      	ldr	r0, [pc, #12]	@ (8006dfc <sys_unlock_tcpip_core+0x18>)
 8006df0:	f00d ffb5 	bl	8014d5e <sys_mutex_unlock>
}
 8006df4:	bf00      	nop
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	240002d8 	.word	0x240002d8
 8006dfc:	24004c3c 	.word	0x24004c3c

08006e00 <sys_check_core_locking>:

void sys_check_core_locking(void){
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
  /* Embedded systems should check we are NOT in an interrupt context here */

  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 8006e06:	4b15      	ldr	r3, [pc, #84]	@ (8006e5c <sys_check_core_locking+0x5c>)
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d006      	beq.n	8006e20 <sys_check_core_locking+0x20>
 8006e12:	4b13      	ldr	r3, [pc, #76]	@ (8006e60 <sys_check_core_locking+0x60>)
 8006e14:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8006e18:	4912      	ldr	r1, [pc, #72]	@ (8006e64 <sys_check_core_locking+0x64>)
 8006e1a:	4813      	ldr	r0, [pc, #76]	@ (8006e68 <sys_check_core_locking+0x68>)
 8006e1c:	f00e f8ea 	bl	8014ff4 <iprintf>

  if (lwip_tcpip_thread_id != 0) {
 8006e20:	4b12      	ldr	r3, [pc, #72]	@ (8006e6c <sys_check_core_locking+0x6c>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d014      	beq.n	8006e52 <sys_check_core_locking+0x52>
	  osThreadId_t current_thread_id = osThreadGetId();
 8006e28:	f000 f967 	bl	80070fa <osThreadGetId>
 8006e2c:	6078      	str	r0, [r7, #4]

#if LWIP_TCPIP_CORE_LOCKING
	LWIP_ASSERT("Function called without core lock", current_thread_id == lwip_core_lock_holder_thread_id);
 8006e2e:	4b10      	ldr	r3, [pc, #64]	@ (8006e70 <sys_check_core_locking+0x70>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d006      	beq.n	8006e46 <sys_check_core_locking+0x46>
 8006e38:	4b09      	ldr	r3, [pc, #36]	@ (8006e60 <sys_check_core_locking+0x60>)
 8006e3a:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 8006e3e:	490d      	ldr	r1, [pc, #52]	@ (8006e74 <sys_check_core_locking+0x74>)
 8006e40:	4809      	ldr	r0, [pc, #36]	@ (8006e68 <sys_check_core_locking+0x68>)
 8006e42:	f00e f8d7 	bl	8014ff4 <iprintf>
	/* ETH_CODE: to easily check that example has correct handling of core lock
	 * This will trigger breakpoint (__BKPT)
	 */
#warning Below check should be removed in production code
	if(current_thread_id != lwip_core_lock_holder_thread_id) __BKPT(0);
 8006e46:	4b0a      	ldr	r3, [pc, #40]	@ (8006e70 <sys_check_core_locking+0x70>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d000      	beq.n	8006e52 <sys_check_core_locking+0x52>
 8006e50:	be00      	bkpt	0x0000
#else /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_ASSERT("Function called from wrong thread", current_thread_id == lwip_tcpip_thread_id);
#endif /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_UNUSED_ARG(current_thread_id); /* for LWIP_NOASSERT */
  }
}
 8006e52:	bf00      	nop
 8006e54:	3708      	adds	r7, #8
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	e000ed00 	.word	0xe000ed00
 8006e60:	08015e38 	.word	0x08015e38
 8006e64:	08015e8c 	.word	0x08015e8c
 8006e68:	08015e64 	.word	0x08015e64
 8006e6c:	240002dc 	.word	0x240002dc
 8006e70:	240002d8 	.word	0x240002d8
 8006e74:	08015eb4 	.word	0x08015eb4

08006e78 <sys_mark_tcpip_thread>:
void sys_mark_tcpip_thread(void){
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	af00      	add	r7, sp, #0
	lwip_tcpip_thread_id = osThreadGetId();
 8006e7c:	f000 f93d 	bl	80070fa <osThreadGetId>
 8006e80:	4603      	mov	r3, r0
 8006e82:	4a02      	ldr	r2, [pc, #8]	@ (8006e8c <sys_mark_tcpip_thread+0x14>)
 8006e84:	6013      	str	r3, [r2, #0]
}
 8006e86:	bf00      	nop
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	240002dc 	.word	0x240002dc

08006e90 <__NVIC_SetPriority>:
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	4603      	mov	r3, r0
 8006e98:	6039      	str	r1, [r7, #0]
 8006e9a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006e9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	db0a      	blt.n	8006eba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	b2da      	uxtb	r2, r3
 8006ea8:	490c      	ldr	r1, [pc, #48]	@ (8006edc <__NVIC_SetPriority+0x4c>)
 8006eaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006eae:	0112      	lsls	r2, r2, #4
 8006eb0:	b2d2      	uxtb	r2, r2
 8006eb2:	440b      	add	r3, r1
 8006eb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006eb8:	e00a      	b.n	8006ed0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	b2da      	uxtb	r2, r3
 8006ebe:	4908      	ldr	r1, [pc, #32]	@ (8006ee0 <__NVIC_SetPriority+0x50>)
 8006ec0:	88fb      	ldrh	r3, [r7, #6]
 8006ec2:	f003 030f 	and.w	r3, r3, #15
 8006ec6:	3b04      	subs	r3, #4
 8006ec8:	0112      	lsls	r2, r2, #4
 8006eca:	b2d2      	uxtb	r2, r2
 8006ecc:	440b      	add	r3, r1
 8006ece:	761a      	strb	r2, [r3, #24]
}
 8006ed0:	bf00      	nop
 8006ed2:	370c      	adds	r7, #12
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr
 8006edc:	e000e100 	.word	0xe000e100
 8006ee0:	e000ed00 	.word	0xe000ed00

08006ee4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006ee8:	4b05      	ldr	r3, [pc, #20]	@ (8006f00 <SysTick_Handler+0x1c>)
 8006eea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006eec:	f002 fca2 	bl	8009834 <xTaskGetSchedulerState>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d001      	beq.n	8006efa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006ef6:	f003 fb97 	bl	800a628 <xPortSysTickHandler>
  }
}
 8006efa:	bf00      	nop
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	e000e010 	.word	0xe000e010

08006f04 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006f04:	b580      	push	{r7, lr}
 8006f06:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006f08:	2100      	movs	r1, #0
 8006f0a:	f06f 0004 	mvn.w	r0, #4
 8006f0e:	f7ff ffbf 	bl	8006e90 <__NVIC_SetPriority>
#endif
}
 8006f12:	bf00      	nop
 8006f14:	bd80      	pop	{r7, pc}
	...

08006f18 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f1e:	f3ef 8305 	mrs	r3, IPSR
 8006f22:	603b      	str	r3, [r7, #0]
  return(result);
 8006f24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d003      	beq.n	8006f32 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006f2a:	f06f 0305 	mvn.w	r3, #5
 8006f2e:	607b      	str	r3, [r7, #4]
 8006f30:	e00c      	b.n	8006f4c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006f32:	4b0a      	ldr	r3, [pc, #40]	@ (8006f5c <osKernelInitialize+0x44>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d105      	bne.n	8006f46 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006f3a:	4b08      	ldr	r3, [pc, #32]	@ (8006f5c <osKernelInitialize+0x44>)
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006f40:	2300      	movs	r3, #0
 8006f42:	607b      	str	r3, [r7, #4]
 8006f44:	e002      	b.n	8006f4c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006f46:	f04f 33ff 	mov.w	r3, #4294967295
 8006f4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f4c:	687b      	ldr	r3, [r7, #4]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	370c      	adds	r7, #12
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	240002e0 	.word	0x240002e0

08006f60 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f66:	f3ef 8305 	mrs	r3, IPSR
 8006f6a:	603b      	str	r3, [r7, #0]
  return(result);
 8006f6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d003      	beq.n	8006f7a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006f72:	f06f 0305 	mvn.w	r3, #5
 8006f76:	607b      	str	r3, [r7, #4]
 8006f78:	e010      	b.n	8006f9c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8006fa8 <osKernelStart+0x48>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d109      	bne.n	8006f96 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006f82:	f7ff ffbf 	bl	8006f04 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006f86:	4b08      	ldr	r3, [pc, #32]	@ (8006fa8 <osKernelStart+0x48>)
 8006f88:	2202      	movs	r2, #2
 8006f8a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006f8c:	f001 ffe2 	bl	8008f54 <vTaskStartScheduler>
      stat = osOK;
 8006f90:	2300      	movs	r3, #0
 8006f92:	607b      	str	r3, [r7, #4]
 8006f94:	e002      	b.n	8006f9c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006f96:	f04f 33ff 	mov.w	r3, #4294967295
 8006f9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f9c:	687b      	ldr	r3, [r7, #4]
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	240002e0 	.word	0x240002e0

08006fac <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fb2:	f3ef 8305 	mrs	r3, IPSR
 8006fb6:	603b      	str	r3, [r7, #0]
  return(result);
 8006fb8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d003      	beq.n	8006fc6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8006fbe:	f002 f8ed 	bl	800919c <xTaskGetTickCountFromISR>
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	e002      	b.n	8006fcc <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8006fc6:	f002 f8d9 	bl	800917c <xTaskGetTickCount>
 8006fca:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8006fcc:	687b      	ldr	r3, [r7, #4]
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3708      	adds	r7, #8
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b08e      	sub	sp, #56	@ 0x38
 8006fda:	af04      	add	r7, sp, #16
 8006fdc:	60f8      	str	r0, [r7, #12]
 8006fde:	60b9      	str	r1, [r7, #8]
 8006fe0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fe6:	f3ef 8305 	mrs	r3, IPSR
 8006fea:	617b      	str	r3, [r7, #20]
  return(result);
 8006fec:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d17e      	bne.n	80070f0 <osThreadNew+0x11a>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d07b      	beq.n	80070f0 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006ff8:	2380      	movs	r3, #128	@ 0x80
 8006ffa:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006ffc:	2318      	movs	r3, #24
 8006ffe:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007000:	2300      	movs	r3, #0
 8007002:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007004:	f04f 33ff 	mov.w	r3, #4294967295
 8007008:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d045      	beq.n	800709c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d002      	beq.n	800701e <osThreadNew+0x48>
        name = attr->name;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	699b      	ldr	r3, [r3, #24]
 800702a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d008      	beq.n	8007044 <osThreadNew+0x6e>
 8007032:	69fb      	ldr	r3, [r7, #28]
 8007034:	2b38      	cmp	r3, #56	@ 0x38
 8007036:	d805      	bhi.n	8007044 <osThreadNew+0x6e>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f003 0301 	and.w	r3, r3, #1
 8007040:	2b00      	cmp	r3, #0
 8007042:	d001      	beq.n	8007048 <osThreadNew+0x72>
        return (NULL);
 8007044:	2300      	movs	r3, #0
 8007046:	e054      	b.n	80070f2 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	695b      	ldr	r3, [r3, #20]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d003      	beq.n	8007058 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	695b      	ldr	r3, [r3, #20]
 8007054:	089b      	lsrs	r3, r3, #2
 8007056:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00e      	beq.n	800707e <osThreadNew+0xa8>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	2b5b      	cmp	r3, #91	@ 0x5b
 8007066:	d90a      	bls.n	800707e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800706c:	2b00      	cmp	r3, #0
 800706e:	d006      	beq.n	800707e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	695b      	ldr	r3, [r3, #20]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d002      	beq.n	800707e <osThreadNew+0xa8>
        mem = 1;
 8007078:	2301      	movs	r3, #1
 800707a:	61bb      	str	r3, [r7, #24]
 800707c:	e010      	b.n	80070a0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10c      	bne.n	80070a0 <osThreadNew+0xca>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d108      	bne.n	80070a0 <osThreadNew+0xca>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d104      	bne.n	80070a0 <osThreadNew+0xca>
          mem = 0;
 8007096:	2300      	movs	r3, #0
 8007098:	61bb      	str	r3, [r7, #24]
 800709a:	e001      	b.n	80070a0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800709c:	2300      	movs	r3, #0
 800709e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d110      	bne.n	80070c8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80070ae:	9202      	str	r2, [sp, #8]
 80070b0:	9301      	str	r3, [sp, #4]
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	9300      	str	r3, [sp, #0]
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	6a3a      	ldr	r2, [r7, #32]
 80070ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f001 fd6d 	bl	8008b9c <xTaskCreateStatic>
 80070c2:	4603      	mov	r3, r0
 80070c4:	613b      	str	r3, [r7, #16]
 80070c6:	e013      	b.n	80070f0 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d110      	bne.n	80070f0 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80070ce:	6a3b      	ldr	r3, [r7, #32]
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	f107 0310 	add.w	r3, r7, #16
 80070d6:	9301      	str	r3, [sp, #4]
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	9300      	str	r3, [sp, #0]
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070e0:	68f8      	ldr	r0, [r7, #12]
 80070e2:	f001 fdbb 	bl	8008c5c <xTaskCreate>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d001      	beq.n	80070f0 <osThreadNew+0x11a>
            hTask = NULL;
 80070ec:	2300      	movs	r3, #0
 80070ee:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80070f0:	693b      	ldr	r3, [r7, #16]
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3728      	adds	r7, #40	@ 0x28
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}

080070fa <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b082      	sub	sp, #8
 80070fe:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8007100:	f002 fb88 	bl	8009814 <xTaskGetCurrentTaskHandle>
 8007104:	6078      	str	r0, [r7, #4]

  return (id);
 8007106:	687b      	ldr	r3, [r7, #4]
}
 8007108:	4618      	mov	r0, r3
 800710a:	3708      	adds	r7, #8
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007118:	f3ef 8305 	mrs	r3, IPSR
 800711c:	60bb      	str	r3, [r7, #8]
  return(result);
 800711e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007120:	2b00      	cmp	r3, #0
 8007122:	d003      	beq.n	800712c <osDelay+0x1c>
    stat = osErrorISR;
 8007124:	f06f 0305 	mvn.w	r3, #5
 8007128:	60fb      	str	r3, [r7, #12]
 800712a:	e007      	b.n	800713c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800712c:	2300      	movs	r3, #0
 800712e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d002      	beq.n	800713c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f001 fed6 	bl	8008ee8 <vTaskDelay>
    }
  }

  return (stat);
 800713c:	68fb      	ldr	r3, [r7, #12]
}
 800713e:	4618      	mov	r0, r3
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}

08007146 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007146:	b580      	push	{r7, lr}
 8007148:	b088      	sub	sp, #32
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800714e:	2300      	movs	r3, #0
 8007150:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007152:	f3ef 8305 	mrs	r3, IPSR
 8007156:	60bb      	str	r3, [r7, #8]
  return(result);
 8007158:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800715a:	2b00      	cmp	r3, #0
 800715c:	d174      	bne.n	8007248 <osMutexNew+0x102>
    if (attr != NULL) {
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d003      	beq.n	800716c <osMutexNew+0x26>
      type = attr->attr_bits;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	61bb      	str	r3, [r7, #24]
 800716a:	e001      	b.n	8007170 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800716c:	2300      	movs	r3, #0
 800716e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	2b00      	cmp	r3, #0
 8007178:	d002      	beq.n	8007180 <osMutexNew+0x3a>
      rmtx = 1U;
 800717a:	2301      	movs	r3, #1
 800717c:	617b      	str	r3, [r7, #20]
 800717e:	e001      	b.n	8007184 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8007180:	2300      	movs	r3, #0
 8007182:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	f003 0308 	and.w	r3, r3, #8
 800718a:	2b00      	cmp	r3, #0
 800718c:	d15c      	bne.n	8007248 <osMutexNew+0x102>
      mem = -1;
 800718e:	f04f 33ff 	mov.w	r3, #4294967295
 8007192:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d015      	beq.n	80071c6 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d006      	beq.n	80071b0 <osMutexNew+0x6a>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	2b4f      	cmp	r3, #79	@ 0x4f
 80071a8:	d902      	bls.n	80071b0 <osMutexNew+0x6a>
          mem = 1;
 80071aa:	2301      	movs	r3, #1
 80071ac:	613b      	str	r3, [r7, #16]
 80071ae:	e00c      	b.n	80071ca <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d108      	bne.n	80071ca <osMutexNew+0x84>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d104      	bne.n	80071ca <osMutexNew+0x84>
            mem = 0;
 80071c0:	2300      	movs	r3, #0
 80071c2:	613b      	str	r3, [r7, #16]
 80071c4:	e001      	b.n	80071ca <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80071c6:	2300      	movs	r3, #0
 80071c8:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d112      	bne.n	80071f6 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d007      	beq.n	80071e6 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	4619      	mov	r1, r3
 80071dc:	2004      	movs	r0, #4
 80071de:	f000 fd70 	bl	8007cc2 <xQueueCreateMutexStatic>
 80071e2:	61f8      	str	r0, [r7, #28]
 80071e4:	e016      	b.n	8007214 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	4619      	mov	r1, r3
 80071ec:	2001      	movs	r0, #1
 80071ee:	f000 fd68 	bl	8007cc2 <xQueueCreateMutexStatic>
 80071f2:	61f8      	str	r0, [r7, #28]
 80071f4:	e00e      	b.n	8007214 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d10b      	bne.n	8007214 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d004      	beq.n	800720c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8007202:	2004      	movs	r0, #4
 8007204:	f000 fd45 	bl	8007c92 <xQueueCreateMutex>
 8007208:	61f8      	str	r0, [r7, #28]
 800720a:	e003      	b.n	8007214 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800720c:	2001      	movs	r0, #1
 800720e:	f000 fd40 	bl	8007c92 <xQueueCreateMutex>
 8007212:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00c      	beq.n	8007234 <osMutexNew+0xee>
        if (attr != NULL) {
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d003      	beq.n	8007228 <osMutexNew+0xe2>
          name = attr->name;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	60fb      	str	r3, [r7, #12]
 8007226:	e001      	b.n	800722c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8007228:	2300      	movs	r3, #0
 800722a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800722c:	68f9      	ldr	r1, [r7, #12]
 800722e:	69f8      	ldr	r0, [r7, #28]
 8007230:	f001 fc2c 	bl	8008a8c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007234:	69fb      	ldr	r3, [r7, #28]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d006      	beq.n	8007248 <osMutexNew+0x102>
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d003      	beq.n	8007248 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	f043 0301 	orr.w	r3, r3, #1
 8007246:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007248:	69fb      	ldr	r3, [r7, #28]
}
 800724a:	4618      	mov	r0, r3
 800724c:	3720      	adds	r7, #32
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8007252:	b580      	push	{r7, lr}
 8007254:	b086      	sub	sp, #24
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
 800725a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f023 0301 	bic.w	r3, r3, #1
 8007262:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800726c:	2300      	movs	r3, #0
 800726e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007270:	f3ef 8305 	mrs	r3, IPSR
 8007274:	60bb      	str	r3, [r7, #8]
  return(result);
 8007276:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007278:	2b00      	cmp	r3, #0
 800727a:	d003      	beq.n	8007284 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800727c:	f06f 0305 	mvn.w	r3, #5
 8007280:	617b      	str	r3, [r7, #20]
 8007282:	e02c      	b.n	80072de <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d103      	bne.n	8007292 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800728a:	f06f 0303 	mvn.w	r3, #3
 800728e:	617b      	str	r3, [r7, #20]
 8007290:	e025      	b.n	80072de <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d011      	beq.n	80072bc <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007298:	6839      	ldr	r1, [r7, #0]
 800729a:	6938      	ldr	r0, [r7, #16]
 800729c:	f000 fd61 	bl	8007d62 <xQueueTakeMutexRecursive>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d01b      	beq.n	80072de <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80072ac:	f06f 0301 	mvn.w	r3, #1
 80072b0:	617b      	str	r3, [r7, #20]
 80072b2:	e014      	b.n	80072de <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80072b4:	f06f 0302 	mvn.w	r3, #2
 80072b8:	617b      	str	r3, [r7, #20]
 80072ba:	e010      	b.n	80072de <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80072bc:	6839      	ldr	r1, [r7, #0]
 80072be:	6938      	ldr	r0, [r7, #16]
 80072c0:	f001 f906 	bl	80084d0 <xQueueSemaphoreTake>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d009      	beq.n	80072de <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d003      	beq.n	80072d8 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80072d0:	f06f 0301 	mvn.w	r3, #1
 80072d4:	617b      	str	r3, [r7, #20]
 80072d6:	e002      	b.n	80072de <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80072d8:	f06f 0302 	mvn.w	r3, #2
 80072dc:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80072de:	697b      	ldr	r3, [r7, #20]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3718      	adds	r7, #24
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f023 0301 	bic.w	r3, r3, #1
 80072f6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007300:	2300      	movs	r3, #0
 8007302:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007304:	f3ef 8305 	mrs	r3, IPSR
 8007308:	60bb      	str	r3, [r7, #8]
  return(result);
 800730a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800730c:	2b00      	cmp	r3, #0
 800730e:	d003      	beq.n	8007318 <osMutexRelease+0x30>
    stat = osErrorISR;
 8007310:	f06f 0305 	mvn.w	r3, #5
 8007314:	617b      	str	r3, [r7, #20]
 8007316:	e01f      	b.n	8007358 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d103      	bne.n	8007326 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800731e:	f06f 0303 	mvn.w	r3, #3
 8007322:	617b      	str	r3, [r7, #20]
 8007324:	e018      	b.n	8007358 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d009      	beq.n	8007340 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800732c:	6938      	ldr	r0, [r7, #16]
 800732e:	f000 fce3 	bl	8007cf8 <xQueueGiveMutexRecursive>
 8007332:	4603      	mov	r3, r0
 8007334:	2b01      	cmp	r3, #1
 8007336:	d00f      	beq.n	8007358 <osMutexRelease+0x70>
        stat = osErrorResource;
 8007338:	f06f 0302 	mvn.w	r3, #2
 800733c:	617b      	str	r3, [r7, #20]
 800733e:	e00b      	b.n	8007358 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8007340:	2300      	movs	r3, #0
 8007342:	2200      	movs	r2, #0
 8007344:	2100      	movs	r1, #0
 8007346:	6938      	ldr	r0, [r7, #16]
 8007348:	f000 fdb0 	bl	8007eac <xQueueGenericSend>
 800734c:	4603      	mov	r3, r0
 800734e:	2b01      	cmp	r3, #1
 8007350:	d002      	beq.n	8007358 <osMutexRelease+0x70>
        stat = osErrorResource;
 8007352:	f06f 0302 	mvn.w	r3, #2
 8007356:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007358:	697b      	ldr	r3, [r7, #20]
}
 800735a:	4618      	mov	r0, r3
 800735c:	3718      	adds	r7, #24
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007362:	b580      	push	{r7, lr}
 8007364:	b08a      	sub	sp, #40	@ 0x28
 8007366:	af02      	add	r7, sp, #8
 8007368:	60f8      	str	r0, [r7, #12]
 800736a:	60b9      	str	r1, [r7, #8]
 800736c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800736e:	2300      	movs	r3, #0
 8007370:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007372:	f3ef 8305 	mrs	r3, IPSR
 8007376:	613b      	str	r3, [r7, #16]
  return(result);
 8007378:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800737a:	2b00      	cmp	r3, #0
 800737c:	d175      	bne.n	800746a <osSemaphoreNew+0x108>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d072      	beq.n	800746a <osSemaphoreNew+0x108>
 8007384:	68ba      	ldr	r2, [r7, #8]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	429a      	cmp	r2, r3
 800738a:	d86e      	bhi.n	800746a <osSemaphoreNew+0x108>
    mem = -1;
 800738c:	f04f 33ff 	mov.w	r3, #4294967295
 8007390:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d015      	beq.n	80073c4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d006      	beq.n	80073ae <osSemaphoreNew+0x4c>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	2b4f      	cmp	r3, #79	@ 0x4f
 80073a6:	d902      	bls.n	80073ae <osSemaphoreNew+0x4c>
        mem = 1;
 80073a8:	2301      	movs	r3, #1
 80073aa:	61bb      	str	r3, [r7, #24]
 80073ac:	e00c      	b.n	80073c8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d108      	bne.n	80073c8 <osSemaphoreNew+0x66>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d104      	bne.n	80073c8 <osSemaphoreNew+0x66>
          mem = 0;
 80073be:	2300      	movs	r3, #0
 80073c0:	61bb      	str	r3, [r7, #24]
 80073c2:	e001      	b.n	80073c8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80073c4:	2300      	movs	r3, #0
 80073c6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ce:	d04c      	beq.n	800746a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d128      	bne.n	8007428 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80073d6:	69bb      	ldr	r3, [r7, #24]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d10a      	bne.n	80073f2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	2203      	movs	r2, #3
 80073e2:	9200      	str	r2, [sp, #0]
 80073e4:	2200      	movs	r2, #0
 80073e6:	2100      	movs	r1, #0
 80073e8:	2001      	movs	r0, #1
 80073ea:	f000 fb5d 	bl	8007aa8 <xQueueGenericCreateStatic>
 80073ee:	61f8      	str	r0, [r7, #28]
 80073f0:	e005      	b.n	80073fe <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80073f2:	2203      	movs	r2, #3
 80073f4:	2100      	movs	r1, #0
 80073f6:	2001      	movs	r0, #1
 80073f8:	f000 fbd3 	bl	8007ba2 <xQueueGenericCreate>
 80073fc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80073fe:	69fb      	ldr	r3, [r7, #28]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d022      	beq.n	800744a <osSemaphoreNew+0xe8>
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d01f      	beq.n	800744a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800740a:	2300      	movs	r3, #0
 800740c:	2200      	movs	r2, #0
 800740e:	2100      	movs	r1, #0
 8007410:	69f8      	ldr	r0, [r7, #28]
 8007412:	f000 fd4b 	bl	8007eac <xQueueGenericSend>
 8007416:	4603      	mov	r3, r0
 8007418:	2b01      	cmp	r3, #1
 800741a:	d016      	beq.n	800744a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800741c:	69f8      	ldr	r0, [r7, #28]
 800741e:	f001 f9e9 	bl	80087f4 <vQueueDelete>
            hSemaphore = NULL;
 8007422:	2300      	movs	r3, #0
 8007424:	61fb      	str	r3, [r7, #28]
 8007426:	e010      	b.n	800744a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	2b01      	cmp	r3, #1
 800742c:	d108      	bne.n	8007440 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	461a      	mov	r2, r3
 8007434:	68b9      	ldr	r1, [r7, #8]
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f000 fcca 	bl	8007dd0 <xQueueCreateCountingSemaphoreStatic>
 800743c:	61f8      	str	r0, [r7, #28]
 800743e:	e004      	b.n	800744a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007440:	68b9      	ldr	r1, [r7, #8]
 8007442:	68f8      	ldr	r0, [r7, #12]
 8007444:	f000 fcfd 	bl	8007e42 <xQueueCreateCountingSemaphore>
 8007448:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00c      	beq.n	800746a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <osSemaphoreNew+0xfc>
          name = attr->name;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	617b      	str	r3, [r7, #20]
 800745c:	e001      	b.n	8007462 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800745e:	2300      	movs	r3, #0
 8007460:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007462:	6979      	ldr	r1, [r7, #20]
 8007464:	69f8      	ldr	r0, [r7, #28]
 8007466:	f001 fb11 	bl	8008a8c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800746a:	69fb      	ldr	r3, [r7, #28]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3720      	adds	r7, #32
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007474:	b580      	push	{r7, lr}
 8007476:	b086      	sub	sp, #24
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007482:	2300      	movs	r3, #0
 8007484:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d103      	bne.n	8007494 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800748c:	f06f 0303 	mvn.w	r3, #3
 8007490:	617b      	str	r3, [r7, #20]
 8007492:	e039      	b.n	8007508 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007494:	f3ef 8305 	mrs	r3, IPSR
 8007498:	60fb      	str	r3, [r7, #12]
  return(result);
 800749a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800749c:	2b00      	cmp	r3, #0
 800749e:	d022      	beq.n	80074e6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d003      	beq.n	80074ae <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80074a6:	f06f 0303 	mvn.w	r3, #3
 80074aa:	617b      	str	r3, [r7, #20]
 80074ac:	e02c      	b.n	8007508 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80074ae:	2300      	movs	r3, #0
 80074b0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80074b2:	f107 0308 	add.w	r3, r7, #8
 80074b6:	461a      	mov	r2, r3
 80074b8:	2100      	movs	r1, #0
 80074ba:	6938      	ldr	r0, [r7, #16]
 80074bc:	f001 f918 	bl	80086f0 <xQueueReceiveFromISR>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d003      	beq.n	80074ce <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80074c6:	f06f 0302 	mvn.w	r3, #2
 80074ca:	617b      	str	r3, [r7, #20]
 80074cc:	e01c      	b.n	8007508 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d019      	beq.n	8007508 <osSemaphoreAcquire+0x94>
 80074d4:	4b0f      	ldr	r3, [pc, #60]	@ (8007514 <osSemaphoreAcquire+0xa0>)
 80074d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074da:	601a      	str	r2, [r3, #0]
 80074dc:	f3bf 8f4f 	dsb	sy
 80074e0:	f3bf 8f6f 	isb	sy
 80074e4:	e010      	b.n	8007508 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80074e6:	6839      	ldr	r1, [r7, #0]
 80074e8:	6938      	ldr	r0, [r7, #16]
 80074ea:	f000 fff1 	bl	80084d0 <xQueueSemaphoreTake>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d009      	beq.n	8007508 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d003      	beq.n	8007502 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80074fa:	f06f 0301 	mvn.w	r3, #1
 80074fe:	617b      	str	r3, [r7, #20]
 8007500:	e002      	b.n	8007508 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8007502:	f06f 0302 	mvn.w	r3, #2
 8007506:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007508:	697b      	ldr	r3, [r7, #20]
}
 800750a:	4618      	mov	r0, r3
 800750c:	3718      	adds	r7, #24
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
 8007512:	bf00      	nop
 8007514:	e000ed04 	.word	0xe000ed04

08007518 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007518:	b580      	push	{r7, lr}
 800751a:	b086      	sub	sp, #24
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007524:	2300      	movs	r3, #0
 8007526:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d103      	bne.n	8007536 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800752e:	f06f 0303 	mvn.w	r3, #3
 8007532:	617b      	str	r3, [r7, #20]
 8007534:	e02c      	b.n	8007590 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007536:	f3ef 8305 	mrs	r3, IPSR
 800753a:	60fb      	str	r3, [r7, #12]
  return(result);
 800753c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800753e:	2b00      	cmp	r3, #0
 8007540:	d01a      	beq.n	8007578 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007542:	2300      	movs	r3, #0
 8007544:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007546:	f107 0308 	add.w	r3, r7, #8
 800754a:	4619      	mov	r1, r3
 800754c:	6938      	ldr	r0, [r7, #16]
 800754e:	f000 fe4d 	bl	80081ec <xQueueGiveFromISR>
 8007552:	4603      	mov	r3, r0
 8007554:	2b01      	cmp	r3, #1
 8007556:	d003      	beq.n	8007560 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007558:	f06f 0302 	mvn.w	r3, #2
 800755c:	617b      	str	r3, [r7, #20]
 800755e:	e017      	b.n	8007590 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d014      	beq.n	8007590 <osSemaphoreRelease+0x78>
 8007566:	4b0d      	ldr	r3, [pc, #52]	@ (800759c <osSemaphoreRelease+0x84>)
 8007568:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	f3bf 8f4f 	dsb	sy
 8007572:	f3bf 8f6f 	isb	sy
 8007576:	e00b      	b.n	8007590 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007578:	2300      	movs	r3, #0
 800757a:	2200      	movs	r2, #0
 800757c:	2100      	movs	r1, #0
 800757e:	6938      	ldr	r0, [r7, #16]
 8007580:	f000 fc94 	bl	8007eac <xQueueGenericSend>
 8007584:	4603      	mov	r3, r0
 8007586:	2b01      	cmp	r3, #1
 8007588:	d002      	beq.n	8007590 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800758a:	f06f 0302 	mvn.w	r3, #2
 800758e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007590:	697b      	ldr	r3, [r7, #20]
}
 8007592:	4618      	mov	r0, r3
 8007594:	3718      	adds	r7, #24
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}
 800759a:	bf00      	nop
 800759c:	e000ed04 	.word	0xe000ed04

080075a0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08a      	sub	sp, #40	@ 0x28
 80075a4:	af02      	add	r7, sp, #8
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80075ac:	2300      	movs	r3, #0
 80075ae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075b0:	f3ef 8305 	mrs	r3, IPSR
 80075b4:	613b      	str	r3, [r7, #16]
  return(result);
 80075b6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d15f      	bne.n	800767c <osMessageQueueNew+0xdc>
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d05c      	beq.n	800767c <osMessageQueueNew+0xdc>
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d059      	beq.n	800767c <osMessageQueueNew+0xdc>
    mem = -1;
 80075c8:	f04f 33ff 	mov.w	r3, #4294967295
 80075cc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d029      	beq.n	8007628 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d012      	beq.n	8007602 <osMessageQueueNew+0x62>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	2b4f      	cmp	r3, #79	@ 0x4f
 80075e2:	d90e      	bls.n	8007602 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d00a      	beq.n	8007602 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	695a      	ldr	r2, [r3, #20]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	68b9      	ldr	r1, [r7, #8]
 80075f4:	fb01 f303 	mul.w	r3, r1, r3
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d302      	bcc.n	8007602 <osMessageQueueNew+0x62>
        mem = 1;
 80075fc:	2301      	movs	r3, #1
 80075fe:	61bb      	str	r3, [r7, #24]
 8007600:	e014      	b.n	800762c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d110      	bne.n	800762c <osMessageQueueNew+0x8c>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d10c      	bne.n	800762c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007616:	2b00      	cmp	r3, #0
 8007618:	d108      	bne.n	800762c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d104      	bne.n	800762c <osMessageQueueNew+0x8c>
          mem = 0;
 8007622:	2300      	movs	r3, #0
 8007624:	61bb      	str	r3, [r7, #24]
 8007626:	e001      	b.n	800762c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007628:	2300      	movs	r3, #0
 800762a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	2b01      	cmp	r3, #1
 8007630:	d10b      	bne.n	800764a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	691a      	ldr	r2, [r3, #16]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	2100      	movs	r1, #0
 800763c:	9100      	str	r1, [sp, #0]
 800763e:	68b9      	ldr	r1, [r7, #8]
 8007640:	68f8      	ldr	r0, [r7, #12]
 8007642:	f000 fa31 	bl	8007aa8 <xQueueGenericCreateStatic>
 8007646:	61f8      	str	r0, [r7, #28]
 8007648:	e008      	b.n	800765c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d105      	bne.n	800765c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007650:	2200      	movs	r2, #0
 8007652:	68b9      	ldr	r1, [r7, #8]
 8007654:	68f8      	ldr	r0, [r7, #12]
 8007656:	f000 faa4 	bl	8007ba2 <xQueueGenericCreate>
 800765a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00c      	beq.n	800767c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d003      	beq.n	8007670 <osMessageQueueNew+0xd0>
        name = attr->name;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	617b      	str	r3, [r7, #20]
 800766e:	e001      	b.n	8007674 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8007670:	2300      	movs	r3, #0
 8007672:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007674:	6979      	ldr	r1, [r7, #20]
 8007676:	69f8      	ldr	r0, [r7, #28]
 8007678:	f001 fa08 	bl	8008a8c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800767c:	69fb      	ldr	r3, [r7, #28]
}
 800767e:	4618      	mov	r0, r3
 8007680:	3720      	adds	r7, #32
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
	...

08007688 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007688:	b580      	push	{r7, lr}
 800768a:	b088      	sub	sp, #32
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	603b      	str	r3, [r7, #0]
 8007694:	4613      	mov	r3, r2
 8007696:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800769c:	2300      	movs	r3, #0
 800769e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076a0:	f3ef 8305 	mrs	r3, IPSR
 80076a4:	617b      	str	r3, [r7, #20]
  return(result);
 80076a6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d028      	beq.n	80076fe <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80076ac:	69bb      	ldr	r3, [r7, #24]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d005      	beq.n	80076be <osMessageQueuePut+0x36>
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d002      	beq.n	80076be <osMessageQueuePut+0x36>
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d003      	beq.n	80076c6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80076be:	f06f 0303 	mvn.w	r3, #3
 80076c2:	61fb      	str	r3, [r7, #28]
 80076c4:	e038      	b.n	8007738 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80076c6:	2300      	movs	r3, #0
 80076c8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80076ca:	f107 0210 	add.w	r2, r7, #16
 80076ce:	2300      	movs	r3, #0
 80076d0:	68b9      	ldr	r1, [r7, #8]
 80076d2:	69b8      	ldr	r0, [r7, #24]
 80076d4:	f000 fcec 	bl	80080b0 <xQueueGenericSendFromISR>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d003      	beq.n	80076e6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80076de:	f06f 0302 	mvn.w	r3, #2
 80076e2:	61fb      	str	r3, [r7, #28]
 80076e4:	e028      	b.n	8007738 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d025      	beq.n	8007738 <osMessageQueuePut+0xb0>
 80076ec:	4b15      	ldr	r3, [pc, #84]	@ (8007744 <osMessageQueuePut+0xbc>)
 80076ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076f2:	601a      	str	r2, [r3, #0]
 80076f4:	f3bf 8f4f 	dsb	sy
 80076f8:	f3bf 8f6f 	isb	sy
 80076fc:	e01c      	b.n	8007738 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80076fe:	69bb      	ldr	r3, [r7, #24]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d002      	beq.n	800770a <osMessageQueuePut+0x82>
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d103      	bne.n	8007712 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800770a:	f06f 0303 	mvn.w	r3, #3
 800770e:	61fb      	str	r3, [r7, #28]
 8007710:	e012      	b.n	8007738 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007712:	2300      	movs	r3, #0
 8007714:	683a      	ldr	r2, [r7, #0]
 8007716:	68b9      	ldr	r1, [r7, #8]
 8007718:	69b8      	ldr	r0, [r7, #24]
 800771a:	f000 fbc7 	bl	8007eac <xQueueGenericSend>
 800771e:	4603      	mov	r3, r0
 8007720:	2b01      	cmp	r3, #1
 8007722:	d009      	beq.n	8007738 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d003      	beq.n	8007732 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800772a:	f06f 0301 	mvn.w	r3, #1
 800772e:	61fb      	str	r3, [r7, #28]
 8007730:	e002      	b.n	8007738 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8007732:	f06f 0302 	mvn.w	r3, #2
 8007736:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007738:	69fb      	ldr	r3, [r7, #28]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3720      	adds	r7, #32
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	e000ed04 	.word	0xe000ed04

08007748 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007748:	b580      	push	{r7, lr}
 800774a:	b088      	sub	sp, #32
 800774c:	af00      	add	r7, sp, #0
 800774e:	60f8      	str	r0, [r7, #12]
 8007750:	60b9      	str	r1, [r7, #8]
 8007752:	607a      	str	r2, [r7, #4]
 8007754:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800775a:	2300      	movs	r3, #0
 800775c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800775e:	f3ef 8305 	mrs	r3, IPSR
 8007762:	617b      	str	r3, [r7, #20]
  return(result);
 8007764:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007766:	2b00      	cmp	r3, #0
 8007768:	d028      	beq.n	80077bc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d005      	beq.n	800777c <osMessageQueueGet+0x34>
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d002      	beq.n	800777c <osMessageQueueGet+0x34>
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d003      	beq.n	8007784 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800777c:	f06f 0303 	mvn.w	r3, #3
 8007780:	61fb      	str	r3, [r7, #28]
 8007782:	e037      	b.n	80077f4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8007784:	2300      	movs	r3, #0
 8007786:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007788:	f107 0310 	add.w	r3, r7, #16
 800778c:	461a      	mov	r2, r3
 800778e:	68b9      	ldr	r1, [r7, #8]
 8007790:	69b8      	ldr	r0, [r7, #24]
 8007792:	f000 ffad 	bl	80086f0 <xQueueReceiveFromISR>
 8007796:	4603      	mov	r3, r0
 8007798:	2b01      	cmp	r3, #1
 800779a:	d003      	beq.n	80077a4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800779c:	f06f 0302 	mvn.w	r3, #2
 80077a0:	61fb      	str	r3, [r7, #28]
 80077a2:	e027      	b.n	80077f4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d024      	beq.n	80077f4 <osMessageQueueGet+0xac>
 80077aa:	4b15      	ldr	r3, [pc, #84]	@ (8007800 <osMessageQueueGet+0xb8>)
 80077ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077b0:	601a      	str	r2, [r3, #0]
 80077b2:	f3bf 8f4f 	dsb	sy
 80077b6:	f3bf 8f6f 	isb	sy
 80077ba:	e01b      	b.n	80077f4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80077bc:	69bb      	ldr	r3, [r7, #24]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d002      	beq.n	80077c8 <osMessageQueueGet+0x80>
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d103      	bne.n	80077d0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80077c8:	f06f 0303 	mvn.w	r3, #3
 80077cc:	61fb      	str	r3, [r7, #28]
 80077ce:	e011      	b.n	80077f4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	68b9      	ldr	r1, [r7, #8]
 80077d4:	69b8      	ldr	r0, [r7, #24]
 80077d6:	f000 fd99 	bl	800830c <xQueueReceive>
 80077da:	4603      	mov	r3, r0
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d009      	beq.n	80077f4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d003      	beq.n	80077ee <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80077e6:	f06f 0301 	mvn.w	r3, #1
 80077ea:	61fb      	str	r3, [r7, #28]
 80077ec:	e002      	b.n	80077f4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80077ee:	f06f 0302 	mvn.w	r3, #2
 80077f2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80077f4:	69fb      	ldr	r3, [r7, #28]
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3720      	adds	r7, #32
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	e000ed04 	.word	0xe000ed04

08007804 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	4a07      	ldr	r2, [pc, #28]	@ (8007830 <vApplicationGetIdleTaskMemory+0x2c>)
 8007814:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	4a06      	ldr	r2, [pc, #24]	@ (8007834 <vApplicationGetIdleTaskMemory+0x30>)
 800781a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2280      	movs	r2, #128	@ 0x80
 8007820:	601a      	str	r2, [r3, #0]
}
 8007822:	bf00      	nop
 8007824:	3714      	adds	r7, #20
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	240002e4 	.word	0x240002e4
 8007834:	24000340 	.word	0x24000340

08007838 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	60f8      	str	r0, [r7, #12]
 8007840:	60b9      	str	r1, [r7, #8]
 8007842:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	4a07      	ldr	r2, [pc, #28]	@ (8007864 <vApplicationGetTimerTaskMemory+0x2c>)
 8007848:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	4a06      	ldr	r2, [pc, #24]	@ (8007868 <vApplicationGetTimerTaskMemory+0x30>)
 800784e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007856:	601a      	str	r2, [r3, #0]
}
 8007858:	bf00      	nop
 800785a:	3714      	adds	r7, #20
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr
 8007864:	24000540 	.word	0x24000540
 8007868:	2400059c 	.word	0x2400059c

0800786c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f103 0208 	add.w	r2, r3, #8
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f04f 32ff 	mov.w	r2, #4294967295
 8007884:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f103 0208 	add.w	r2, r3, #8
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f103 0208 	add.w	r2, r3, #8
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2200      	movs	r2, #0
 800789e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80078a0:	bf00      	nop
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80078ba:	bf00      	nop
 80078bc:	370c      	adds	r7, #12
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr

080078c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80078c6:	b480      	push	{r7}
 80078c8:	b085      	sub	sp, #20
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	6078      	str	r0, [r7, #4]
 80078ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	689a      	ldr	r2, [r3, #8]
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	683a      	ldr	r2, [r7, #0]
 80078ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	683a      	ldr	r2, [r7, #0]
 80078f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	1c5a      	adds	r2, r3, #1
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	601a      	str	r2, [r3, #0]
}
 8007902:	bf00      	nop
 8007904:	3714      	adds	r7, #20
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr

0800790e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800790e:	b480      	push	{r7}
 8007910:	b085      	sub	sp, #20
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
 8007916:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007924:	d103      	bne.n	800792e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	60fb      	str	r3, [r7, #12]
 800792c:	e00c      	b.n	8007948 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	3308      	adds	r3, #8
 8007932:	60fb      	str	r3, [r7, #12]
 8007934:	e002      	b.n	800793c <vListInsert+0x2e>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	60fb      	str	r3, [r7, #12]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68ba      	ldr	r2, [r7, #8]
 8007944:	429a      	cmp	r2, r3
 8007946:	d2f6      	bcs.n	8007936 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	685a      	ldr	r2, [r3, #4]
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	683a      	ldr	r2, [r7, #0]
 8007956:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	683a      	ldr	r2, [r7, #0]
 8007962:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	687a      	ldr	r2, [r7, #4]
 8007968:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	1c5a      	adds	r2, r3, #1
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	601a      	str	r2, [r3, #0]
}
 8007974:	bf00      	nop
 8007976:	3714      	adds	r7, #20
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	691b      	ldr	r3, [r3, #16]
 800798c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	6892      	ldr	r2, [r2, #8]
 8007996:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	6852      	ldr	r2, [r2, #4]
 80079a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d103      	bne.n	80079b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	689a      	ldr	r2, [r3, #8]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	1e5a      	subs	r2, r3, #1
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3714      	adds	r7, #20
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b084      	sub	sp, #16
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10b      	bne.n	8007a00 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80079e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ec:	f383 8811 	msr	BASEPRI, r3
 80079f0:	f3bf 8f6f 	isb	sy
 80079f4:	f3bf 8f4f 	dsb	sy
 80079f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80079fa:	bf00      	nop
 80079fc:	bf00      	nop
 80079fe:	e7fd      	b.n	80079fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007a00:	f002 fd82 	bl	800a508 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a0c:	68f9      	ldr	r1, [r7, #12]
 8007a0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007a10:	fb01 f303 	mul.w	r3, r1, r3
 8007a14:	441a      	add	r2, r3
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a30:	3b01      	subs	r3, #1
 8007a32:	68f9      	ldr	r1, [r7, #12]
 8007a34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007a36:	fb01 f303 	mul.w	r3, r1, r3
 8007a3a:	441a      	add	r2, r3
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	22ff      	movs	r2, #255	@ 0xff
 8007a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	22ff      	movs	r2, #255	@ 0xff
 8007a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d114      	bne.n	8007a80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	691b      	ldr	r3, [r3, #16]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d01a      	beq.n	8007a94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	3310      	adds	r3, #16
 8007a62:	4618      	mov	r0, r3
 8007a64:	f001 fd16 	bl	8009494 <xTaskRemoveFromEventList>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d012      	beq.n	8007a94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007aa4 <xQueueGenericReset+0xd0>)
 8007a70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a74:	601a      	str	r2, [r3, #0]
 8007a76:	f3bf 8f4f 	dsb	sy
 8007a7a:	f3bf 8f6f 	isb	sy
 8007a7e:	e009      	b.n	8007a94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	3310      	adds	r3, #16
 8007a84:	4618      	mov	r0, r3
 8007a86:	f7ff fef1 	bl	800786c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	3324      	adds	r3, #36	@ 0x24
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f7ff feec 	bl	800786c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007a94:	f002 fd6a 	bl	800a56c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007a98:	2301      	movs	r3, #1
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3710      	adds	r7, #16
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	e000ed04 	.word	0xe000ed04

08007aa8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b08e      	sub	sp, #56	@ 0x38
 8007aac:	af02      	add	r7, sp, #8
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	607a      	str	r2, [r7, #4]
 8007ab4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d10b      	bne.n	8007ad4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac0:	f383 8811 	msr	BASEPRI, r3
 8007ac4:	f3bf 8f6f 	isb	sy
 8007ac8:	f3bf 8f4f 	dsb	sy
 8007acc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007ace:	bf00      	nop
 8007ad0:	bf00      	nop
 8007ad2:	e7fd      	b.n	8007ad0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10b      	bne.n	8007af2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ade:	f383 8811 	msr	BASEPRI, r3
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007aec:	bf00      	nop
 8007aee:	bf00      	nop
 8007af0:	e7fd      	b.n	8007aee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d002      	beq.n	8007afe <xQueueGenericCreateStatic+0x56>
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d001      	beq.n	8007b02 <xQueueGenericCreateStatic+0x5a>
 8007afe:	2301      	movs	r3, #1
 8007b00:	e000      	b.n	8007b04 <xQueueGenericCreateStatic+0x5c>
 8007b02:	2300      	movs	r3, #0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d10b      	bne.n	8007b20 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b0c:	f383 8811 	msr	BASEPRI, r3
 8007b10:	f3bf 8f6f 	isb	sy
 8007b14:	f3bf 8f4f 	dsb	sy
 8007b18:	623b      	str	r3, [r7, #32]
}
 8007b1a:	bf00      	nop
 8007b1c:	bf00      	nop
 8007b1e:	e7fd      	b.n	8007b1c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d102      	bne.n	8007b2c <xQueueGenericCreateStatic+0x84>
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d101      	bne.n	8007b30 <xQueueGenericCreateStatic+0x88>
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e000      	b.n	8007b32 <xQueueGenericCreateStatic+0x8a>
 8007b30:	2300      	movs	r3, #0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10b      	bne.n	8007b4e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3a:	f383 8811 	msr	BASEPRI, r3
 8007b3e:	f3bf 8f6f 	isb	sy
 8007b42:	f3bf 8f4f 	dsb	sy
 8007b46:	61fb      	str	r3, [r7, #28]
}
 8007b48:	bf00      	nop
 8007b4a:	bf00      	nop
 8007b4c:	e7fd      	b.n	8007b4a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007b4e:	2350      	movs	r3, #80	@ 0x50
 8007b50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	2b50      	cmp	r3, #80	@ 0x50
 8007b56:	d00b      	beq.n	8007b70 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b5c:	f383 8811 	msr	BASEPRI, r3
 8007b60:	f3bf 8f6f 	isb	sy
 8007b64:	f3bf 8f4f 	dsb	sy
 8007b68:	61bb      	str	r3, [r7, #24]
}
 8007b6a:	bf00      	nop
 8007b6c:	bf00      	nop
 8007b6e:	e7fd      	b.n	8007b6c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007b70:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d00d      	beq.n	8007b98 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007b84:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b8a:	9300      	str	r3, [sp, #0]
 8007b8c:	4613      	mov	r3, r2
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	68b9      	ldr	r1, [r7, #8]
 8007b92:	68f8      	ldr	r0, [r7, #12]
 8007b94:	f000 f840 	bl	8007c18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3730      	adds	r7, #48	@ 0x30
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}

08007ba2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007ba2:	b580      	push	{r7, lr}
 8007ba4:	b08a      	sub	sp, #40	@ 0x28
 8007ba6:	af02      	add	r7, sp, #8
 8007ba8:	60f8      	str	r0, [r7, #12]
 8007baa:	60b9      	str	r1, [r7, #8]
 8007bac:	4613      	mov	r3, r2
 8007bae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d10b      	bne.n	8007bce <xQueueGenericCreate+0x2c>
	__asm volatile
 8007bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bba:	f383 8811 	msr	BASEPRI, r3
 8007bbe:	f3bf 8f6f 	isb	sy
 8007bc2:	f3bf 8f4f 	dsb	sy
 8007bc6:	613b      	str	r3, [r7, #16]
}
 8007bc8:	bf00      	nop
 8007bca:	bf00      	nop
 8007bcc:	e7fd      	b.n	8007bca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	68ba      	ldr	r2, [r7, #8]
 8007bd2:	fb02 f303 	mul.w	r3, r2, r3
 8007bd6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	3350      	adds	r3, #80	@ 0x50
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f002 fdb5 	bl	800a74c <pvPortMalloc>
 8007be2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d011      	beq.n	8007c0e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	3350      	adds	r3, #80	@ 0x50
 8007bf2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007bfc:	79fa      	ldrb	r2, [r7, #7]
 8007bfe:	69bb      	ldr	r3, [r7, #24]
 8007c00:	9300      	str	r3, [sp, #0]
 8007c02:	4613      	mov	r3, r2
 8007c04:	697a      	ldr	r2, [r7, #20]
 8007c06:	68b9      	ldr	r1, [r7, #8]
 8007c08:	68f8      	ldr	r0, [r7, #12]
 8007c0a:	f000 f805 	bl	8007c18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c0e:	69bb      	ldr	r3, [r7, #24]
	}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3720      	adds	r7, #32
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	607a      	str	r2, [r7, #4]
 8007c24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d103      	bne.n	8007c34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	69ba      	ldr	r2, [r7, #24]
 8007c30:	601a      	str	r2, [r3, #0]
 8007c32:	e002      	b.n	8007c3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c34:	69bb      	ldr	r3, [r7, #24]
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007c40:	69bb      	ldr	r3, [r7, #24]
 8007c42:	68ba      	ldr	r2, [r7, #8]
 8007c44:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c46:	2101      	movs	r1, #1
 8007c48:	69b8      	ldr	r0, [r7, #24]
 8007c4a:	f7ff fec3 	bl	80079d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	78fa      	ldrb	r2, [r7, #3]
 8007c52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007c56:	bf00      	nop
 8007c58:	3710      	adds	r7, #16
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}

08007c5e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007c5e:	b580      	push	{r7, lr}
 8007c60:	b082      	sub	sp, #8
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00e      	beq.n	8007c8a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007c7e:	2300      	movs	r3, #0
 8007c80:	2200      	movs	r2, #0
 8007c82:	2100      	movs	r1, #0
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 f911 	bl	8007eac <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007c8a:	bf00      	nop
 8007c8c:	3708      	adds	r7, #8
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}

08007c92 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007c92:	b580      	push	{r7, lr}
 8007c94:	b086      	sub	sp, #24
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	4603      	mov	r3, r0
 8007c9a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	617b      	str	r3, [r7, #20]
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007ca4:	79fb      	ldrb	r3, [r7, #7]
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	6939      	ldr	r1, [r7, #16]
 8007caa:	6978      	ldr	r0, [r7, #20]
 8007cac:	f7ff ff79 	bl	8007ba2 <xQueueGenericCreate>
 8007cb0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007cb2:	68f8      	ldr	r0, [r7, #12]
 8007cb4:	f7ff ffd3 	bl	8007c5e <prvInitialiseMutex>

		return xNewQueue;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
	}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3718      	adds	r7, #24
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}

08007cc2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b088      	sub	sp, #32
 8007cc6:	af02      	add	r7, sp, #8
 8007cc8:	4603      	mov	r3, r0
 8007cca:	6039      	str	r1, [r7, #0]
 8007ccc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	617b      	str	r3, [r7, #20]
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007cd6:	79fb      	ldrb	r3, [r7, #7]
 8007cd8:	9300      	str	r3, [sp, #0]
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	6939      	ldr	r1, [r7, #16]
 8007ce0:	6978      	ldr	r0, [r7, #20]
 8007ce2:	f7ff fee1 	bl	8007aa8 <xQueueGenericCreateStatic>
 8007ce6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007ce8:	68f8      	ldr	r0, [r7, #12]
 8007cea:	f7ff ffb8 	bl	8007c5e <prvInitialiseMutex>

		return xNewQueue;
 8007cee:	68fb      	ldr	r3, [r7, #12]
	}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3718      	adds	r7, #24
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8007cf8:	b590      	push	{r4, r7, lr}
 8007cfa:	b087      	sub	sp, #28
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d10b      	bne.n	8007d22 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8007d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d0e:	f383 8811 	msr	BASEPRI, r3
 8007d12:	f3bf 8f6f 	isb	sy
 8007d16:	f3bf 8f4f 	dsb	sy
 8007d1a:	60fb      	str	r3, [r7, #12]
}
 8007d1c:	bf00      	nop
 8007d1e:	bf00      	nop
 8007d20:	e7fd      	b.n	8007d1e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	689c      	ldr	r4, [r3, #8]
 8007d26:	f001 fd75 	bl	8009814 <xTaskGetCurrentTaskHandle>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	429c      	cmp	r4, r3
 8007d2e:	d111      	bne.n	8007d54 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	1e5a      	subs	r2, r3, #1
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d105      	bne.n	8007d4e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007d42:	2300      	movs	r3, #0
 8007d44:	2200      	movs	r2, #0
 8007d46:	2100      	movs	r1, #0
 8007d48:	6938      	ldr	r0, [r7, #16]
 8007d4a:	f000 f8af 	bl	8007eac <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	617b      	str	r3, [r7, #20]
 8007d52:	e001      	b.n	8007d58 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8007d54:	2300      	movs	r3, #0
 8007d56:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8007d58:	697b      	ldr	r3, [r7, #20]
	}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	371c      	adds	r7, #28
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd90      	pop	{r4, r7, pc}

08007d62 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007d62:	b590      	push	{r4, r7, lr}
 8007d64:	b087      	sub	sp, #28
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
 8007d6a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10b      	bne.n	8007d8e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8007d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d7a:	f383 8811 	msr	BASEPRI, r3
 8007d7e:	f3bf 8f6f 	isb	sy
 8007d82:	f3bf 8f4f 	dsb	sy
 8007d86:	60fb      	str	r3, [r7, #12]
}
 8007d88:	bf00      	nop
 8007d8a:	bf00      	nop
 8007d8c:	e7fd      	b.n	8007d8a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	689c      	ldr	r4, [r3, #8]
 8007d92:	f001 fd3f 	bl	8009814 <xTaskGetCurrentTaskHandle>
 8007d96:	4603      	mov	r3, r0
 8007d98:	429c      	cmp	r4, r3
 8007d9a:	d107      	bne.n	8007dac <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	1c5a      	adds	r2, r3, #1
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8007da6:	2301      	movs	r3, #1
 8007da8:	617b      	str	r3, [r7, #20]
 8007daa:	e00c      	b.n	8007dc6 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007dac:	6839      	ldr	r1, [r7, #0]
 8007dae:	6938      	ldr	r0, [r7, #16]
 8007db0:	f000 fb8e 	bl	80084d0 <xQueueSemaphoreTake>
 8007db4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8007db6:	697b      	ldr	r3, [r7, #20]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d004      	beq.n	8007dc6 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	1c5a      	adds	r2, r3, #1
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8007dc6:	697b      	ldr	r3, [r7, #20]
	}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	371c      	adds	r7, #28
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd90      	pop	{r4, r7, pc}

08007dd0 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b08a      	sub	sp, #40	@ 0x28
 8007dd4:	af02      	add	r7, sp, #8
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10b      	bne.n	8007dfa <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	61bb      	str	r3, [r7, #24]
}
 8007df4:	bf00      	nop
 8007df6:	bf00      	nop
 8007df8:	e7fd      	b.n	8007df6 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	d90b      	bls.n	8007e1a <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e06:	f383 8811 	msr	BASEPRI, r3
 8007e0a:	f3bf 8f6f 	isb	sy
 8007e0e:	f3bf 8f4f 	dsb	sy
 8007e12:	617b      	str	r3, [r7, #20]
}
 8007e14:	bf00      	nop
 8007e16:	bf00      	nop
 8007e18:	e7fd      	b.n	8007e16 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007e1a:	2302      	movs	r3, #2
 8007e1c:	9300      	str	r3, [sp, #0]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	2100      	movs	r1, #0
 8007e24:	68f8      	ldr	r0, [r7, #12]
 8007e26:	f7ff fe3f 	bl	8007aa8 <xQueueGenericCreateStatic>
 8007e2a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d002      	beq.n	8007e38 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007e38:	69fb      	ldr	r3, [r7, #28]
	}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3720      	adds	r7, #32
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}

08007e42 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007e42:	b580      	push	{r7, lr}
 8007e44:	b086      	sub	sp, #24
 8007e46:	af00      	add	r7, sp, #0
 8007e48:	6078      	str	r0, [r7, #4]
 8007e4a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d10b      	bne.n	8007e6a <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e56:	f383 8811 	msr	BASEPRI, r3
 8007e5a:	f3bf 8f6f 	isb	sy
 8007e5e:	f3bf 8f4f 	dsb	sy
 8007e62:	613b      	str	r3, [r7, #16]
}
 8007e64:	bf00      	nop
 8007e66:	bf00      	nop
 8007e68:	e7fd      	b.n	8007e66 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007e6a:	683a      	ldr	r2, [r7, #0]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d90b      	bls.n	8007e8a <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e76:	f383 8811 	msr	BASEPRI, r3
 8007e7a:	f3bf 8f6f 	isb	sy
 8007e7e:	f3bf 8f4f 	dsb	sy
 8007e82:	60fb      	str	r3, [r7, #12]
}
 8007e84:	bf00      	nop
 8007e86:	bf00      	nop
 8007e88:	e7fd      	b.n	8007e86 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007e8a:	2202      	movs	r2, #2
 8007e8c:	2100      	movs	r1, #0
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f7ff fe87 	bl	8007ba2 <xQueueGenericCreate>
 8007e94:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d002      	beq.n	8007ea2 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	683a      	ldr	r2, [r7, #0]
 8007ea0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007ea2:	697b      	ldr	r3, [r7, #20]
	}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3718      	adds	r7, #24
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b08e      	sub	sp, #56	@ 0x38
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60f8      	str	r0, [r7, #12]
 8007eb4:	60b9      	str	r1, [r7, #8]
 8007eb6:	607a      	str	r2, [r7, #4]
 8007eb8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d10b      	bne.n	8007ee0 <xQueueGenericSend+0x34>
	__asm volatile
 8007ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ecc:	f383 8811 	msr	BASEPRI, r3
 8007ed0:	f3bf 8f6f 	isb	sy
 8007ed4:	f3bf 8f4f 	dsb	sy
 8007ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007eda:	bf00      	nop
 8007edc:	bf00      	nop
 8007ede:	e7fd      	b.n	8007edc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d103      	bne.n	8007eee <xQueueGenericSend+0x42>
 8007ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d101      	bne.n	8007ef2 <xQueueGenericSend+0x46>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e000      	b.n	8007ef4 <xQueueGenericSend+0x48>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d10b      	bne.n	8007f10 <xQueueGenericSend+0x64>
	__asm volatile
 8007ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efc:	f383 8811 	msr	BASEPRI, r3
 8007f00:	f3bf 8f6f 	isb	sy
 8007f04:	f3bf 8f4f 	dsb	sy
 8007f08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007f0a:	bf00      	nop
 8007f0c:	bf00      	nop
 8007f0e:	e7fd      	b.n	8007f0c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d103      	bne.n	8007f1e <xQueueGenericSend+0x72>
 8007f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d101      	bne.n	8007f22 <xQueueGenericSend+0x76>
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e000      	b.n	8007f24 <xQueueGenericSend+0x78>
 8007f22:	2300      	movs	r3, #0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10b      	bne.n	8007f40 <xQueueGenericSend+0x94>
	__asm volatile
 8007f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f2c:	f383 8811 	msr	BASEPRI, r3
 8007f30:	f3bf 8f6f 	isb	sy
 8007f34:	f3bf 8f4f 	dsb	sy
 8007f38:	623b      	str	r3, [r7, #32]
}
 8007f3a:	bf00      	nop
 8007f3c:	bf00      	nop
 8007f3e:	e7fd      	b.n	8007f3c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f40:	f001 fc78 	bl	8009834 <xTaskGetSchedulerState>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d102      	bne.n	8007f50 <xQueueGenericSend+0xa4>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <xQueueGenericSend+0xa8>
 8007f50:	2301      	movs	r3, #1
 8007f52:	e000      	b.n	8007f56 <xQueueGenericSend+0xaa>
 8007f54:	2300      	movs	r3, #0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10b      	bne.n	8007f72 <xQueueGenericSend+0xc6>
	__asm volatile
 8007f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f5e:	f383 8811 	msr	BASEPRI, r3
 8007f62:	f3bf 8f6f 	isb	sy
 8007f66:	f3bf 8f4f 	dsb	sy
 8007f6a:	61fb      	str	r3, [r7, #28]
}
 8007f6c:	bf00      	nop
 8007f6e:	bf00      	nop
 8007f70:	e7fd      	b.n	8007f6e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f72:	f002 fac9 	bl	800a508 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d302      	bcc.n	8007f88 <xQueueGenericSend+0xdc>
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d129      	bne.n	8007fdc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f88:	683a      	ldr	r2, [r7, #0]
 8007f8a:	68b9      	ldr	r1, [r7, #8]
 8007f8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f8e:	f000 fc6d 	bl	800886c <prvCopyDataToQueue>
 8007f92:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d010      	beq.n	8007fbe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9e:	3324      	adds	r3, #36	@ 0x24
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f001 fa77 	bl	8009494 <xTaskRemoveFromEventList>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d013      	beq.n	8007fd4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007fac:	4b3f      	ldr	r3, [pc, #252]	@ (80080ac <xQueueGenericSend+0x200>)
 8007fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fb2:	601a      	str	r2, [r3, #0]
 8007fb4:	f3bf 8f4f 	dsb	sy
 8007fb8:	f3bf 8f6f 	isb	sy
 8007fbc:	e00a      	b.n	8007fd4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d007      	beq.n	8007fd4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007fc4:	4b39      	ldr	r3, [pc, #228]	@ (80080ac <xQueueGenericSend+0x200>)
 8007fc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fca:	601a      	str	r2, [r3, #0]
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007fd4:	f002 faca 	bl	800a56c <vPortExitCritical>
				return pdPASS;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e063      	b.n	80080a4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d103      	bne.n	8007fea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007fe2:	f002 fac3 	bl	800a56c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	e05c      	b.n	80080a4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d106      	bne.n	8007ffe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ff0:	f107 0314 	add.w	r3, r7, #20
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f001 fab1 	bl	800955c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ffe:	f002 fab5 	bl	800a56c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008002:	f001 f80f 	bl	8009024 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008006:	f002 fa7f 	bl	800a508 <vPortEnterCritical>
 800800a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008010:	b25b      	sxtb	r3, r3
 8008012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008016:	d103      	bne.n	8008020 <xQueueGenericSend+0x174>
 8008018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801a:	2200      	movs	r2, #0
 800801c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008022:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008026:	b25b      	sxtb	r3, r3
 8008028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800802c:	d103      	bne.n	8008036 <xQueueGenericSend+0x18a>
 800802e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008030:	2200      	movs	r2, #0
 8008032:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008036:	f002 fa99 	bl	800a56c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800803a:	1d3a      	adds	r2, r7, #4
 800803c:	f107 0314 	add.w	r3, r7, #20
 8008040:	4611      	mov	r1, r2
 8008042:	4618      	mov	r0, r3
 8008044:	f001 faa0 	bl	8009588 <xTaskCheckForTimeOut>
 8008048:	4603      	mov	r3, r0
 800804a:	2b00      	cmp	r3, #0
 800804c:	d124      	bne.n	8008098 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800804e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008050:	f000 fd04 	bl	8008a5c <prvIsQueueFull>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d018      	beq.n	800808c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800805a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805c:	3310      	adds	r3, #16
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	4611      	mov	r1, r2
 8008062:	4618      	mov	r0, r3
 8008064:	f001 f9c4 	bl	80093f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008068:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800806a:	f000 fc8f 	bl	800898c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800806e:	f000 ffe7 	bl	8009040 <xTaskResumeAll>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	f47f af7c 	bne.w	8007f72 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800807a:	4b0c      	ldr	r3, [pc, #48]	@ (80080ac <xQueueGenericSend+0x200>)
 800807c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	f3bf 8f4f 	dsb	sy
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	e772      	b.n	8007f72 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800808c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800808e:	f000 fc7d 	bl	800898c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008092:	f000 ffd5 	bl	8009040 <xTaskResumeAll>
 8008096:	e76c      	b.n	8007f72 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800809a:	f000 fc77 	bl	800898c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800809e:	f000 ffcf 	bl	8009040 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80080a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3738      	adds	r7, #56	@ 0x38
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	e000ed04 	.word	0xe000ed04

080080b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b090      	sub	sp, #64	@ 0x40
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	60b9      	str	r1, [r7, #8]
 80080ba:	607a      	str	r2, [r7, #4]
 80080bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80080c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10b      	bne.n	80080e0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80080c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080cc:	f383 8811 	msr	BASEPRI, r3
 80080d0:	f3bf 8f6f 	isb	sy
 80080d4:	f3bf 8f4f 	dsb	sy
 80080d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80080da:	bf00      	nop
 80080dc:	bf00      	nop
 80080de:	e7fd      	b.n	80080dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d103      	bne.n	80080ee <xQueueGenericSendFromISR+0x3e>
 80080e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d101      	bne.n	80080f2 <xQueueGenericSendFromISR+0x42>
 80080ee:	2301      	movs	r3, #1
 80080f0:	e000      	b.n	80080f4 <xQueueGenericSendFromISR+0x44>
 80080f2:	2300      	movs	r3, #0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d10b      	bne.n	8008110 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80080f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fc:	f383 8811 	msr	BASEPRI, r3
 8008100:	f3bf 8f6f 	isb	sy
 8008104:	f3bf 8f4f 	dsb	sy
 8008108:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800810a:	bf00      	nop
 800810c:	bf00      	nop
 800810e:	e7fd      	b.n	800810c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	2b02      	cmp	r3, #2
 8008114:	d103      	bne.n	800811e <xQueueGenericSendFromISR+0x6e>
 8008116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800811a:	2b01      	cmp	r3, #1
 800811c:	d101      	bne.n	8008122 <xQueueGenericSendFromISR+0x72>
 800811e:	2301      	movs	r3, #1
 8008120:	e000      	b.n	8008124 <xQueueGenericSendFromISR+0x74>
 8008122:	2300      	movs	r3, #0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d10b      	bne.n	8008140 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812c:	f383 8811 	msr	BASEPRI, r3
 8008130:	f3bf 8f6f 	isb	sy
 8008134:	f3bf 8f4f 	dsb	sy
 8008138:	623b      	str	r3, [r7, #32]
}
 800813a:	bf00      	nop
 800813c:	bf00      	nop
 800813e:	e7fd      	b.n	800813c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008140:	f002 fac2 	bl	800a6c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008144:	f3ef 8211 	mrs	r2, BASEPRI
 8008148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800814c:	f383 8811 	msr	BASEPRI, r3
 8008150:	f3bf 8f6f 	isb	sy
 8008154:	f3bf 8f4f 	dsb	sy
 8008158:	61fa      	str	r2, [r7, #28]
 800815a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800815c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800815e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008162:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008168:	429a      	cmp	r2, r3
 800816a:	d302      	bcc.n	8008172 <xQueueGenericSendFromISR+0xc2>
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	2b02      	cmp	r3, #2
 8008170:	d12f      	bne.n	80081d2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008174:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008178:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800817c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800817e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008180:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	68b9      	ldr	r1, [r7, #8]
 8008186:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008188:	f000 fb70 	bl	800886c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800818c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008194:	d112      	bne.n	80081bc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800819a:	2b00      	cmp	r3, #0
 800819c:	d016      	beq.n	80081cc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800819e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a0:	3324      	adds	r3, #36	@ 0x24
 80081a2:	4618      	mov	r0, r3
 80081a4:	f001 f976 	bl	8009494 <xTaskRemoveFromEventList>
 80081a8:	4603      	mov	r3, r0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d00e      	beq.n	80081cc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00b      	beq.n	80081cc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	601a      	str	r2, [r3, #0]
 80081ba:	e007      	b.n	80081cc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80081bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80081c0:	3301      	adds	r3, #1
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	b25a      	sxtb	r2, r3
 80081c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80081cc:	2301      	movs	r3, #1
 80081ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80081d0:	e001      	b.n	80081d6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80081d2:	2300      	movs	r3, #0
 80081d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081d8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80081e0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80081e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3740      	adds	r7, #64	@ 0x40
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b08e      	sub	sp, #56	@ 0x38
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80081fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d10b      	bne.n	8008218 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008204:	f383 8811 	msr	BASEPRI, r3
 8008208:	f3bf 8f6f 	isb	sy
 800820c:	f3bf 8f4f 	dsb	sy
 8008210:	623b      	str	r3, [r7, #32]
}
 8008212:	bf00      	nop
 8008214:	bf00      	nop
 8008216:	e7fd      	b.n	8008214 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00b      	beq.n	8008238 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008224:	f383 8811 	msr	BASEPRI, r3
 8008228:	f3bf 8f6f 	isb	sy
 800822c:	f3bf 8f4f 	dsb	sy
 8008230:	61fb      	str	r3, [r7, #28]
}
 8008232:	bf00      	nop
 8008234:	bf00      	nop
 8008236:	e7fd      	b.n	8008234 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d103      	bne.n	8008248 <xQueueGiveFromISR+0x5c>
 8008240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d101      	bne.n	800824c <xQueueGiveFromISR+0x60>
 8008248:	2301      	movs	r3, #1
 800824a:	e000      	b.n	800824e <xQueueGiveFromISR+0x62>
 800824c:	2300      	movs	r3, #0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d10b      	bne.n	800826a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008256:	f383 8811 	msr	BASEPRI, r3
 800825a:	f3bf 8f6f 	isb	sy
 800825e:	f3bf 8f4f 	dsb	sy
 8008262:	61bb      	str	r3, [r7, #24]
}
 8008264:	bf00      	nop
 8008266:	bf00      	nop
 8008268:	e7fd      	b.n	8008266 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800826a:	f002 fa2d 	bl	800a6c8 <vPortValidateInterruptPriority>
	__asm volatile
 800826e:	f3ef 8211 	mrs	r2, BASEPRI
 8008272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008276:	f383 8811 	msr	BASEPRI, r3
 800827a:	f3bf 8f6f 	isb	sy
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	617a      	str	r2, [r7, #20]
 8008284:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008286:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008288:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800828a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800828e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008294:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008296:	429a      	cmp	r2, r3
 8008298:	d22b      	bcs.n	80082f2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800829a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80082a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a6:	1c5a      	adds	r2, r3, #1
 80082a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082aa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80082ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80082b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b4:	d112      	bne.n	80082dc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d016      	beq.n	80082ec <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c0:	3324      	adds	r3, #36	@ 0x24
 80082c2:	4618      	mov	r0, r3
 80082c4:	f001 f8e6 	bl	8009494 <xTaskRemoveFromEventList>
 80082c8:	4603      	mov	r3, r0
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00e      	beq.n	80082ec <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d00b      	beq.n	80082ec <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	2201      	movs	r2, #1
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	e007      	b.n	80082ec <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80082dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082e0:	3301      	adds	r3, #1
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	b25a      	sxtb	r2, r3
 80082e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80082ec:	2301      	movs	r3, #1
 80082ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80082f0:	e001      	b.n	80082f6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80082f2:	2300      	movs	r3, #0
 80082f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80082f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082f8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f383 8811 	msr	BASEPRI, r3
}
 8008300:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008304:	4618      	mov	r0, r3
 8008306:	3738      	adds	r7, #56	@ 0x38
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b08c      	sub	sp, #48	@ 0x30
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008318:	2300      	movs	r3, #0
 800831a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008322:	2b00      	cmp	r3, #0
 8008324:	d10b      	bne.n	800833e <xQueueReceive+0x32>
	__asm volatile
 8008326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800832a:	f383 8811 	msr	BASEPRI, r3
 800832e:	f3bf 8f6f 	isb	sy
 8008332:	f3bf 8f4f 	dsb	sy
 8008336:	623b      	str	r3, [r7, #32]
}
 8008338:	bf00      	nop
 800833a:	bf00      	nop
 800833c:	e7fd      	b.n	800833a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d103      	bne.n	800834c <xQueueReceive+0x40>
 8008344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008348:	2b00      	cmp	r3, #0
 800834a:	d101      	bne.n	8008350 <xQueueReceive+0x44>
 800834c:	2301      	movs	r3, #1
 800834e:	e000      	b.n	8008352 <xQueueReceive+0x46>
 8008350:	2300      	movs	r3, #0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10b      	bne.n	800836e <xQueueReceive+0x62>
	__asm volatile
 8008356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835a:	f383 8811 	msr	BASEPRI, r3
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f3bf 8f4f 	dsb	sy
 8008366:	61fb      	str	r3, [r7, #28]
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	e7fd      	b.n	800836a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800836e:	f001 fa61 	bl	8009834 <xTaskGetSchedulerState>
 8008372:	4603      	mov	r3, r0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d102      	bne.n	800837e <xQueueReceive+0x72>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d101      	bne.n	8008382 <xQueueReceive+0x76>
 800837e:	2301      	movs	r3, #1
 8008380:	e000      	b.n	8008384 <xQueueReceive+0x78>
 8008382:	2300      	movs	r3, #0
 8008384:	2b00      	cmp	r3, #0
 8008386:	d10b      	bne.n	80083a0 <xQueueReceive+0x94>
	__asm volatile
 8008388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800838c:	f383 8811 	msr	BASEPRI, r3
 8008390:	f3bf 8f6f 	isb	sy
 8008394:	f3bf 8f4f 	dsb	sy
 8008398:	61bb      	str	r3, [r7, #24]
}
 800839a:	bf00      	nop
 800839c:	bf00      	nop
 800839e:	e7fd      	b.n	800839c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80083a0:	f002 f8b2 	bl	800a508 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083a8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d01f      	beq.n	80083f0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80083b0:	68b9      	ldr	r1, [r7, #8]
 80083b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80083b4:	f000 fac4 	bl	8008940 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80083b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ba:	1e5a      	subs	r2, r3, #1
 80083bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083be:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c2:	691b      	ldr	r3, [r3, #16]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00f      	beq.n	80083e8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ca:	3310      	adds	r3, #16
 80083cc:	4618      	mov	r0, r3
 80083ce:	f001 f861 	bl	8009494 <xTaskRemoveFromEventList>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d007      	beq.n	80083e8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80083d8:	4b3c      	ldr	r3, [pc, #240]	@ (80084cc <xQueueReceive+0x1c0>)
 80083da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083de:	601a      	str	r2, [r3, #0]
 80083e0:	f3bf 8f4f 	dsb	sy
 80083e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80083e8:	f002 f8c0 	bl	800a56c <vPortExitCritical>
				return pdPASS;
 80083ec:	2301      	movs	r3, #1
 80083ee:	e069      	b.n	80084c4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d103      	bne.n	80083fe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80083f6:	f002 f8b9 	bl	800a56c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80083fa:	2300      	movs	r3, #0
 80083fc:	e062      	b.n	80084c4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80083fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008400:	2b00      	cmp	r3, #0
 8008402:	d106      	bne.n	8008412 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008404:	f107 0310 	add.w	r3, r7, #16
 8008408:	4618      	mov	r0, r3
 800840a:	f001 f8a7 	bl	800955c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800840e:	2301      	movs	r3, #1
 8008410:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008412:	f002 f8ab 	bl	800a56c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008416:	f000 fe05 	bl	8009024 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800841a:	f002 f875 	bl	800a508 <vPortEnterCritical>
 800841e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008420:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008424:	b25b      	sxtb	r3, r3
 8008426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800842a:	d103      	bne.n	8008434 <xQueueReceive+0x128>
 800842c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800842e:	2200      	movs	r2, #0
 8008430:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008436:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800843a:	b25b      	sxtb	r3, r3
 800843c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008440:	d103      	bne.n	800844a <xQueueReceive+0x13e>
 8008442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008444:	2200      	movs	r2, #0
 8008446:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800844a:	f002 f88f 	bl	800a56c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800844e:	1d3a      	adds	r2, r7, #4
 8008450:	f107 0310 	add.w	r3, r7, #16
 8008454:	4611      	mov	r1, r2
 8008456:	4618      	mov	r0, r3
 8008458:	f001 f896 	bl	8009588 <xTaskCheckForTimeOut>
 800845c:	4603      	mov	r3, r0
 800845e:	2b00      	cmp	r3, #0
 8008460:	d123      	bne.n	80084aa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008462:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008464:	f000 fae4 	bl	8008a30 <prvIsQueueEmpty>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d017      	beq.n	800849e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800846e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008470:	3324      	adds	r3, #36	@ 0x24
 8008472:	687a      	ldr	r2, [r7, #4]
 8008474:	4611      	mov	r1, r2
 8008476:	4618      	mov	r0, r3
 8008478:	f000 ffba 	bl	80093f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800847c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800847e:	f000 fa85 	bl	800898c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008482:	f000 fddd 	bl	8009040 <xTaskResumeAll>
 8008486:	4603      	mov	r3, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d189      	bne.n	80083a0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800848c:	4b0f      	ldr	r3, [pc, #60]	@ (80084cc <xQueueReceive+0x1c0>)
 800848e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008492:	601a      	str	r2, [r3, #0]
 8008494:	f3bf 8f4f 	dsb	sy
 8008498:	f3bf 8f6f 	isb	sy
 800849c:	e780      	b.n	80083a0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800849e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084a0:	f000 fa74 	bl	800898c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084a4:	f000 fdcc 	bl	8009040 <xTaskResumeAll>
 80084a8:	e77a      	b.n	80083a0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80084aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084ac:	f000 fa6e 	bl	800898c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80084b0:	f000 fdc6 	bl	8009040 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80084b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084b6:	f000 fabb 	bl	8008a30 <prvIsQueueEmpty>
 80084ba:	4603      	mov	r3, r0
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f43f af6f 	beq.w	80083a0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80084c2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3730      	adds	r7, #48	@ 0x30
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}
 80084cc:	e000ed04 	.word	0xe000ed04

080084d0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b08e      	sub	sp, #56	@ 0x38
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80084da:	2300      	movs	r3, #0
 80084dc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80084e2:	2300      	movs	r3, #0
 80084e4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80084e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d10b      	bne.n	8008504 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80084ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f0:	f383 8811 	msr	BASEPRI, r3
 80084f4:	f3bf 8f6f 	isb	sy
 80084f8:	f3bf 8f4f 	dsb	sy
 80084fc:	623b      	str	r3, [r7, #32]
}
 80084fe:	bf00      	nop
 8008500:	bf00      	nop
 8008502:	e7fd      	b.n	8008500 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008508:	2b00      	cmp	r3, #0
 800850a:	d00b      	beq.n	8008524 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800850c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008510:	f383 8811 	msr	BASEPRI, r3
 8008514:	f3bf 8f6f 	isb	sy
 8008518:	f3bf 8f4f 	dsb	sy
 800851c:	61fb      	str	r3, [r7, #28]
}
 800851e:	bf00      	nop
 8008520:	bf00      	nop
 8008522:	e7fd      	b.n	8008520 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008524:	f001 f986 	bl	8009834 <xTaskGetSchedulerState>
 8008528:	4603      	mov	r3, r0
 800852a:	2b00      	cmp	r3, #0
 800852c:	d102      	bne.n	8008534 <xQueueSemaphoreTake+0x64>
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d101      	bne.n	8008538 <xQueueSemaphoreTake+0x68>
 8008534:	2301      	movs	r3, #1
 8008536:	e000      	b.n	800853a <xQueueSemaphoreTake+0x6a>
 8008538:	2300      	movs	r3, #0
 800853a:	2b00      	cmp	r3, #0
 800853c:	d10b      	bne.n	8008556 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800853e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008542:	f383 8811 	msr	BASEPRI, r3
 8008546:	f3bf 8f6f 	isb	sy
 800854a:	f3bf 8f4f 	dsb	sy
 800854e:	61bb      	str	r3, [r7, #24]
}
 8008550:	bf00      	nop
 8008552:	bf00      	nop
 8008554:	e7fd      	b.n	8008552 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008556:	f001 ffd7 	bl	800a508 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800855a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800855c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800855e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008562:	2b00      	cmp	r3, #0
 8008564:	d024      	beq.n	80085b0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008568:	1e5a      	subs	r2, r3, #1
 800856a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800856c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800856e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d104      	bne.n	8008580 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008576:	f001 fad7 	bl	8009b28 <pvTaskIncrementMutexHeldCount>
 800857a:	4602      	mov	r2, r0
 800857c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800857e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008582:	691b      	ldr	r3, [r3, #16]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d00f      	beq.n	80085a8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800858a:	3310      	adds	r3, #16
 800858c:	4618      	mov	r0, r3
 800858e:	f000 ff81 	bl	8009494 <xTaskRemoveFromEventList>
 8008592:	4603      	mov	r3, r0
 8008594:	2b00      	cmp	r3, #0
 8008596:	d007      	beq.n	80085a8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008598:	4b54      	ldr	r3, [pc, #336]	@ (80086ec <xQueueSemaphoreTake+0x21c>)
 800859a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800859e:	601a      	str	r2, [r3, #0]
 80085a0:	f3bf 8f4f 	dsb	sy
 80085a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80085a8:	f001 ffe0 	bl	800a56c <vPortExitCritical>
				return pdPASS;
 80085ac:	2301      	movs	r3, #1
 80085ae:	e098      	b.n	80086e2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d112      	bne.n	80085dc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80085b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d00b      	beq.n	80085d4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80085bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c0:	f383 8811 	msr	BASEPRI, r3
 80085c4:	f3bf 8f6f 	isb	sy
 80085c8:	f3bf 8f4f 	dsb	sy
 80085cc:	617b      	str	r3, [r7, #20]
}
 80085ce:	bf00      	nop
 80085d0:	bf00      	nop
 80085d2:	e7fd      	b.n	80085d0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80085d4:	f001 ffca 	bl	800a56c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80085d8:	2300      	movs	r3, #0
 80085da:	e082      	b.n	80086e2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d106      	bne.n	80085f0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085e2:	f107 030c 	add.w	r3, r7, #12
 80085e6:	4618      	mov	r0, r3
 80085e8:	f000 ffb8 	bl	800955c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085ec:	2301      	movs	r3, #1
 80085ee:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085f0:	f001 ffbc 	bl	800a56c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085f4:	f000 fd16 	bl	8009024 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085f8:	f001 ff86 	bl	800a508 <vPortEnterCritical>
 80085fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008602:	b25b      	sxtb	r3, r3
 8008604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008608:	d103      	bne.n	8008612 <xQueueSemaphoreTake+0x142>
 800860a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800860c:	2200      	movs	r2, #0
 800860e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008614:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008618:	b25b      	sxtb	r3, r3
 800861a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800861e:	d103      	bne.n	8008628 <xQueueSemaphoreTake+0x158>
 8008620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008622:	2200      	movs	r2, #0
 8008624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008628:	f001 ffa0 	bl	800a56c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800862c:	463a      	mov	r2, r7
 800862e:	f107 030c 	add.w	r3, r7, #12
 8008632:	4611      	mov	r1, r2
 8008634:	4618      	mov	r0, r3
 8008636:	f000 ffa7 	bl	8009588 <xTaskCheckForTimeOut>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d132      	bne.n	80086a6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008640:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008642:	f000 f9f5 	bl	8008a30 <prvIsQueueEmpty>
 8008646:	4603      	mov	r3, r0
 8008648:	2b00      	cmp	r3, #0
 800864a:	d026      	beq.n	800869a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800864c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d109      	bne.n	8008668 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008654:	f001 ff58 	bl	800a508 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	4618      	mov	r0, r3
 800865e:	f001 f907 	bl	8009870 <xTaskPriorityInherit>
 8008662:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008664:	f001 ff82 	bl	800a56c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800866a:	3324      	adds	r3, #36	@ 0x24
 800866c:	683a      	ldr	r2, [r7, #0]
 800866e:	4611      	mov	r1, r2
 8008670:	4618      	mov	r0, r3
 8008672:	f000 febd 	bl	80093f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008676:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008678:	f000 f988 	bl	800898c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800867c:	f000 fce0 	bl	8009040 <xTaskResumeAll>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	f47f af67 	bne.w	8008556 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008688:	4b18      	ldr	r3, [pc, #96]	@ (80086ec <xQueueSemaphoreTake+0x21c>)
 800868a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800868e:	601a      	str	r2, [r3, #0]
 8008690:	f3bf 8f4f 	dsb	sy
 8008694:	f3bf 8f6f 	isb	sy
 8008698:	e75d      	b.n	8008556 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800869a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800869c:	f000 f976 	bl	800898c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80086a0:	f000 fcce 	bl	8009040 <xTaskResumeAll>
 80086a4:	e757      	b.n	8008556 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80086a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80086a8:	f000 f970 	bl	800898c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80086ac:	f000 fcc8 	bl	8009040 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80086b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80086b2:	f000 f9bd 	bl	8008a30 <prvIsQueueEmpty>
 80086b6:	4603      	mov	r3, r0
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f43f af4c 	beq.w	8008556 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80086be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d00d      	beq.n	80086e0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80086c4:	f001 ff20 	bl	800a508 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80086c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80086ca:	f000 f8b7 	bl	800883c <prvGetDisinheritPriorityAfterTimeout>
 80086ce:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80086d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80086d6:	4618      	mov	r0, r3
 80086d8:	f001 f9a2 	bl	8009a20 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80086dc:	f001 ff46 	bl	800a56c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80086e0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3738      	adds	r7, #56	@ 0x38
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	e000ed04 	.word	0xe000ed04

080086f0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b08e      	sub	sp, #56	@ 0x38
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008702:	2b00      	cmp	r3, #0
 8008704:	d10b      	bne.n	800871e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800870a:	f383 8811 	msr	BASEPRI, r3
 800870e:	f3bf 8f6f 	isb	sy
 8008712:	f3bf 8f4f 	dsb	sy
 8008716:	623b      	str	r3, [r7, #32]
}
 8008718:	bf00      	nop
 800871a:	bf00      	nop
 800871c:	e7fd      	b.n	800871a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d103      	bne.n	800872c <xQueueReceiveFromISR+0x3c>
 8008724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008728:	2b00      	cmp	r3, #0
 800872a:	d101      	bne.n	8008730 <xQueueReceiveFromISR+0x40>
 800872c:	2301      	movs	r3, #1
 800872e:	e000      	b.n	8008732 <xQueueReceiveFromISR+0x42>
 8008730:	2300      	movs	r3, #0
 8008732:	2b00      	cmp	r3, #0
 8008734:	d10b      	bne.n	800874e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800873a:	f383 8811 	msr	BASEPRI, r3
 800873e:	f3bf 8f6f 	isb	sy
 8008742:	f3bf 8f4f 	dsb	sy
 8008746:	61fb      	str	r3, [r7, #28]
}
 8008748:	bf00      	nop
 800874a:	bf00      	nop
 800874c:	e7fd      	b.n	800874a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800874e:	f001 ffbb 	bl	800a6c8 <vPortValidateInterruptPriority>
	__asm volatile
 8008752:	f3ef 8211 	mrs	r2, BASEPRI
 8008756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800875a:	f383 8811 	msr	BASEPRI, r3
 800875e:	f3bf 8f6f 	isb	sy
 8008762:	f3bf 8f4f 	dsb	sy
 8008766:	61ba      	str	r2, [r7, #24]
 8008768:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800876a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800876c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800876e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008772:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008776:	2b00      	cmp	r3, #0
 8008778:	d02f      	beq.n	80087da <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800877a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008780:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008784:	68b9      	ldr	r1, [r7, #8]
 8008786:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008788:	f000 f8da 	bl	8008940 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800878c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878e:	1e5a      	subs	r2, r3, #1
 8008790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008792:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008794:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800879c:	d112      	bne.n	80087c4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800879e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a0:	691b      	ldr	r3, [r3, #16]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d016      	beq.n	80087d4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80087a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a8:	3310      	adds	r3, #16
 80087aa:	4618      	mov	r0, r3
 80087ac:	f000 fe72 	bl	8009494 <xTaskRemoveFromEventList>
 80087b0:	4603      	mov	r3, r0
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d00e      	beq.n	80087d4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d00b      	beq.n	80087d4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	601a      	str	r2, [r3, #0]
 80087c2:	e007      	b.n	80087d4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80087c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087c8:	3301      	adds	r3, #1
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	b25a      	sxtb	r2, r3
 80087ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80087d4:	2301      	movs	r3, #1
 80087d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80087d8:	e001      	b.n	80087de <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80087da:	2300      	movs	r3, #0
 80087dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80087de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	f383 8811 	msr	BASEPRI, r3
}
 80087e8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80087ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3738      	adds	r7, #56	@ 0x38
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}

080087f4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b084      	sub	sp, #16
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d10b      	bne.n	800881e <vQueueDelete+0x2a>
	__asm volatile
 8008806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800880a:	f383 8811 	msr	BASEPRI, r3
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f3bf 8f4f 	dsb	sy
 8008816:	60bb      	str	r3, [r7, #8]
}
 8008818:	bf00      	nop
 800881a:	bf00      	nop
 800881c:	e7fd      	b.n	800881a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800881e:	68f8      	ldr	r0, [r7, #12]
 8008820:	f000 f95e 	bl	8008ae0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800882a:	2b00      	cmp	r3, #0
 800882c:	d102      	bne.n	8008834 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800882e:	68f8      	ldr	r0, [r7, #12]
 8008830:	f002 f85a 	bl	800a8e8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008834:	bf00      	nop
 8008836:	3710      	adds	r7, #16
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800883c:	b480      	push	{r7}
 800883e:	b085      	sub	sp, #20
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008848:	2b00      	cmp	r3, #0
 800884a:	d006      	beq.n	800885a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008856:	60fb      	str	r3, [r7, #12]
 8008858:	e001      	b.n	800885e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800885a:	2300      	movs	r3, #0
 800885c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800885e:	68fb      	ldr	r3, [r7, #12]
	}
 8008860:	4618      	mov	r0, r3
 8008862:	3714      	adds	r7, #20
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b086      	sub	sp, #24
 8008870:	af00      	add	r7, sp, #0
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008878:	2300      	movs	r3, #0
 800887a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008880:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008886:	2b00      	cmp	r3, #0
 8008888:	d10d      	bne.n	80088a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d14d      	bne.n	800892e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	4618      	mov	r0, r3
 8008898:	f001 f852 	bl	8009940 <xTaskPriorityDisinherit>
 800889c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2200      	movs	r2, #0
 80088a2:	609a      	str	r2, [r3, #8]
 80088a4:	e043      	b.n	800892e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d119      	bne.n	80088e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	6858      	ldr	r0, [r3, #4]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088b4:	461a      	mov	r2, r3
 80088b6:	68b9      	ldr	r1, [r7, #8]
 80088b8:	f00c fc77 	bl	80151aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	685a      	ldr	r2, [r3, #4]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088c4:	441a      	add	r2, r3
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	685a      	ldr	r2, [r3, #4]
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	689b      	ldr	r3, [r3, #8]
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d32b      	bcc.n	800892e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	605a      	str	r2, [r3, #4]
 80088de:	e026      	b.n	800892e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	68d8      	ldr	r0, [r3, #12]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e8:	461a      	mov	r2, r3
 80088ea:	68b9      	ldr	r1, [r7, #8]
 80088ec:	f00c fc5d 	bl	80151aa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	68da      	ldr	r2, [r3, #12]
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088f8:	425b      	negs	r3, r3
 80088fa:	441a      	add	r2, r3
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	68da      	ldr	r2, [r3, #12]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	429a      	cmp	r2, r3
 800890a:	d207      	bcs.n	800891c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	689a      	ldr	r2, [r3, #8]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008914:	425b      	negs	r3, r3
 8008916:	441a      	add	r2, r3
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2b02      	cmp	r3, #2
 8008920:	d105      	bne.n	800892e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d002      	beq.n	800892e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	3b01      	subs	r3, #1
 800892c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	1c5a      	adds	r2, r3, #1
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008936:	697b      	ldr	r3, [r7, #20]
}
 8008938:	4618      	mov	r0, r3
 800893a:	3718      	adds	r7, #24
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b082      	sub	sp, #8
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800894e:	2b00      	cmp	r3, #0
 8008950:	d018      	beq.n	8008984 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	68da      	ldr	r2, [r3, #12]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800895a:	441a      	add	r2, r3
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	68da      	ldr	r2, [r3, #12]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	429a      	cmp	r2, r3
 800896a:	d303      	bcc.n	8008974 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681a      	ldr	r2, [r3, #0]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	68d9      	ldr	r1, [r3, #12]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800897c:	461a      	mov	r2, r3
 800897e:	6838      	ldr	r0, [r7, #0]
 8008980:	f00c fc13 	bl	80151aa <memcpy>
	}
}
 8008984:	bf00      	nop
 8008986:	3708      	adds	r7, #8
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}

0800898c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008994:	f001 fdb8 	bl	800a508 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800899e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80089a0:	e011      	b.n	80089c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d012      	beq.n	80089d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	3324      	adds	r3, #36	@ 0x24
 80089ae:	4618      	mov	r0, r3
 80089b0:	f000 fd70 	bl	8009494 <xTaskRemoveFromEventList>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d001      	beq.n	80089be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80089ba:	f000 fe49 	bl	8009650 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80089be:	7bfb      	ldrb	r3, [r7, #15]
 80089c0:	3b01      	subs	r3, #1
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80089c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	dce9      	bgt.n	80089a2 <prvUnlockQueue+0x16>
 80089ce:	e000      	b.n	80089d2 <prvUnlockQueue+0x46>
					break;
 80089d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	22ff      	movs	r2, #255	@ 0xff
 80089d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80089da:	f001 fdc7 	bl	800a56c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80089de:	f001 fd93 	bl	800a508 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80089e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80089ea:	e011      	b.n	8008a10 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	691b      	ldr	r3, [r3, #16]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d012      	beq.n	8008a1a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	3310      	adds	r3, #16
 80089f8:	4618      	mov	r0, r3
 80089fa:	f000 fd4b 	bl	8009494 <xTaskRemoveFromEventList>
 80089fe:	4603      	mov	r3, r0
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d001      	beq.n	8008a08 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008a04:	f000 fe24 	bl	8009650 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008a08:	7bbb      	ldrb	r3, [r7, #14]
 8008a0a:	3b01      	subs	r3, #1
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008a10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	dce9      	bgt.n	80089ec <prvUnlockQueue+0x60>
 8008a18:	e000      	b.n	8008a1c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008a1a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	22ff      	movs	r2, #255	@ 0xff
 8008a20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008a24:	f001 fda2 	bl	800a56c <vPortExitCritical>
}
 8008a28:	bf00      	nop
 8008a2a:	3710      	adds	r7, #16
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a38:	f001 fd66 	bl	800a508 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d102      	bne.n	8008a4a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008a44:	2301      	movs	r3, #1
 8008a46:	60fb      	str	r3, [r7, #12]
 8008a48:	e001      	b.n	8008a4e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a4e:	f001 fd8d 	bl	800a56c <vPortExitCritical>

	return xReturn;
 8008a52:	68fb      	ldr	r3, [r7, #12]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3710      	adds	r7, #16
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a64:	f001 fd50 	bl	800a508 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a70:	429a      	cmp	r2, r3
 8008a72:	d102      	bne.n	8008a7a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008a74:	2301      	movs	r3, #1
 8008a76:	60fb      	str	r3, [r7, #12]
 8008a78:	e001      	b.n	8008a7e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a7e:	f001 fd75 	bl	800a56c <vPortExitCritical>

	return xReturn;
 8008a82:	68fb      	ldr	r3, [r7, #12]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3710      	adds	r7, #16
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008a96:	2300      	movs	r3, #0
 8008a98:	60fb      	str	r3, [r7, #12]
 8008a9a:	e014      	b.n	8008ac6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008a9c:	4a0f      	ldr	r2, [pc, #60]	@ (8008adc <vQueueAddToRegistry+0x50>)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d10b      	bne.n	8008ac0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008aa8:	490c      	ldr	r1, [pc, #48]	@ (8008adc <vQueueAddToRegistry+0x50>)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	683a      	ldr	r2, [r7, #0]
 8008aae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8008adc <vQueueAddToRegistry+0x50>)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	00db      	lsls	r3, r3, #3
 8008ab8:	4413      	add	r3, r2
 8008aba:	687a      	ldr	r2, [r7, #4]
 8008abc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008abe:	e006      	b.n	8008ace <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	60fb      	str	r3, [r7, #12]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2b07      	cmp	r3, #7
 8008aca:	d9e7      	bls.n	8008a9c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008acc:	bf00      	nop
 8008ace:	bf00      	nop
 8008ad0:	3714      	adds	r7, #20
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	2400099c 	.word	0x2400099c

08008ae0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b085      	sub	sp, #20
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ae8:	2300      	movs	r3, #0
 8008aea:	60fb      	str	r3, [r7, #12]
 8008aec:	e016      	b.n	8008b1c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008aee:	4a10      	ldr	r2, [pc, #64]	@ (8008b30 <vQueueUnregisterQueue+0x50>)
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	00db      	lsls	r3, r3, #3
 8008af4:	4413      	add	r3, r2
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d10b      	bne.n	8008b16 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008afe:	4a0c      	ldr	r2, [pc, #48]	@ (8008b30 <vQueueUnregisterQueue+0x50>)
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2100      	movs	r1, #0
 8008b04:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008b08:	4a09      	ldr	r2, [pc, #36]	@ (8008b30 <vQueueUnregisterQueue+0x50>)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	00db      	lsls	r3, r3, #3
 8008b0e:	4413      	add	r3, r2
 8008b10:	2200      	movs	r2, #0
 8008b12:	605a      	str	r2, [r3, #4]
				break;
 8008b14:	e006      	b.n	8008b24 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3301      	adds	r3, #1
 8008b1a:	60fb      	str	r3, [r7, #12]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2b07      	cmp	r3, #7
 8008b20:	d9e5      	bls.n	8008aee <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008b22:	bf00      	nop
 8008b24:	bf00      	nop
 8008b26:	3714      	adds	r7, #20
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2e:	4770      	bx	lr
 8008b30:	2400099c 	.word	0x2400099c

08008b34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b086      	sub	sp, #24
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	60b9      	str	r1, [r7, #8]
 8008b3e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008b44:	f001 fce0 	bl	800a508 <vPortEnterCritical>
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b4e:	b25b      	sxtb	r3, r3
 8008b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b54:	d103      	bne.n	8008b5e <vQueueWaitForMessageRestricted+0x2a>
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b64:	b25b      	sxtb	r3, r3
 8008b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b6a:	d103      	bne.n	8008b74 <vQueueWaitForMessageRestricted+0x40>
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b74:	f001 fcfa 	bl	800a56c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d106      	bne.n	8008b8e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	3324      	adds	r3, #36	@ 0x24
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	68b9      	ldr	r1, [r7, #8]
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f000 fc57 	bl	800943c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008b8e:	6978      	ldr	r0, [r7, #20]
 8008b90:	f7ff fefc 	bl	800898c <prvUnlockQueue>
	}
 8008b94:	bf00      	nop
 8008b96:	3718      	adds	r7, #24
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bd80      	pop	{r7, pc}

08008b9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b08e      	sub	sp, #56	@ 0x38
 8008ba0:	af04      	add	r7, sp, #16
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	607a      	str	r2, [r7, #4]
 8008ba8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10b      	bne.n	8008bc8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	623b      	str	r3, [r7, #32]
}
 8008bc2:	bf00      	nop
 8008bc4:	bf00      	nop
 8008bc6:	e7fd      	b.n	8008bc4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10b      	bne.n	8008be6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	61fb      	str	r3, [r7, #28]
}
 8008be0:	bf00      	nop
 8008be2:	bf00      	nop
 8008be4:	e7fd      	b.n	8008be2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008be6:	235c      	movs	r3, #92	@ 0x5c
 8008be8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	2b5c      	cmp	r3, #92	@ 0x5c
 8008bee:	d00b      	beq.n	8008c08 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf4:	f383 8811 	msr	BASEPRI, r3
 8008bf8:	f3bf 8f6f 	isb	sy
 8008bfc:	f3bf 8f4f 	dsb	sy
 8008c00:	61bb      	str	r3, [r7, #24]
}
 8008c02:	bf00      	nop
 8008c04:	bf00      	nop
 8008c06:	e7fd      	b.n	8008c04 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008c08:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d01e      	beq.n	8008c4e <xTaskCreateStatic+0xb2>
 8008c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d01b      	beq.n	8008c4e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c18:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c1e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c22:	2202      	movs	r2, #2
 8008c24:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008c28:	2300      	movs	r3, #0
 8008c2a:	9303      	str	r3, [sp, #12]
 8008c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c2e:	9302      	str	r3, [sp, #8]
 8008c30:	f107 0314 	add.w	r3, r7, #20
 8008c34:	9301      	str	r3, [sp, #4]
 8008c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	68b9      	ldr	r1, [r7, #8]
 8008c40:	68f8      	ldr	r0, [r7, #12]
 8008c42:	f000 f850 	bl	8008ce6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c46:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008c48:	f000 f8de 	bl	8008e08 <prvAddNewTaskToReadyList>
 8008c4c:	e001      	b.n	8008c52 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008c52:	697b      	ldr	r3, [r7, #20]
	}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3728      	adds	r7, #40	@ 0x28
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b08c      	sub	sp, #48	@ 0x30
 8008c60:	af04      	add	r7, sp, #16
 8008c62:	60f8      	str	r0, [r7, #12]
 8008c64:	60b9      	str	r1, [r7, #8]
 8008c66:	603b      	str	r3, [r7, #0]
 8008c68:	4613      	mov	r3, r2
 8008c6a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008c6c:	88fb      	ldrh	r3, [r7, #6]
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	4618      	mov	r0, r3
 8008c72:	f001 fd6b 	bl	800a74c <pvPortMalloc>
 8008c76:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00e      	beq.n	8008c9c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008c7e:	205c      	movs	r0, #92	@ 0x5c
 8008c80:	f001 fd64 	bl	800a74c <pvPortMalloc>
 8008c84:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d003      	beq.n	8008c94 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008c8c:	69fb      	ldr	r3, [r7, #28]
 8008c8e:	697a      	ldr	r2, [r7, #20]
 8008c90:	631a      	str	r2, [r3, #48]	@ 0x30
 8008c92:	e005      	b.n	8008ca0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008c94:	6978      	ldr	r0, [r7, #20]
 8008c96:	f001 fe27 	bl	800a8e8 <vPortFree>
 8008c9a:	e001      	b.n	8008ca0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008ca0:	69fb      	ldr	r3, [r7, #28]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d017      	beq.n	8008cd6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008cae:	88fa      	ldrh	r2, [r7, #6]
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	9303      	str	r3, [sp, #12]
 8008cb4:	69fb      	ldr	r3, [r7, #28]
 8008cb6:	9302      	str	r3, [sp, #8]
 8008cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cba:	9301      	str	r3, [sp, #4]
 8008cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cbe:	9300      	str	r3, [sp, #0]
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	68b9      	ldr	r1, [r7, #8]
 8008cc4:	68f8      	ldr	r0, [r7, #12]
 8008cc6:	f000 f80e 	bl	8008ce6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008cca:	69f8      	ldr	r0, [r7, #28]
 8008ccc:	f000 f89c 	bl	8008e08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	61bb      	str	r3, [r7, #24]
 8008cd4:	e002      	b.n	8008cdc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8008cda:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008cdc:	69bb      	ldr	r3, [r7, #24]
	}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3720      	adds	r7, #32
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}

08008ce6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b088      	sub	sp, #32
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	60f8      	str	r0, [r7, #12]
 8008cee:	60b9      	str	r1, [r7, #8]
 8008cf0:	607a      	str	r2, [r7, #4]
 8008cf2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	21a5      	movs	r1, #165	@ 0xa5
 8008d00:	f00c f9dd 	bl	80150be <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d08:	6879      	ldr	r1, [r7, #4]
 8008d0a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8008d0e:	440b      	add	r3, r1
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	4413      	add	r3, r2
 8008d14:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	f023 0307 	bic.w	r3, r3, #7
 8008d1c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008d1e:	69bb      	ldr	r3, [r7, #24]
 8008d20:	f003 0307 	and.w	r3, r3, #7
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d00b      	beq.n	8008d40 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d2c:	f383 8811 	msr	BASEPRI, r3
 8008d30:	f3bf 8f6f 	isb	sy
 8008d34:	f3bf 8f4f 	dsb	sy
 8008d38:	617b      	str	r3, [r7, #20]
}
 8008d3a:	bf00      	nop
 8008d3c:	bf00      	nop
 8008d3e:	e7fd      	b.n	8008d3c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d01f      	beq.n	8008d86 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d46:	2300      	movs	r3, #0
 8008d48:	61fb      	str	r3, [r7, #28]
 8008d4a:	e012      	b.n	8008d72 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008d4c:	68ba      	ldr	r2, [r7, #8]
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	4413      	add	r3, r2
 8008d52:	7819      	ldrb	r1, [r3, #0]
 8008d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d56:	69fb      	ldr	r3, [r7, #28]
 8008d58:	4413      	add	r3, r2
 8008d5a:	3334      	adds	r3, #52	@ 0x34
 8008d5c:	460a      	mov	r2, r1
 8008d5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008d60:	68ba      	ldr	r2, [r7, #8]
 8008d62:	69fb      	ldr	r3, [r7, #28]
 8008d64:	4413      	add	r3, r2
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d006      	beq.n	8008d7a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	3301      	adds	r3, #1
 8008d70:	61fb      	str	r3, [r7, #28]
 8008d72:	69fb      	ldr	r3, [r7, #28]
 8008d74:	2b0f      	cmp	r3, #15
 8008d76:	d9e9      	bls.n	8008d4c <prvInitialiseNewTask+0x66>
 8008d78:	e000      	b.n	8008d7c <prvInitialiseNewTask+0x96>
			{
				break;
 8008d7a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d7e:	2200      	movs	r2, #0
 8008d80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008d84:	e003      	b.n	8008d8e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d88:	2200      	movs	r2, #0
 8008d8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d90:	2b37      	cmp	r3, #55	@ 0x37
 8008d92:	d901      	bls.n	8008d98 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008d94:	2337      	movs	r3, #55	@ 0x37
 8008d96:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d9c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008da2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da6:	2200      	movs	r2, #0
 8008da8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dac:	3304      	adds	r3, #4
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7fe fd7c 	bl	80078ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db6:	3318      	adds	r3, #24
 8008db8:	4618      	mov	r0, r3
 8008dba:	f7fe fd77 	bl	80078ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dcc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dd2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ddc:	2200      	movs	r2, #0
 8008dde:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008de2:	683a      	ldr	r2, [r7, #0]
 8008de4:	68f9      	ldr	r1, [r7, #12]
 8008de6:	69b8      	ldr	r0, [r7, #24]
 8008de8:	f001 fa60 	bl	800a2ac <pxPortInitialiseStack>
 8008dec:	4602      	mov	r2, r0
 8008dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d002      	beq.n	8008dfe <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008dfe:	bf00      	nop
 8008e00:	3720      	adds	r7, #32
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
	...

08008e08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008e10:	f001 fb7a 	bl	800a508 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008e14:	4b2d      	ldr	r3, [pc, #180]	@ (8008ecc <prvAddNewTaskToReadyList+0xc4>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	4a2c      	ldr	r2, [pc, #176]	@ (8008ecc <prvAddNewTaskToReadyList+0xc4>)
 8008e1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008e1e:	4b2c      	ldr	r3, [pc, #176]	@ (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d109      	bne.n	8008e3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008e26:	4a2a      	ldr	r2, [pc, #168]	@ (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008e2c:	4b27      	ldr	r3, [pc, #156]	@ (8008ecc <prvAddNewTaskToReadyList+0xc4>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	d110      	bne.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008e34:	f000 fc30 	bl	8009698 <prvInitialiseTaskLists>
 8008e38:	e00d      	b.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008e3a:	4b26      	ldr	r3, [pc, #152]	@ (8008ed4 <prvAddNewTaskToReadyList+0xcc>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d109      	bne.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008e42:	4b23      	ldr	r3, [pc, #140]	@ (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d802      	bhi.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008e50:	4a1f      	ldr	r2, [pc, #124]	@ (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008e56:	4b20      	ldr	r3, [pc, #128]	@ (8008ed8 <prvAddNewTaskToReadyList+0xd0>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	4a1e      	ldr	r2, [pc, #120]	@ (8008ed8 <prvAddNewTaskToReadyList+0xd0>)
 8008e5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008e60:	4b1d      	ldr	r3, [pc, #116]	@ (8008ed8 <prvAddNewTaskToReadyList+0xd0>)
 8008e62:	681a      	ldr	r2, [r3, #0]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8008edc <prvAddNewTaskToReadyList+0xd4>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d903      	bls.n	8008e7c <prvAddNewTaskToReadyList+0x74>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e78:	4a18      	ldr	r2, [pc, #96]	@ (8008edc <prvAddNewTaskToReadyList+0xd4>)
 8008e7a:	6013      	str	r3, [r2, #0]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e80:	4613      	mov	r3, r2
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	4413      	add	r3, r2
 8008e86:	009b      	lsls	r3, r3, #2
 8008e88:	4a15      	ldr	r2, [pc, #84]	@ (8008ee0 <prvAddNewTaskToReadyList+0xd8>)
 8008e8a:	441a      	add	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	3304      	adds	r3, #4
 8008e90:	4619      	mov	r1, r3
 8008e92:	4610      	mov	r0, r2
 8008e94:	f7fe fd17 	bl	80078c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008e98:	f001 fb68 	bl	800a56c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8008ed4 <prvAddNewTaskToReadyList+0xcc>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d00e      	beq.n	8008ec2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d207      	bcs.n	8008ec2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8008ee4 <prvAddNewTaskToReadyList+0xdc>)
 8008eb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008eb8:	601a      	str	r2, [r3, #0]
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ec2:	bf00      	nop
 8008ec4:	3708      	adds	r7, #8
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop
 8008ecc:	24000eb0 	.word	0x24000eb0
 8008ed0:	240009dc 	.word	0x240009dc
 8008ed4:	24000ebc 	.word	0x24000ebc
 8008ed8:	24000ecc 	.word	0x24000ecc
 8008edc:	24000eb8 	.word	0x24000eb8
 8008ee0:	240009e0 	.word	0x240009e0
 8008ee4:	e000ed04 	.word	0xe000ed04

08008ee8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b084      	sub	sp, #16
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d018      	beq.n	8008f2c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008efa:	4b14      	ldr	r3, [pc, #80]	@ (8008f4c <vTaskDelay+0x64>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00b      	beq.n	8008f1a <vTaskDelay+0x32>
	__asm volatile
 8008f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f06:	f383 8811 	msr	BASEPRI, r3
 8008f0a:	f3bf 8f6f 	isb	sy
 8008f0e:	f3bf 8f4f 	dsb	sy
 8008f12:	60bb      	str	r3, [r7, #8]
}
 8008f14:	bf00      	nop
 8008f16:	bf00      	nop
 8008f18:	e7fd      	b.n	8008f16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008f1a:	f000 f883 	bl	8009024 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008f1e:	2100      	movs	r1, #0
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f000 fe15 	bl	8009b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008f26:	f000 f88b 	bl	8009040 <xTaskResumeAll>
 8008f2a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d107      	bne.n	8008f42 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008f32:	4b07      	ldr	r3, [pc, #28]	@ (8008f50 <vTaskDelay+0x68>)
 8008f34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f38:	601a      	str	r2, [r3, #0]
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008f42:	bf00      	nop
 8008f44:	3710      	adds	r7, #16
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bd80      	pop	{r7, pc}
 8008f4a:	bf00      	nop
 8008f4c:	24000ed8 	.word	0x24000ed8
 8008f50:	e000ed04 	.word	0xe000ed04

08008f54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b08a      	sub	sp, #40	@ 0x28
 8008f58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008f62:	463a      	mov	r2, r7
 8008f64:	1d39      	adds	r1, r7, #4
 8008f66:	f107 0308 	add.w	r3, r7, #8
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7fe fc4a 	bl	8007804 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008f70:	6839      	ldr	r1, [r7, #0]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	68ba      	ldr	r2, [r7, #8]
 8008f76:	9202      	str	r2, [sp, #8]
 8008f78:	9301      	str	r3, [sp, #4]
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	9300      	str	r3, [sp, #0]
 8008f7e:	2300      	movs	r3, #0
 8008f80:	460a      	mov	r2, r1
 8008f82:	4922      	ldr	r1, [pc, #136]	@ (800900c <vTaskStartScheduler+0xb8>)
 8008f84:	4822      	ldr	r0, [pc, #136]	@ (8009010 <vTaskStartScheduler+0xbc>)
 8008f86:	f7ff fe09 	bl	8008b9c <xTaskCreateStatic>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	4a21      	ldr	r2, [pc, #132]	@ (8009014 <vTaskStartScheduler+0xc0>)
 8008f8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008f90:	4b20      	ldr	r3, [pc, #128]	@ (8009014 <vTaskStartScheduler+0xc0>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d002      	beq.n	8008f9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	617b      	str	r3, [r7, #20]
 8008f9c:	e001      	b.n	8008fa2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d102      	bne.n	8008fae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008fa8:	f000 fe26 	bl	8009bf8 <xTimerCreateTimerTask>
 8008fac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d116      	bne.n	8008fe2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb8:	f383 8811 	msr	BASEPRI, r3
 8008fbc:	f3bf 8f6f 	isb	sy
 8008fc0:	f3bf 8f4f 	dsb	sy
 8008fc4:	613b      	str	r3, [r7, #16]
}
 8008fc6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008fc8:	4b13      	ldr	r3, [pc, #76]	@ (8009018 <vTaskStartScheduler+0xc4>)
 8008fca:	f04f 32ff 	mov.w	r2, #4294967295
 8008fce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008fd0:	4b12      	ldr	r3, [pc, #72]	@ (800901c <vTaskStartScheduler+0xc8>)
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008fd6:	4b12      	ldr	r3, [pc, #72]	@ (8009020 <vTaskStartScheduler+0xcc>)
 8008fd8:	2200      	movs	r2, #0
 8008fda:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008fdc:	f001 f9f0 	bl	800a3c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008fe0:	e00f      	b.n	8009002 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fe8:	d10b      	bne.n	8009002 <vTaskStartScheduler+0xae>
	__asm volatile
 8008fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fee:	f383 8811 	msr	BASEPRI, r3
 8008ff2:	f3bf 8f6f 	isb	sy
 8008ff6:	f3bf 8f4f 	dsb	sy
 8008ffa:	60fb      	str	r3, [r7, #12]
}
 8008ffc:	bf00      	nop
 8008ffe:	bf00      	nop
 8009000:	e7fd      	b.n	8008ffe <vTaskStartScheduler+0xaa>
}
 8009002:	bf00      	nop
 8009004:	3718      	adds	r7, #24
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
 800900a:	bf00      	nop
 800900c:	08015ed8 	.word	0x08015ed8
 8009010:	08009669 	.word	0x08009669
 8009014:	24000ed4 	.word	0x24000ed4
 8009018:	24000ed0 	.word	0x24000ed0
 800901c:	24000ebc 	.word	0x24000ebc
 8009020:	24000eb4 	.word	0x24000eb4

08009024 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009024:	b480      	push	{r7}
 8009026:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009028:	4b04      	ldr	r3, [pc, #16]	@ (800903c <vTaskSuspendAll+0x18>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	3301      	adds	r3, #1
 800902e:	4a03      	ldr	r2, [pc, #12]	@ (800903c <vTaskSuspendAll+0x18>)
 8009030:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009032:	bf00      	nop
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr
 800903c:	24000ed8 	.word	0x24000ed8

08009040 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b084      	sub	sp, #16
 8009044:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009046:	2300      	movs	r3, #0
 8009048:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800904a:	2300      	movs	r3, #0
 800904c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800904e:	4b42      	ldr	r3, [pc, #264]	@ (8009158 <xTaskResumeAll+0x118>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d10b      	bne.n	800906e <xTaskResumeAll+0x2e>
	__asm volatile
 8009056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800905a:	f383 8811 	msr	BASEPRI, r3
 800905e:	f3bf 8f6f 	isb	sy
 8009062:	f3bf 8f4f 	dsb	sy
 8009066:	603b      	str	r3, [r7, #0]
}
 8009068:	bf00      	nop
 800906a:	bf00      	nop
 800906c:	e7fd      	b.n	800906a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800906e:	f001 fa4b 	bl	800a508 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009072:	4b39      	ldr	r3, [pc, #228]	@ (8009158 <xTaskResumeAll+0x118>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	3b01      	subs	r3, #1
 8009078:	4a37      	ldr	r2, [pc, #220]	@ (8009158 <xTaskResumeAll+0x118>)
 800907a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800907c:	4b36      	ldr	r3, [pc, #216]	@ (8009158 <xTaskResumeAll+0x118>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d162      	bne.n	800914a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009084:	4b35      	ldr	r3, [pc, #212]	@ (800915c <xTaskResumeAll+0x11c>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d05e      	beq.n	800914a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800908c:	e02f      	b.n	80090ee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800908e:	4b34      	ldr	r3, [pc, #208]	@ (8009160 <xTaskResumeAll+0x120>)
 8009090:	68db      	ldr	r3, [r3, #12]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	3318      	adds	r3, #24
 800909a:	4618      	mov	r0, r3
 800909c:	f7fe fc70 	bl	8007980 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	3304      	adds	r3, #4
 80090a4:	4618      	mov	r0, r3
 80090a6:	f7fe fc6b 	bl	8007980 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090ae:	4b2d      	ldr	r3, [pc, #180]	@ (8009164 <xTaskResumeAll+0x124>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d903      	bls.n	80090be <xTaskResumeAll+0x7e>
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ba:	4a2a      	ldr	r2, [pc, #168]	@ (8009164 <xTaskResumeAll+0x124>)
 80090bc:	6013      	str	r3, [r2, #0]
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090c2:	4613      	mov	r3, r2
 80090c4:	009b      	lsls	r3, r3, #2
 80090c6:	4413      	add	r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	4a27      	ldr	r2, [pc, #156]	@ (8009168 <xTaskResumeAll+0x128>)
 80090cc:	441a      	add	r2, r3
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	3304      	adds	r3, #4
 80090d2:	4619      	mov	r1, r3
 80090d4:	4610      	mov	r0, r2
 80090d6:	f7fe fbf6 	bl	80078c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090de:	4b23      	ldr	r3, [pc, #140]	@ (800916c <xTaskResumeAll+0x12c>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d302      	bcc.n	80090ee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80090e8:	4b21      	ldr	r3, [pc, #132]	@ (8009170 <xTaskResumeAll+0x130>)
 80090ea:	2201      	movs	r2, #1
 80090ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80090ee:	4b1c      	ldr	r3, [pc, #112]	@ (8009160 <xTaskResumeAll+0x120>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d1cb      	bne.n	800908e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d001      	beq.n	8009100 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80090fc:	f000 fb6a 	bl	80097d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009100:	4b1c      	ldr	r3, [pc, #112]	@ (8009174 <xTaskResumeAll+0x134>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d010      	beq.n	800912e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800910c:	f000 f858 	bl	80091c0 <xTaskIncrementTick>
 8009110:	4603      	mov	r3, r0
 8009112:	2b00      	cmp	r3, #0
 8009114:	d002      	beq.n	800911c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009116:	4b16      	ldr	r3, [pc, #88]	@ (8009170 <xTaskResumeAll+0x130>)
 8009118:	2201      	movs	r2, #1
 800911a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	3b01      	subs	r3, #1
 8009120:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d1f1      	bne.n	800910c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009128:	4b12      	ldr	r3, [pc, #72]	@ (8009174 <xTaskResumeAll+0x134>)
 800912a:	2200      	movs	r2, #0
 800912c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800912e:	4b10      	ldr	r3, [pc, #64]	@ (8009170 <xTaskResumeAll+0x130>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d009      	beq.n	800914a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009136:	2301      	movs	r3, #1
 8009138:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800913a:	4b0f      	ldr	r3, [pc, #60]	@ (8009178 <xTaskResumeAll+0x138>)
 800913c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009140:	601a      	str	r2, [r3, #0]
 8009142:	f3bf 8f4f 	dsb	sy
 8009146:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800914a:	f001 fa0f 	bl	800a56c <vPortExitCritical>

	return xAlreadyYielded;
 800914e:	68bb      	ldr	r3, [r7, #8]
}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}
 8009158:	24000ed8 	.word	0x24000ed8
 800915c:	24000eb0 	.word	0x24000eb0
 8009160:	24000e70 	.word	0x24000e70
 8009164:	24000eb8 	.word	0x24000eb8
 8009168:	240009e0 	.word	0x240009e0
 800916c:	240009dc 	.word	0x240009dc
 8009170:	24000ec4 	.word	0x24000ec4
 8009174:	24000ec0 	.word	0x24000ec0
 8009178:	e000ed04 	.word	0xe000ed04

0800917c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800917c:	b480      	push	{r7}
 800917e:	b083      	sub	sp, #12
 8009180:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009182:	4b05      	ldr	r3, [pc, #20]	@ (8009198 <xTaskGetTickCount+0x1c>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009188:	687b      	ldr	r3, [r7, #4]
}
 800918a:	4618      	mov	r0, r3
 800918c:	370c      	adds	r7, #12
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop
 8009198:	24000eb4 	.word	0x24000eb4

0800919c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b082      	sub	sp, #8
 80091a0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80091a2:	f001 fa91 	bl	800a6c8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80091a6:	2300      	movs	r3, #0
 80091a8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80091aa:	4b04      	ldr	r3, [pc, #16]	@ (80091bc <xTaskGetTickCountFromISR+0x20>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80091b0:	683b      	ldr	r3, [r7, #0]
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3708      	adds	r7, #8
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}
 80091ba:	bf00      	nop
 80091bc:	24000eb4 	.word	0x24000eb4

080091c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b086      	sub	sp, #24
 80091c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80091c6:	2300      	movs	r3, #0
 80091c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091ca:	4b4f      	ldr	r3, [pc, #316]	@ (8009308 <xTaskIncrementTick+0x148>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f040 8090 	bne.w	80092f4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80091d4:	4b4d      	ldr	r3, [pc, #308]	@ (800930c <xTaskIncrementTick+0x14c>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	3301      	adds	r3, #1
 80091da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80091dc:	4a4b      	ldr	r2, [pc, #300]	@ (800930c <xTaskIncrementTick+0x14c>)
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80091e2:	693b      	ldr	r3, [r7, #16]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d121      	bne.n	800922c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80091e8:	4b49      	ldr	r3, [pc, #292]	@ (8009310 <xTaskIncrementTick+0x150>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d00b      	beq.n	800920a <xTaskIncrementTick+0x4a>
	__asm volatile
 80091f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f6:	f383 8811 	msr	BASEPRI, r3
 80091fa:	f3bf 8f6f 	isb	sy
 80091fe:	f3bf 8f4f 	dsb	sy
 8009202:	603b      	str	r3, [r7, #0]
}
 8009204:	bf00      	nop
 8009206:	bf00      	nop
 8009208:	e7fd      	b.n	8009206 <xTaskIncrementTick+0x46>
 800920a:	4b41      	ldr	r3, [pc, #260]	@ (8009310 <xTaskIncrementTick+0x150>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	60fb      	str	r3, [r7, #12]
 8009210:	4b40      	ldr	r3, [pc, #256]	@ (8009314 <xTaskIncrementTick+0x154>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a3e      	ldr	r2, [pc, #248]	@ (8009310 <xTaskIncrementTick+0x150>)
 8009216:	6013      	str	r3, [r2, #0]
 8009218:	4a3e      	ldr	r2, [pc, #248]	@ (8009314 <xTaskIncrementTick+0x154>)
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	6013      	str	r3, [r2, #0]
 800921e:	4b3e      	ldr	r3, [pc, #248]	@ (8009318 <xTaskIncrementTick+0x158>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	3301      	adds	r3, #1
 8009224:	4a3c      	ldr	r2, [pc, #240]	@ (8009318 <xTaskIncrementTick+0x158>)
 8009226:	6013      	str	r3, [r2, #0]
 8009228:	f000 fad4 	bl	80097d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800922c:	4b3b      	ldr	r3, [pc, #236]	@ (800931c <xTaskIncrementTick+0x15c>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	693a      	ldr	r2, [r7, #16]
 8009232:	429a      	cmp	r2, r3
 8009234:	d349      	bcc.n	80092ca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009236:	4b36      	ldr	r3, [pc, #216]	@ (8009310 <xTaskIncrementTick+0x150>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d104      	bne.n	800924a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009240:	4b36      	ldr	r3, [pc, #216]	@ (800931c <xTaskIncrementTick+0x15c>)
 8009242:	f04f 32ff 	mov.w	r2, #4294967295
 8009246:	601a      	str	r2, [r3, #0]
					break;
 8009248:	e03f      	b.n	80092ca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800924a:	4b31      	ldr	r3, [pc, #196]	@ (8009310 <xTaskIncrementTick+0x150>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	68db      	ldr	r3, [r3, #12]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800925a:	693a      	ldr	r2, [r7, #16]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	429a      	cmp	r2, r3
 8009260:	d203      	bcs.n	800926a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009262:	4a2e      	ldr	r2, [pc, #184]	@ (800931c <xTaskIncrementTick+0x15c>)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009268:	e02f      	b.n	80092ca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	3304      	adds	r3, #4
 800926e:	4618      	mov	r0, r3
 8009270:	f7fe fb86 	bl	8007980 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009278:	2b00      	cmp	r3, #0
 800927a:	d004      	beq.n	8009286 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	3318      	adds	r3, #24
 8009280:	4618      	mov	r0, r3
 8009282:	f7fe fb7d 	bl	8007980 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800928a:	4b25      	ldr	r3, [pc, #148]	@ (8009320 <xTaskIncrementTick+0x160>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	429a      	cmp	r2, r3
 8009290:	d903      	bls.n	800929a <xTaskIncrementTick+0xda>
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009296:	4a22      	ldr	r2, [pc, #136]	@ (8009320 <xTaskIncrementTick+0x160>)
 8009298:	6013      	str	r3, [r2, #0]
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800929e:	4613      	mov	r3, r2
 80092a0:	009b      	lsls	r3, r3, #2
 80092a2:	4413      	add	r3, r2
 80092a4:	009b      	lsls	r3, r3, #2
 80092a6:	4a1f      	ldr	r2, [pc, #124]	@ (8009324 <xTaskIncrementTick+0x164>)
 80092a8:	441a      	add	r2, r3
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	3304      	adds	r3, #4
 80092ae:	4619      	mov	r1, r3
 80092b0:	4610      	mov	r0, r2
 80092b2:	f7fe fb08 	bl	80078c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ba:	4b1b      	ldr	r3, [pc, #108]	@ (8009328 <xTaskIncrementTick+0x168>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d3b8      	bcc.n	8009236 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80092c4:	2301      	movs	r3, #1
 80092c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092c8:	e7b5      	b.n	8009236 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80092ca:	4b17      	ldr	r3, [pc, #92]	@ (8009328 <xTaskIncrementTick+0x168>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092d0:	4914      	ldr	r1, [pc, #80]	@ (8009324 <xTaskIncrementTick+0x164>)
 80092d2:	4613      	mov	r3, r2
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	4413      	add	r3, r2
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	440b      	add	r3, r1
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d901      	bls.n	80092e6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80092e2:	2301      	movs	r3, #1
 80092e4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80092e6:	4b11      	ldr	r3, [pc, #68]	@ (800932c <xTaskIncrementTick+0x16c>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d007      	beq.n	80092fe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80092ee:	2301      	movs	r3, #1
 80092f0:	617b      	str	r3, [r7, #20]
 80092f2:	e004      	b.n	80092fe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80092f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009330 <xTaskIncrementTick+0x170>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	3301      	adds	r3, #1
 80092fa:	4a0d      	ldr	r2, [pc, #52]	@ (8009330 <xTaskIncrementTick+0x170>)
 80092fc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80092fe:	697b      	ldr	r3, [r7, #20]
}
 8009300:	4618      	mov	r0, r3
 8009302:	3718      	adds	r7, #24
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}
 8009308:	24000ed8 	.word	0x24000ed8
 800930c:	24000eb4 	.word	0x24000eb4
 8009310:	24000e68 	.word	0x24000e68
 8009314:	24000e6c 	.word	0x24000e6c
 8009318:	24000ec8 	.word	0x24000ec8
 800931c:	24000ed0 	.word	0x24000ed0
 8009320:	24000eb8 	.word	0x24000eb8
 8009324:	240009e0 	.word	0x240009e0
 8009328:	240009dc 	.word	0x240009dc
 800932c:	24000ec4 	.word	0x24000ec4
 8009330:	24000ec0 	.word	0x24000ec0

08009334 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009334:	b480      	push	{r7}
 8009336:	b085      	sub	sp, #20
 8009338:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800933a:	4b28      	ldr	r3, [pc, #160]	@ (80093dc <vTaskSwitchContext+0xa8>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d003      	beq.n	800934a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009342:	4b27      	ldr	r3, [pc, #156]	@ (80093e0 <vTaskSwitchContext+0xac>)
 8009344:	2201      	movs	r2, #1
 8009346:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009348:	e042      	b.n	80093d0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800934a:	4b25      	ldr	r3, [pc, #148]	@ (80093e0 <vTaskSwitchContext+0xac>)
 800934c:	2200      	movs	r2, #0
 800934e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009350:	4b24      	ldr	r3, [pc, #144]	@ (80093e4 <vTaskSwitchContext+0xb0>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	60fb      	str	r3, [r7, #12]
 8009356:	e011      	b.n	800937c <vTaskSwitchContext+0x48>
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10b      	bne.n	8009376 <vTaskSwitchContext+0x42>
	__asm volatile
 800935e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009362:	f383 8811 	msr	BASEPRI, r3
 8009366:	f3bf 8f6f 	isb	sy
 800936a:	f3bf 8f4f 	dsb	sy
 800936e:	607b      	str	r3, [r7, #4]
}
 8009370:	bf00      	nop
 8009372:	bf00      	nop
 8009374:	e7fd      	b.n	8009372 <vTaskSwitchContext+0x3e>
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	3b01      	subs	r3, #1
 800937a:	60fb      	str	r3, [r7, #12]
 800937c:	491a      	ldr	r1, [pc, #104]	@ (80093e8 <vTaskSwitchContext+0xb4>)
 800937e:	68fa      	ldr	r2, [r7, #12]
 8009380:	4613      	mov	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4413      	add	r3, r2
 8009386:	009b      	lsls	r3, r3, #2
 8009388:	440b      	add	r3, r1
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d0e3      	beq.n	8009358 <vTaskSwitchContext+0x24>
 8009390:	68fa      	ldr	r2, [r7, #12]
 8009392:	4613      	mov	r3, r2
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	4413      	add	r3, r2
 8009398:	009b      	lsls	r3, r3, #2
 800939a:	4a13      	ldr	r2, [pc, #76]	@ (80093e8 <vTaskSwitchContext+0xb4>)
 800939c:	4413      	add	r3, r2
 800939e:	60bb      	str	r3, [r7, #8]
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	685a      	ldr	r2, [r3, #4]
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	605a      	str	r2, [r3, #4]
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	685a      	ldr	r2, [r3, #4]
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	3308      	adds	r3, #8
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d104      	bne.n	80093c0 <vTaskSwitchContext+0x8c>
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	685a      	ldr	r2, [r3, #4]
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	605a      	str	r2, [r3, #4]
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	68db      	ldr	r3, [r3, #12]
 80093c6:	4a09      	ldr	r2, [pc, #36]	@ (80093ec <vTaskSwitchContext+0xb8>)
 80093c8:	6013      	str	r3, [r2, #0]
 80093ca:	4a06      	ldr	r2, [pc, #24]	@ (80093e4 <vTaskSwitchContext+0xb0>)
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6013      	str	r3, [r2, #0]
}
 80093d0:	bf00      	nop
 80093d2:	3714      	adds	r7, #20
 80093d4:	46bd      	mov	sp, r7
 80093d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093da:	4770      	bx	lr
 80093dc:	24000ed8 	.word	0x24000ed8
 80093e0:	24000ec4 	.word	0x24000ec4
 80093e4:	24000eb8 	.word	0x24000eb8
 80093e8:	240009e0 	.word	0x240009e0
 80093ec:	240009dc 	.word	0x240009dc

080093f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d10b      	bne.n	8009418 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009404:	f383 8811 	msr	BASEPRI, r3
 8009408:	f3bf 8f6f 	isb	sy
 800940c:	f3bf 8f4f 	dsb	sy
 8009410:	60fb      	str	r3, [r7, #12]
}
 8009412:	bf00      	nop
 8009414:	bf00      	nop
 8009416:	e7fd      	b.n	8009414 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009418:	4b07      	ldr	r3, [pc, #28]	@ (8009438 <vTaskPlaceOnEventList+0x48>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	3318      	adds	r3, #24
 800941e:	4619      	mov	r1, r3
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f7fe fa74 	bl	800790e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009426:	2101      	movs	r1, #1
 8009428:	6838      	ldr	r0, [r7, #0]
 800942a:	f000 fb91 	bl	8009b50 <prvAddCurrentTaskToDelayedList>
}
 800942e:	bf00      	nop
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	240009dc 	.word	0x240009dc

0800943c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800943c:	b580      	push	{r7, lr}
 800943e:	b086      	sub	sp, #24
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d10b      	bne.n	8009466 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800944e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009452:	f383 8811 	msr	BASEPRI, r3
 8009456:	f3bf 8f6f 	isb	sy
 800945a:	f3bf 8f4f 	dsb	sy
 800945e:	617b      	str	r3, [r7, #20]
}
 8009460:	bf00      	nop
 8009462:	bf00      	nop
 8009464:	e7fd      	b.n	8009462 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009466:	4b0a      	ldr	r3, [pc, #40]	@ (8009490 <vTaskPlaceOnEventListRestricted+0x54>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	3318      	adds	r3, #24
 800946c:	4619      	mov	r1, r3
 800946e:	68f8      	ldr	r0, [r7, #12]
 8009470:	f7fe fa29 	bl	80078c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d002      	beq.n	8009480 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800947a:	f04f 33ff 	mov.w	r3, #4294967295
 800947e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009480:	6879      	ldr	r1, [r7, #4]
 8009482:	68b8      	ldr	r0, [r7, #8]
 8009484:	f000 fb64 	bl	8009b50 <prvAddCurrentTaskToDelayedList>
	}
 8009488:	bf00      	nop
 800948a:	3718      	adds	r7, #24
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}
 8009490:	240009dc 	.word	0x240009dc

08009494 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b086      	sub	sp, #24
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d10b      	bne.n	80094c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80094aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ae:	f383 8811 	msr	BASEPRI, r3
 80094b2:	f3bf 8f6f 	isb	sy
 80094b6:	f3bf 8f4f 	dsb	sy
 80094ba:	60fb      	str	r3, [r7, #12]
}
 80094bc:	bf00      	nop
 80094be:	bf00      	nop
 80094c0:	e7fd      	b.n	80094be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	3318      	adds	r3, #24
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7fe fa5a 	bl	8007980 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009544 <xTaskRemoveFromEventList+0xb0>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d11d      	bne.n	8009510 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	3304      	adds	r3, #4
 80094d8:	4618      	mov	r0, r3
 80094da:	f7fe fa51 	bl	8007980 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094e2:	4b19      	ldr	r3, [pc, #100]	@ (8009548 <xTaskRemoveFromEventList+0xb4>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d903      	bls.n	80094f2 <xTaskRemoveFromEventList+0x5e>
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ee:	4a16      	ldr	r2, [pc, #88]	@ (8009548 <xTaskRemoveFromEventList+0xb4>)
 80094f0:	6013      	str	r3, [r2, #0]
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094f6:	4613      	mov	r3, r2
 80094f8:	009b      	lsls	r3, r3, #2
 80094fa:	4413      	add	r3, r2
 80094fc:	009b      	lsls	r3, r3, #2
 80094fe:	4a13      	ldr	r2, [pc, #76]	@ (800954c <xTaskRemoveFromEventList+0xb8>)
 8009500:	441a      	add	r2, r3
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	3304      	adds	r3, #4
 8009506:	4619      	mov	r1, r3
 8009508:	4610      	mov	r0, r2
 800950a:	f7fe f9dc 	bl	80078c6 <vListInsertEnd>
 800950e:	e005      	b.n	800951c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	3318      	adds	r3, #24
 8009514:	4619      	mov	r1, r3
 8009516:	480e      	ldr	r0, [pc, #56]	@ (8009550 <xTaskRemoveFromEventList+0xbc>)
 8009518:	f7fe f9d5 	bl	80078c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009520:	4b0c      	ldr	r3, [pc, #48]	@ (8009554 <xTaskRemoveFromEventList+0xc0>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009526:	429a      	cmp	r2, r3
 8009528:	d905      	bls.n	8009536 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800952a:	2301      	movs	r3, #1
 800952c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800952e:	4b0a      	ldr	r3, [pc, #40]	@ (8009558 <xTaskRemoveFromEventList+0xc4>)
 8009530:	2201      	movs	r2, #1
 8009532:	601a      	str	r2, [r3, #0]
 8009534:	e001      	b.n	800953a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009536:	2300      	movs	r3, #0
 8009538:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800953a:	697b      	ldr	r3, [r7, #20]
}
 800953c:	4618      	mov	r0, r3
 800953e:	3718      	adds	r7, #24
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}
 8009544:	24000ed8 	.word	0x24000ed8
 8009548:	24000eb8 	.word	0x24000eb8
 800954c:	240009e0 	.word	0x240009e0
 8009550:	24000e70 	.word	0x24000e70
 8009554:	240009dc 	.word	0x240009dc
 8009558:	24000ec4 	.word	0x24000ec4

0800955c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009564:	4b06      	ldr	r3, [pc, #24]	@ (8009580 <vTaskInternalSetTimeOutState+0x24>)
 8009566:	681a      	ldr	r2, [r3, #0]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800956c:	4b05      	ldr	r3, [pc, #20]	@ (8009584 <vTaskInternalSetTimeOutState+0x28>)
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	605a      	str	r2, [r3, #4]
}
 8009574:	bf00      	nop
 8009576:	370c      	adds	r7, #12
 8009578:	46bd      	mov	sp, r7
 800957a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957e:	4770      	bx	lr
 8009580:	24000ec8 	.word	0x24000ec8
 8009584:	24000eb4 	.word	0x24000eb4

08009588 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b088      	sub	sp, #32
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d10b      	bne.n	80095b0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800959c:	f383 8811 	msr	BASEPRI, r3
 80095a0:	f3bf 8f6f 	isb	sy
 80095a4:	f3bf 8f4f 	dsb	sy
 80095a8:	613b      	str	r3, [r7, #16]
}
 80095aa:	bf00      	nop
 80095ac:	bf00      	nop
 80095ae:	e7fd      	b.n	80095ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d10b      	bne.n	80095ce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	60fb      	str	r3, [r7, #12]
}
 80095c8:	bf00      	nop
 80095ca:	bf00      	nop
 80095cc:	e7fd      	b.n	80095ca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80095ce:	f000 ff9b 	bl	800a508 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80095d2:	4b1d      	ldr	r3, [pc, #116]	@ (8009648 <xTaskCheckForTimeOut+0xc0>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	69ba      	ldr	r2, [r7, #24]
 80095de:	1ad3      	subs	r3, r2, r3
 80095e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ea:	d102      	bne.n	80095f2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80095ec:	2300      	movs	r3, #0
 80095ee:	61fb      	str	r3, [r7, #28]
 80095f0:	e023      	b.n	800963a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681a      	ldr	r2, [r3, #0]
 80095f6:	4b15      	ldr	r3, [pc, #84]	@ (800964c <xTaskCheckForTimeOut+0xc4>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d007      	beq.n	800960e <xTaskCheckForTimeOut+0x86>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	69ba      	ldr	r2, [r7, #24]
 8009604:	429a      	cmp	r2, r3
 8009606:	d302      	bcc.n	800960e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009608:	2301      	movs	r3, #1
 800960a:	61fb      	str	r3, [r7, #28]
 800960c:	e015      	b.n	800963a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	697a      	ldr	r2, [r7, #20]
 8009614:	429a      	cmp	r2, r3
 8009616:	d20b      	bcs.n	8009630 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	1ad2      	subs	r2, r2, r3
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f7ff ff99 	bl	800955c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800962a:	2300      	movs	r3, #0
 800962c:	61fb      	str	r3, [r7, #28]
 800962e:	e004      	b.n	800963a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	2200      	movs	r2, #0
 8009634:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009636:	2301      	movs	r3, #1
 8009638:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800963a:	f000 ff97 	bl	800a56c <vPortExitCritical>

	return xReturn;
 800963e:	69fb      	ldr	r3, [r7, #28]
}
 8009640:	4618      	mov	r0, r3
 8009642:	3720      	adds	r7, #32
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}
 8009648:	24000eb4 	.word	0x24000eb4
 800964c:	24000ec8 	.word	0x24000ec8

08009650 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009650:	b480      	push	{r7}
 8009652:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009654:	4b03      	ldr	r3, [pc, #12]	@ (8009664 <vTaskMissedYield+0x14>)
 8009656:	2201      	movs	r2, #1
 8009658:	601a      	str	r2, [r3, #0]
}
 800965a:	bf00      	nop
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr
 8009664:	24000ec4 	.word	0x24000ec4

08009668 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b082      	sub	sp, #8
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009670:	f000 f852 	bl	8009718 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009674:	4b06      	ldr	r3, [pc, #24]	@ (8009690 <prvIdleTask+0x28>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	2b01      	cmp	r3, #1
 800967a:	d9f9      	bls.n	8009670 <prvIdleTask+0x8>
			{
				taskYIELD();
 800967c:	4b05      	ldr	r3, [pc, #20]	@ (8009694 <prvIdleTask+0x2c>)
 800967e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009682:	601a      	str	r2, [r3, #0]
 8009684:	f3bf 8f4f 	dsb	sy
 8009688:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800968c:	e7f0      	b.n	8009670 <prvIdleTask+0x8>
 800968e:	bf00      	nop
 8009690:	240009e0 	.word	0x240009e0
 8009694:	e000ed04 	.word	0xe000ed04

08009698 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b082      	sub	sp, #8
 800969c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800969e:	2300      	movs	r3, #0
 80096a0:	607b      	str	r3, [r7, #4]
 80096a2:	e00c      	b.n	80096be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	4613      	mov	r3, r2
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	4413      	add	r3, r2
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	4a12      	ldr	r2, [pc, #72]	@ (80096f8 <prvInitialiseTaskLists+0x60>)
 80096b0:	4413      	add	r3, r2
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7fe f8da 	bl	800786c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	3301      	adds	r3, #1
 80096bc:	607b      	str	r3, [r7, #4]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2b37      	cmp	r3, #55	@ 0x37
 80096c2:	d9ef      	bls.n	80096a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80096c4:	480d      	ldr	r0, [pc, #52]	@ (80096fc <prvInitialiseTaskLists+0x64>)
 80096c6:	f7fe f8d1 	bl	800786c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80096ca:	480d      	ldr	r0, [pc, #52]	@ (8009700 <prvInitialiseTaskLists+0x68>)
 80096cc:	f7fe f8ce 	bl	800786c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80096d0:	480c      	ldr	r0, [pc, #48]	@ (8009704 <prvInitialiseTaskLists+0x6c>)
 80096d2:	f7fe f8cb 	bl	800786c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80096d6:	480c      	ldr	r0, [pc, #48]	@ (8009708 <prvInitialiseTaskLists+0x70>)
 80096d8:	f7fe f8c8 	bl	800786c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80096dc:	480b      	ldr	r0, [pc, #44]	@ (800970c <prvInitialiseTaskLists+0x74>)
 80096de:	f7fe f8c5 	bl	800786c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80096e2:	4b0b      	ldr	r3, [pc, #44]	@ (8009710 <prvInitialiseTaskLists+0x78>)
 80096e4:	4a05      	ldr	r2, [pc, #20]	@ (80096fc <prvInitialiseTaskLists+0x64>)
 80096e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80096e8:	4b0a      	ldr	r3, [pc, #40]	@ (8009714 <prvInitialiseTaskLists+0x7c>)
 80096ea:	4a05      	ldr	r2, [pc, #20]	@ (8009700 <prvInitialiseTaskLists+0x68>)
 80096ec:	601a      	str	r2, [r3, #0]
}
 80096ee:	bf00      	nop
 80096f0:	3708      	adds	r7, #8
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	240009e0 	.word	0x240009e0
 80096fc:	24000e40 	.word	0x24000e40
 8009700:	24000e54 	.word	0x24000e54
 8009704:	24000e70 	.word	0x24000e70
 8009708:	24000e84 	.word	0x24000e84
 800970c:	24000e9c 	.word	0x24000e9c
 8009710:	24000e68 	.word	0x24000e68
 8009714:	24000e6c 	.word	0x24000e6c

08009718 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800971e:	e019      	b.n	8009754 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009720:	f000 fef2 	bl	800a508 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009724:	4b10      	ldr	r3, [pc, #64]	@ (8009768 <prvCheckTasksWaitingTermination+0x50>)
 8009726:	68db      	ldr	r3, [r3, #12]
 8009728:	68db      	ldr	r3, [r3, #12]
 800972a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	3304      	adds	r3, #4
 8009730:	4618      	mov	r0, r3
 8009732:	f7fe f925 	bl	8007980 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009736:	4b0d      	ldr	r3, [pc, #52]	@ (800976c <prvCheckTasksWaitingTermination+0x54>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	3b01      	subs	r3, #1
 800973c:	4a0b      	ldr	r2, [pc, #44]	@ (800976c <prvCheckTasksWaitingTermination+0x54>)
 800973e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009740:	4b0b      	ldr	r3, [pc, #44]	@ (8009770 <prvCheckTasksWaitingTermination+0x58>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	3b01      	subs	r3, #1
 8009746:	4a0a      	ldr	r2, [pc, #40]	@ (8009770 <prvCheckTasksWaitingTermination+0x58>)
 8009748:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800974a:	f000 ff0f 	bl	800a56c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f000 f810 	bl	8009774 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009754:	4b06      	ldr	r3, [pc, #24]	@ (8009770 <prvCheckTasksWaitingTermination+0x58>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d1e1      	bne.n	8009720 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800975c:	bf00      	nop
 800975e:	bf00      	nop
 8009760:	3708      	adds	r7, #8
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
 8009766:	bf00      	nop
 8009768:	24000e84 	.word	0x24000e84
 800976c:	24000eb0 	.word	0x24000eb0
 8009770:	24000e98 	.word	0x24000e98

08009774 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009782:	2b00      	cmp	r3, #0
 8009784:	d108      	bne.n	8009798 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800978a:	4618      	mov	r0, r3
 800978c:	f001 f8ac 	bl	800a8e8 <vPortFree>
				vPortFree( pxTCB );
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	f001 f8a9 	bl	800a8e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009796:	e019      	b.n	80097cc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d103      	bne.n	80097aa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f001 f8a0 	bl	800a8e8 <vPortFree>
	}
 80097a8:	e010      	b.n	80097cc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d00b      	beq.n	80097cc <prvDeleteTCB+0x58>
	__asm volatile
 80097b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b8:	f383 8811 	msr	BASEPRI, r3
 80097bc:	f3bf 8f6f 	isb	sy
 80097c0:	f3bf 8f4f 	dsb	sy
 80097c4:	60fb      	str	r3, [r7, #12]
}
 80097c6:	bf00      	nop
 80097c8:	bf00      	nop
 80097ca:	e7fd      	b.n	80097c8 <prvDeleteTCB+0x54>
	}
 80097cc:	bf00      	nop
 80097ce:	3710      	adds	r7, #16
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}

080097d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80097d4:	b480      	push	{r7}
 80097d6:	b083      	sub	sp, #12
 80097d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097da:	4b0c      	ldr	r3, [pc, #48]	@ (800980c <prvResetNextTaskUnblockTime+0x38>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d104      	bne.n	80097ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80097e4:	4b0a      	ldr	r3, [pc, #40]	@ (8009810 <prvResetNextTaskUnblockTime+0x3c>)
 80097e6:	f04f 32ff 	mov.w	r2, #4294967295
 80097ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80097ec:	e008      	b.n	8009800 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097ee:	4b07      	ldr	r3, [pc, #28]	@ (800980c <prvResetNextTaskUnblockTime+0x38>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	68db      	ldr	r3, [r3, #12]
 80097f4:	68db      	ldr	r3, [r3, #12]
 80097f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	4a04      	ldr	r2, [pc, #16]	@ (8009810 <prvResetNextTaskUnblockTime+0x3c>)
 80097fe:	6013      	str	r3, [r2, #0]
}
 8009800:	bf00      	nop
 8009802:	370c      	adds	r7, #12
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr
 800980c:	24000e68 	.word	0x24000e68
 8009810:	24000ed0 	.word	0x24000ed0

08009814 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009814:	b480      	push	{r7}
 8009816:	b083      	sub	sp, #12
 8009818:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800981a:	4b05      	ldr	r3, [pc, #20]	@ (8009830 <xTaskGetCurrentTaskHandle+0x1c>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009820:	687b      	ldr	r3, [r7, #4]
	}
 8009822:	4618      	mov	r0, r3
 8009824:	370c      	adds	r7, #12
 8009826:	46bd      	mov	sp, r7
 8009828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982c:	4770      	bx	lr
 800982e:	bf00      	nop
 8009830:	240009dc 	.word	0x240009dc

08009834 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800983a:	4b0b      	ldr	r3, [pc, #44]	@ (8009868 <xTaskGetSchedulerState+0x34>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d102      	bne.n	8009848 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009842:	2301      	movs	r3, #1
 8009844:	607b      	str	r3, [r7, #4]
 8009846:	e008      	b.n	800985a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009848:	4b08      	ldr	r3, [pc, #32]	@ (800986c <xTaskGetSchedulerState+0x38>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d102      	bne.n	8009856 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009850:	2302      	movs	r3, #2
 8009852:	607b      	str	r3, [r7, #4]
 8009854:	e001      	b.n	800985a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009856:	2300      	movs	r3, #0
 8009858:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800985a:	687b      	ldr	r3, [r7, #4]
	}
 800985c:	4618      	mov	r0, r3
 800985e:	370c      	adds	r7, #12
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr
 8009868:	24000ebc 	.word	0x24000ebc
 800986c:	24000ed8 	.word	0x24000ed8

08009870 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009870:	b580      	push	{r7, lr}
 8009872:	b084      	sub	sp, #16
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800987c:	2300      	movs	r3, #0
 800987e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d051      	beq.n	800992a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800988a:	4b2a      	ldr	r3, [pc, #168]	@ (8009934 <xTaskPriorityInherit+0xc4>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009890:	429a      	cmp	r2, r3
 8009892:	d241      	bcs.n	8009918 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	699b      	ldr	r3, [r3, #24]
 8009898:	2b00      	cmp	r3, #0
 800989a:	db06      	blt.n	80098aa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800989c:	4b25      	ldr	r3, [pc, #148]	@ (8009934 <xTaskPriorityInherit+0xc4>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	6959      	ldr	r1, [r3, #20]
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098b2:	4613      	mov	r3, r2
 80098b4:	009b      	lsls	r3, r3, #2
 80098b6:	4413      	add	r3, r2
 80098b8:	009b      	lsls	r3, r3, #2
 80098ba:	4a1f      	ldr	r2, [pc, #124]	@ (8009938 <xTaskPriorityInherit+0xc8>)
 80098bc:	4413      	add	r3, r2
 80098be:	4299      	cmp	r1, r3
 80098c0:	d122      	bne.n	8009908 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	3304      	adds	r3, #4
 80098c6:	4618      	mov	r0, r3
 80098c8:	f7fe f85a 	bl	8007980 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80098cc:	4b19      	ldr	r3, [pc, #100]	@ (8009934 <xTaskPriorityInherit+0xc4>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098da:	4b18      	ldr	r3, [pc, #96]	@ (800993c <xTaskPriorityInherit+0xcc>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	429a      	cmp	r2, r3
 80098e0:	d903      	bls.n	80098ea <xTaskPriorityInherit+0x7a>
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e6:	4a15      	ldr	r2, [pc, #84]	@ (800993c <xTaskPriorityInherit+0xcc>)
 80098e8:	6013      	str	r3, [r2, #0]
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ee:	4613      	mov	r3, r2
 80098f0:	009b      	lsls	r3, r3, #2
 80098f2:	4413      	add	r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	4a10      	ldr	r2, [pc, #64]	@ (8009938 <xTaskPriorityInherit+0xc8>)
 80098f8:	441a      	add	r2, r3
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	3304      	adds	r3, #4
 80098fe:	4619      	mov	r1, r3
 8009900:	4610      	mov	r0, r2
 8009902:	f7fd ffe0 	bl	80078c6 <vListInsertEnd>
 8009906:	e004      	b.n	8009912 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009908:	4b0a      	ldr	r3, [pc, #40]	@ (8009934 <xTaskPriorityInherit+0xc4>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009912:	2301      	movs	r3, #1
 8009914:	60fb      	str	r3, [r7, #12]
 8009916:	e008      	b.n	800992a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800991c:	4b05      	ldr	r3, [pc, #20]	@ (8009934 <xTaskPriorityInherit+0xc4>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009922:	429a      	cmp	r2, r3
 8009924:	d201      	bcs.n	800992a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009926:	2301      	movs	r3, #1
 8009928:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800992a:	68fb      	ldr	r3, [r7, #12]
	}
 800992c:	4618      	mov	r0, r3
 800992e:	3710      	adds	r7, #16
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}
 8009934:	240009dc 	.word	0x240009dc
 8009938:	240009e0 	.word	0x240009e0
 800993c:	24000eb8 	.word	0x24000eb8

08009940 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009940:	b580      	push	{r7, lr}
 8009942:	b086      	sub	sp, #24
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800994c:	2300      	movs	r3, #0
 800994e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d058      	beq.n	8009a08 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009956:	4b2f      	ldr	r3, [pc, #188]	@ (8009a14 <xTaskPriorityDisinherit+0xd4>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	693a      	ldr	r2, [r7, #16]
 800995c:	429a      	cmp	r2, r3
 800995e:	d00b      	beq.n	8009978 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009964:	f383 8811 	msr	BASEPRI, r3
 8009968:	f3bf 8f6f 	isb	sy
 800996c:	f3bf 8f4f 	dsb	sy
 8009970:	60fb      	str	r3, [r7, #12]
}
 8009972:	bf00      	nop
 8009974:	bf00      	nop
 8009976:	e7fd      	b.n	8009974 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009978:	693b      	ldr	r3, [r7, #16]
 800997a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800997c:	2b00      	cmp	r3, #0
 800997e:	d10b      	bne.n	8009998 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009984:	f383 8811 	msr	BASEPRI, r3
 8009988:	f3bf 8f6f 	isb	sy
 800998c:	f3bf 8f4f 	dsb	sy
 8009990:	60bb      	str	r3, [r7, #8]
}
 8009992:	bf00      	nop
 8009994:	bf00      	nop
 8009996:	e7fd      	b.n	8009994 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800999c:	1e5a      	subs	r2, r3, #1
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099aa:	429a      	cmp	r2, r3
 80099ac:	d02c      	beq.n	8009a08 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d128      	bne.n	8009a08 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	3304      	adds	r3, #4
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7fd ffe0 	bl	8007980 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099d8:	4b0f      	ldr	r3, [pc, #60]	@ (8009a18 <xTaskPriorityDisinherit+0xd8>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	429a      	cmp	r2, r3
 80099de:	d903      	bls.n	80099e8 <xTaskPriorityDisinherit+0xa8>
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099e4:	4a0c      	ldr	r2, [pc, #48]	@ (8009a18 <xTaskPriorityDisinherit+0xd8>)
 80099e6:	6013      	str	r3, [r2, #0]
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099ec:	4613      	mov	r3, r2
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	4413      	add	r3, r2
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	4a09      	ldr	r2, [pc, #36]	@ (8009a1c <xTaskPriorityDisinherit+0xdc>)
 80099f6:	441a      	add	r2, r3
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	3304      	adds	r3, #4
 80099fc:	4619      	mov	r1, r3
 80099fe:	4610      	mov	r0, r2
 8009a00:	f7fd ff61 	bl	80078c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009a04:	2301      	movs	r3, #1
 8009a06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009a08:	697b      	ldr	r3, [r7, #20]
	}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3718      	adds	r7, #24
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	240009dc 	.word	0x240009dc
 8009a18:	24000eb8 	.word	0x24000eb8
 8009a1c:	240009e0 	.word	0x240009e0

08009a20 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b088      	sub	sp, #32
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d06c      	beq.n	8009b12 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009a38:	69bb      	ldr	r3, [r7, #24]
 8009a3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d10b      	bne.n	8009a58 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a44:	f383 8811 	msr	BASEPRI, r3
 8009a48:	f3bf 8f6f 	isb	sy
 8009a4c:	f3bf 8f4f 	dsb	sy
 8009a50:	60fb      	str	r3, [r7, #12]
}
 8009a52:	bf00      	nop
 8009a54:	bf00      	nop
 8009a56:	e7fd      	b.n	8009a54 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009a58:	69bb      	ldr	r3, [r7, #24]
 8009a5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a5c:	683a      	ldr	r2, [r7, #0]
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d902      	bls.n	8009a68 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	61fb      	str	r3, [r7, #28]
 8009a66:	e002      	b.n	8009a6e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009a68:	69bb      	ldr	r3, [r7, #24]
 8009a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a6c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009a6e:	69bb      	ldr	r3, [r7, #24]
 8009a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a72:	69fa      	ldr	r2, [r7, #28]
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d04c      	beq.n	8009b12 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009a78:	69bb      	ldr	r3, [r7, #24]
 8009a7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a7c:	697a      	ldr	r2, [r7, #20]
 8009a7e:	429a      	cmp	r2, r3
 8009a80:	d147      	bne.n	8009b12 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009a82:	4b26      	ldr	r3, [pc, #152]	@ (8009b1c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	69ba      	ldr	r2, [r7, #24]
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	d10b      	bne.n	8009aa4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a90:	f383 8811 	msr	BASEPRI, r3
 8009a94:	f3bf 8f6f 	isb	sy
 8009a98:	f3bf 8f4f 	dsb	sy
 8009a9c:	60bb      	str	r3, [r7, #8]
}
 8009a9e:	bf00      	nop
 8009aa0:	bf00      	nop
 8009aa2:	e7fd      	b.n	8009aa0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009aa4:	69bb      	ldr	r3, [r7, #24]
 8009aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aa8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009aaa:	69bb      	ldr	r3, [r7, #24]
 8009aac:	69fa      	ldr	r2, [r7, #28]
 8009aae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009ab0:	69bb      	ldr	r3, [r7, #24]
 8009ab2:	699b      	ldr	r3, [r3, #24]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	db04      	blt.n	8009ac2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ab8:	69fb      	ldr	r3, [r7, #28]
 8009aba:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009ac2:	69bb      	ldr	r3, [r7, #24]
 8009ac4:	6959      	ldr	r1, [r3, #20]
 8009ac6:	693a      	ldr	r2, [r7, #16]
 8009ac8:	4613      	mov	r3, r2
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	4413      	add	r3, r2
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	4a13      	ldr	r2, [pc, #76]	@ (8009b20 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009ad2:	4413      	add	r3, r2
 8009ad4:	4299      	cmp	r1, r3
 8009ad6:	d11c      	bne.n	8009b12 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ad8:	69bb      	ldr	r3, [r7, #24]
 8009ada:	3304      	adds	r3, #4
 8009adc:	4618      	mov	r0, r3
 8009ade:	f7fd ff4f 	bl	8007980 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009ae2:	69bb      	ldr	r3, [r7, #24]
 8009ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8009b24 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d903      	bls.n	8009af6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009aee:	69bb      	ldr	r3, [r7, #24]
 8009af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af2:	4a0c      	ldr	r2, [pc, #48]	@ (8009b24 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009af4:	6013      	str	r3, [r2, #0]
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009afa:	4613      	mov	r3, r2
 8009afc:	009b      	lsls	r3, r3, #2
 8009afe:	4413      	add	r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	4a07      	ldr	r2, [pc, #28]	@ (8009b20 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009b04:	441a      	add	r2, r3
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	3304      	adds	r3, #4
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	f7fd feda 	bl	80078c6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b12:	bf00      	nop
 8009b14:	3720      	adds	r7, #32
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	240009dc 	.word	0x240009dc
 8009b20:	240009e0 	.word	0x240009e0
 8009b24:	24000eb8 	.word	0x24000eb8

08009b28 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009b28:	b480      	push	{r7}
 8009b2a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009b2c:	4b07      	ldr	r3, [pc, #28]	@ (8009b4c <pvTaskIncrementMutexHeldCount+0x24>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d004      	beq.n	8009b3e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009b34:	4b05      	ldr	r3, [pc, #20]	@ (8009b4c <pvTaskIncrementMutexHeldCount+0x24>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009b3a:	3201      	adds	r2, #1
 8009b3c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009b3e:	4b03      	ldr	r3, [pc, #12]	@ (8009b4c <pvTaskIncrementMutexHeldCount+0x24>)
 8009b40:	681b      	ldr	r3, [r3, #0]
	}
 8009b42:	4618      	mov	r0, r3
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr
 8009b4c:	240009dc 	.word	0x240009dc

08009b50 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b084      	sub	sp, #16
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
 8009b58:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b5a:	4b21      	ldr	r3, [pc, #132]	@ (8009be0 <prvAddCurrentTaskToDelayedList+0x90>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b60:	4b20      	ldr	r3, [pc, #128]	@ (8009be4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	3304      	adds	r3, #4
 8009b66:	4618      	mov	r0, r3
 8009b68:	f7fd ff0a 	bl	8007980 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b72:	d10a      	bne.n	8009b8a <prvAddCurrentTaskToDelayedList+0x3a>
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d007      	beq.n	8009b8a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8009be4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	3304      	adds	r3, #4
 8009b80:	4619      	mov	r1, r3
 8009b82:	4819      	ldr	r0, [pc, #100]	@ (8009be8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009b84:	f7fd fe9f 	bl	80078c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009b88:	e026      	b.n	8009bd8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	4413      	add	r3, r2
 8009b90:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b92:	4b14      	ldr	r3, [pc, #80]	@ (8009be4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	68ba      	ldr	r2, [r7, #8]
 8009b98:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b9a:	68ba      	ldr	r2, [r7, #8]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d209      	bcs.n	8009bb6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ba2:	4b12      	ldr	r3, [pc, #72]	@ (8009bec <prvAddCurrentTaskToDelayedList+0x9c>)
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8009be4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	3304      	adds	r3, #4
 8009bac:	4619      	mov	r1, r3
 8009bae:	4610      	mov	r0, r2
 8009bb0:	f7fd fead 	bl	800790e <vListInsert>
}
 8009bb4:	e010      	b.n	8009bd8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8009bf0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	4b0a      	ldr	r3, [pc, #40]	@ (8009be4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	3304      	adds	r3, #4
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	4610      	mov	r0, r2
 8009bc4:	f7fd fea3 	bl	800790e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8009bf4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	68ba      	ldr	r2, [r7, #8]
 8009bce:	429a      	cmp	r2, r3
 8009bd0:	d202      	bcs.n	8009bd8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009bd2:	4a08      	ldr	r2, [pc, #32]	@ (8009bf4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	6013      	str	r3, [r2, #0]
}
 8009bd8:	bf00      	nop
 8009bda:	3710      	adds	r7, #16
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}
 8009be0:	24000eb4 	.word	0x24000eb4
 8009be4:	240009dc 	.word	0x240009dc
 8009be8:	24000e9c 	.word	0x24000e9c
 8009bec:	24000e6c 	.word	0x24000e6c
 8009bf0:	24000e68 	.word	0x24000e68
 8009bf4:	24000ed0 	.word	0x24000ed0

08009bf8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b08a      	sub	sp, #40	@ 0x28
 8009bfc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009c02:	f000 fb13 	bl	800a22c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009c06:	4b1d      	ldr	r3, [pc, #116]	@ (8009c7c <xTimerCreateTimerTask+0x84>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d021      	beq.n	8009c52 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009c12:	2300      	movs	r3, #0
 8009c14:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009c16:	1d3a      	adds	r2, r7, #4
 8009c18:	f107 0108 	add.w	r1, r7, #8
 8009c1c:	f107 030c 	add.w	r3, r7, #12
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7fd fe09 	bl	8007838 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c26:	6879      	ldr	r1, [r7, #4]
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	68fa      	ldr	r2, [r7, #12]
 8009c2c:	9202      	str	r2, [sp, #8]
 8009c2e:	9301      	str	r3, [sp, #4]
 8009c30:	2302      	movs	r3, #2
 8009c32:	9300      	str	r3, [sp, #0]
 8009c34:	2300      	movs	r3, #0
 8009c36:	460a      	mov	r2, r1
 8009c38:	4911      	ldr	r1, [pc, #68]	@ (8009c80 <xTimerCreateTimerTask+0x88>)
 8009c3a:	4812      	ldr	r0, [pc, #72]	@ (8009c84 <xTimerCreateTimerTask+0x8c>)
 8009c3c:	f7fe ffae 	bl	8008b9c <xTaskCreateStatic>
 8009c40:	4603      	mov	r3, r0
 8009c42:	4a11      	ldr	r2, [pc, #68]	@ (8009c88 <xTimerCreateTimerTask+0x90>)
 8009c44:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c46:	4b10      	ldr	r3, [pc, #64]	@ (8009c88 <xTimerCreateTimerTask+0x90>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d001      	beq.n	8009c52 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009c4e:	2301      	movs	r3, #1
 8009c50:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d10b      	bne.n	8009c70 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5c:	f383 8811 	msr	BASEPRI, r3
 8009c60:	f3bf 8f6f 	isb	sy
 8009c64:	f3bf 8f4f 	dsb	sy
 8009c68:	613b      	str	r3, [r7, #16]
}
 8009c6a:	bf00      	nop
 8009c6c:	bf00      	nop
 8009c6e:	e7fd      	b.n	8009c6c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009c70:	697b      	ldr	r3, [r7, #20]
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	3718      	adds	r7, #24
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	bf00      	nop
 8009c7c:	24000f0c 	.word	0x24000f0c
 8009c80:	08015ee0 	.word	0x08015ee0
 8009c84:	08009dc5 	.word	0x08009dc5
 8009c88:	24000f10 	.word	0x24000f10

08009c8c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b08a      	sub	sp, #40	@ 0x28
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	60f8      	str	r0, [r7, #12]
 8009c94:	60b9      	str	r1, [r7, #8]
 8009c96:	607a      	str	r2, [r7, #4]
 8009c98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d10b      	bne.n	8009cbc <xTimerGenericCommand+0x30>
	__asm volatile
 8009ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ca8:	f383 8811 	msr	BASEPRI, r3
 8009cac:	f3bf 8f6f 	isb	sy
 8009cb0:	f3bf 8f4f 	dsb	sy
 8009cb4:	623b      	str	r3, [r7, #32]
}
 8009cb6:	bf00      	nop
 8009cb8:	bf00      	nop
 8009cba:	e7fd      	b.n	8009cb8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009cbc:	4b19      	ldr	r3, [pc, #100]	@ (8009d24 <xTimerGenericCommand+0x98>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d02a      	beq.n	8009d1a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	2b05      	cmp	r3, #5
 8009cd4:	dc18      	bgt.n	8009d08 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009cd6:	f7ff fdad 	bl	8009834 <xTaskGetSchedulerState>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	2b02      	cmp	r3, #2
 8009cde:	d109      	bne.n	8009cf4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009ce0:	4b10      	ldr	r3, [pc, #64]	@ (8009d24 <xTimerGenericCommand+0x98>)
 8009ce2:	6818      	ldr	r0, [r3, #0]
 8009ce4:	f107 0110 	add.w	r1, r7, #16
 8009ce8:	2300      	movs	r3, #0
 8009cea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cec:	f7fe f8de 	bl	8007eac <xQueueGenericSend>
 8009cf0:	6278      	str	r0, [r7, #36]	@ 0x24
 8009cf2:	e012      	b.n	8009d1a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8009d24 <xTimerGenericCommand+0x98>)
 8009cf6:	6818      	ldr	r0, [r3, #0]
 8009cf8:	f107 0110 	add.w	r1, r7, #16
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	2200      	movs	r2, #0
 8009d00:	f7fe f8d4 	bl	8007eac <xQueueGenericSend>
 8009d04:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d06:	e008      	b.n	8009d1a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009d08:	4b06      	ldr	r3, [pc, #24]	@ (8009d24 <xTimerGenericCommand+0x98>)
 8009d0a:	6818      	ldr	r0, [r3, #0]
 8009d0c:	f107 0110 	add.w	r1, r7, #16
 8009d10:	2300      	movs	r3, #0
 8009d12:	683a      	ldr	r2, [r7, #0]
 8009d14:	f7fe f9cc 	bl	80080b0 <xQueueGenericSendFromISR>
 8009d18:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3728      	adds	r7, #40	@ 0x28
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}
 8009d24:	24000f0c 	.word	0x24000f0c

08009d28 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b088      	sub	sp, #32
 8009d2c:	af02      	add	r7, sp, #8
 8009d2e:	6078      	str	r0, [r7, #4]
 8009d30:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d32:	4b23      	ldr	r3, [pc, #140]	@ (8009dc0 <prvProcessExpiredTimer+0x98>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	68db      	ldr	r3, [r3, #12]
 8009d38:	68db      	ldr	r3, [r3, #12]
 8009d3a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	3304      	adds	r3, #4
 8009d40:	4618      	mov	r0, r3
 8009d42:	f7fd fe1d 	bl	8007980 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d4c:	f003 0304 	and.w	r3, r3, #4
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d023      	beq.n	8009d9c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	699a      	ldr	r2, [r3, #24]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	18d1      	adds	r1, r2, r3
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	683a      	ldr	r2, [r7, #0]
 8009d60:	6978      	ldr	r0, [r7, #20]
 8009d62:	f000 f8d5 	bl	8009f10 <prvInsertTimerInActiveList>
 8009d66:	4603      	mov	r3, r0
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d020      	beq.n	8009dae <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	9300      	str	r3, [sp, #0]
 8009d70:	2300      	movs	r3, #0
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	2100      	movs	r1, #0
 8009d76:	6978      	ldr	r0, [r7, #20]
 8009d78:	f7ff ff88 	bl	8009c8c <xTimerGenericCommand>
 8009d7c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d114      	bne.n	8009dae <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d88:	f383 8811 	msr	BASEPRI, r3
 8009d8c:	f3bf 8f6f 	isb	sy
 8009d90:	f3bf 8f4f 	dsb	sy
 8009d94:	60fb      	str	r3, [r7, #12]
}
 8009d96:	bf00      	nop
 8009d98:	bf00      	nop
 8009d9a:	e7fd      	b.n	8009d98 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009da2:	f023 0301 	bic.w	r3, r3, #1
 8009da6:	b2da      	uxtb	r2, r3
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	6a1b      	ldr	r3, [r3, #32]
 8009db2:	6978      	ldr	r0, [r7, #20]
 8009db4:	4798      	blx	r3
}
 8009db6:	bf00      	nop
 8009db8:	3718      	adds	r7, #24
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
 8009dbe:	bf00      	nop
 8009dc0:	24000f04 	.word	0x24000f04

08009dc4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b084      	sub	sp, #16
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dcc:	f107 0308 	add.w	r3, r7, #8
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	f000 f859 	bl	8009e88 <prvGetNextExpireTime>
 8009dd6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	4619      	mov	r1, r3
 8009ddc:	68f8      	ldr	r0, [r7, #12]
 8009dde:	f000 f805 	bl	8009dec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009de2:	f000 f8d7 	bl	8009f94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009de6:	bf00      	nop
 8009de8:	e7f0      	b.n	8009dcc <prvTimerTask+0x8>
	...

08009dec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b084      	sub	sp, #16
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009df6:	f7ff f915 	bl	8009024 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dfa:	f107 0308 	add.w	r3, r7, #8
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f000 f866 	bl	8009ed0 <prvSampleTimeNow>
 8009e04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d130      	bne.n	8009e6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d10a      	bne.n	8009e28 <prvProcessTimerOrBlockTask+0x3c>
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d806      	bhi.n	8009e28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009e1a:	f7ff f911 	bl	8009040 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009e1e:	68f9      	ldr	r1, [r7, #12]
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f7ff ff81 	bl	8009d28 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009e26:	e024      	b.n	8009e72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d008      	beq.n	8009e40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e2e:	4b13      	ldr	r3, [pc, #76]	@ (8009e7c <prvProcessTimerOrBlockTask+0x90>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d101      	bne.n	8009e3c <prvProcessTimerOrBlockTask+0x50>
 8009e38:	2301      	movs	r3, #1
 8009e3a:	e000      	b.n	8009e3e <prvProcessTimerOrBlockTask+0x52>
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e40:	4b0f      	ldr	r3, [pc, #60]	@ (8009e80 <prvProcessTimerOrBlockTask+0x94>)
 8009e42:	6818      	ldr	r0, [r3, #0]
 8009e44:	687a      	ldr	r2, [r7, #4]
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	1ad3      	subs	r3, r2, r3
 8009e4a:	683a      	ldr	r2, [r7, #0]
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	f7fe fe71 	bl	8008b34 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e52:	f7ff f8f5 	bl	8009040 <xTaskResumeAll>
 8009e56:	4603      	mov	r3, r0
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d10a      	bne.n	8009e72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e5c:	4b09      	ldr	r3, [pc, #36]	@ (8009e84 <prvProcessTimerOrBlockTask+0x98>)
 8009e5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e62:	601a      	str	r2, [r3, #0]
 8009e64:	f3bf 8f4f 	dsb	sy
 8009e68:	f3bf 8f6f 	isb	sy
}
 8009e6c:	e001      	b.n	8009e72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009e6e:	f7ff f8e7 	bl	8009040 <xTaskResumeAll>
}
 8009e72:	bf00      	nop
 8009e74:	3710      	adds	r7, #16
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	24000f08 	.word	0x24000f08
 8009e80:	24000f0c 	.word	0x24000f0c
 8009e84:	e000ed04 	.word	0xe000ed04

08009e88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b085      	sub	sp, #20
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e90:	4b0e      	ldr	r3, [pc, #56]	@ (8009ecc <prvGetNextExpireTime+0x44>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d101      	bne.n	8009e9e <prvGetNextExpireTime+0x16>
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	e000      	b.n	8009ea0 <prvGetNextExpireTime+0x18>
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d105      	bne.n	8009eb8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009eac:	4b07      	ldr	r3, [pc, #28]	@ (8009ecc <prvGetNextExpireTime+0x44>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68db      	ldr	r3, [r3, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	60fb      	str	r3, [r7, #12]
 8009eb6:	e001      	b.n	8009ebc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3714      	adds	r7, #20
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	24000f04 	.word	0x24000f04

08009ed0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009ed8:	f7ff f950 	bl	800917c <xTaskGetTickCount>
 8009edc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009ede:	4b0b      	ldr	r3, [pc, #44]	@ (8009f0c <prvSampleTimeNow+0x3c>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	68fa      	ldr	r2, [r7, #12]
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	d205      	bcs.n	8009ef4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009ee8:	f000 f93a 	bl	800a160 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	601a      	str	r2, [r3, #0]
 8009ef2:	e002      	b.n	8009efa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009efa:	4a04      	ldr	r2, [pc, #16]	@ (8009f0c <prvSampleTimeNow+0x3c>)
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009f00:	68fb      	ldr	r3, [r7, #12]
}
 8009f02:	4618      	mov	r0, r3
 8009f04:	3710      	adds	r7, #16
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}
 8009f0a:	bf00      	nop
 8009f0c:	24000f14 	.word	0x24000f14

08009f10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b086      	sub	sp, #24
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	607a      	str	r2, [r7, #4]
 8009f1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	68ba      	ldr	r2, [r7, #8]
 8009f26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	68fa      	ldr	r2, [r7, #12]
 8009f2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009f2e:	68ba      	ldr	r2, [r7, #8]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d812      	bhi.n	8009f5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f36:	687a      	ldr	r2, [r7, #4]
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	1ad2      	subs	r2, r2, r3
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	699b      	ldr	r3, [r3, #24]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d302      	bcc.n	8009f4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f44:	2301      	movs	r3, #1
 8009f46:	617b      	str	r3, [r7, #20]
 8009f48:	e01b      	b.n	8009f82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f4a:	4b10      	ldr	r3, [pc, #64]	@ (8009f8c <prvInsertTimerInActiveList+0x7c>)
 8009f4c:	681a      	ldr	r2, [r3, #0]
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	3304      	adds	r3, #4
 8009f52:	4619      	mov	r1, r3
 8009f54:	4610      	mov	r0, r2
 8009f56:	f7fd fcda 	bl	800790e <vListInsert>
 8009f5a:	e012      	b.n	8009f82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f5c:	687a      	ldr	r2, [r7, #4]
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d206      	bcs.n	8009f72 <prvInsertTimerInActiveList+0x62>
 8009f64:	68ba      	ldr	r2, [r7, #8]
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d302      	bcc.n	8009f72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	617b      	str	r3, [r7, #20]
 8009f70:	e007      	b.n	8009f82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f72:	4b07      	ldr	r3, [pc, #28]	@ (8009f90 <prvInsertTimerInActiveList+0x80>)
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	3304      	adds	r3, #4
 8009f7a:	4619      	mov	r1, r3
 8009f7c:	4610      	mov	r0, r2
 8009f7e:	f7fd fcc6 	bl	800790e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f82:	697b      	ldr	r3, [r7, #20]
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	3718      	adds	r7, #24
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}
 8009f8c:	24000f08 	.word	0x24000f08
 8009f90:	24000f04 	.word	0x24000f04

08009f94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b08e      	sub	sp, #56	@ 0x38
 8009f98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f9a:	e0ce      	b.n	800a13a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	da19      	bge.n	8009fd6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009fa2:	1d3b      	adds	r3, r7, #4
 8009fa4:	3304      	adds	r3, #4
 8009fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d10b      	bne.n	8009fc6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fb2:	f383 8811 	msr	BASEPRI, r3
 8009fb6:	f3bf 8f6f 	isb	sy
 8009fba:	f3bf 8f4f 	dsb	sy
 8009fbe:	61fb      	str	r3, [r7, #28]
}
 8009fc0:	bf00      	nop
 8009fc2:	bf00      	nop
 8009fc4:	e7fd      	b.n	8009fc2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fcc:	6850      	ldr	r0, [r2, #4]
 8009fce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fd0:	6892      	ldr	r2, [r2, #8]
 8009fd2:	4611      	mov	r1, r2
 8009fd4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	f2c0 80ae 	blt.w	800a13a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe4:	695b      	ldr	r3, [r3, #20]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d004      	beq.n	8009ff4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fec:	3304      	adds	r3, #4
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f7fd fcc6 	bl	8007980 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ff4:	463b      	mov	r3, r7
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7ff ff6a 	bl	8009ed0 <prvSampleTimeNow>
 8009ffc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2b09      	cmp	r3, #9
 800a002:	f200 8097 	bhi.w	800a134 <prvProcessReceivedCommands+0x1a0>
 800a006:	a201      	add	r2, pc, #4	@ (adr r2, 800a00c <prvProcessReceivedCommands+0x78>)
 800a008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a00c:	0800a035 	.word	0x0800a035
 800a010:	0800a035 	.word	0x0800a035
 800a014:	0800a035 	.word	0x0800a035
 800a018:	0800a0ab 	.word	0x0800a0ab
 800a01c:	0800a0bf 	.word	0x0800a0bf
 800a020:	0800a10b 	.word	0x0800a10b
 800a024:	0800a035 	.word	0x0800a035
 800a028:	0800a035 	.word	0x0800a035
 800a02c:	0800a0ab 	.word	0x0800a0ab
 800a030:	0800a0bf 	.word	0x0800a0bf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a036:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a03a:	f043 0301 	orr.w	r3, r3, #1
 800a03e:	b2da      	uxtb	r2, r3
 800a040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a042:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a046:	68ba      	ldr	r2, [r7, #8]
 800a048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a04a:	699b      	ldr	r3, [r3, #24]
 800a04c:	18d1      	adds	r1, r2, r3
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a052:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a054:	f7ff ff5c 	bl	8009f10 <prvInsertTimerInActiveList>
 800a058:	4603      	mov	r3, r0
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d06c      	beq.n	800a138 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a060:	6a1b      	ldr	r3, [r3, #32]
 800a062:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a064:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a068:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a06c:	f003 0304 	and.w	r3, r3, #4
 800a070:	2b00      	cmp	r3, #0
 800a072:	d061      	beq.n	800a138 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a074:	68ba      	ldr	r2, [r7, #8]
 800a076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a078:	699b      	ldr	r3, [r3, #24]
 800a07a:	441a      	add	r2, r3
 800a07c:	2300      	movs	r3, #0
 800a07e:	9300      	str	r3, [sp, #0]
 800a080:	2300      	movs	r3, #0
 800a082:	2100      	movs	r1, #0
 800a084:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a086:	f7ff fe01 	bl	8009c8c <xTimerGenericCommand>
 800a08a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a08c:	6a3b      	ldr	r3, [r7, #32]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d152      	bne.n	800a138 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a096:	f383 8811 	msr	BASEPRI, r3
 800a09a:	f3bf 8f6f 	isb	sy
 800a09e:	f3bf 8f4f 	dsb	sy
 800a0a2:	61bb      	str	r3, [r7, #24]
}
 800a0a4:	bf00      	nop
 800a0a6:	bf00      	nop
 800a0a8:	e7fd      	b.n	800a0a6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0b0:	f023 0301 	bic.w	r3, r3, #1
 800a0b4:	b2da      	uxtb	r2, r3
 800a0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a0bc:	e03d      	b.n	800a13a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a0be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0c4:	f043 0301 	orr.w	r3, r3, #1
 800a0c8:	b2da      	uxtb	r2, r3
 800a0ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a0d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d8:	699b      	ldr	r3, [r3, #24]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d10b      	bne.n	800a0f6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e2:	f383 8811 	msr	BASEPRI, r3
 800a0e6:	f3bf 8f6f 	isb	sy
 800a0ea:	f3bf 8f4f 	dsb	sy
 800a0ee:	617b      	str	r3, [r7, #20]
}
 800a0f0:	bf00      	nop
 800a0f2:	bf00      	nop
 800a0f4:	e7fd      	b.n	800a0f2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a0f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0f8:	699a      	ldr	r2, [r3, #24]
 800a0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fc:	18d1      	adds	r1, r2, r3
 800a0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a102:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a104:	f7ff ff04 	bl	8009f10 <prvInsertTimerInActiveList>
					break;
 800a108:	e017      	b.n	800a13a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a10c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a110:	f003 0302 	and.w	r3, r3, #2
 800a114:	2b00      	cmp	r3, #0
 800a116:	d103      	bne.n	800a120 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a118:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a11a:	f000 fbe5 	bl	800a8e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a11e:	e00c      	b.n	800a13a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a122:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a126:	f023 0301 	bic.w	r3, r3, #1
 800a12a:	b2da      	uxtb	r2, r3
 800a12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a132:	e002      	b.n	800a13a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a134:	bf00      	nop
 800a136:	e000      	b.n	800a13a <prvProcessReceivedCommands+0x1a6>
					break;
 800a138:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a13a:	4b08      	ldr	r3, [pc, #32]	@ (800a15c <prvProcessReceivedCommands+0x1c8>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	1d39      	adds	r1, r7, #4
 800a140:	2200      	movs	r2, #0
 800a142:	4618      	mov	r0, r3
 800a144:	f7fe f8e2 	bl	800830c <xQueueReceive>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f47f af26 	bne.w	8009f9c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a150:	bf00      	nop
 800a152:	bf00      	nop
 800a154:	3730      	adds	r7, #48	@ 0x30
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
 800a15a:	bf00      	nop
 800a15c:	24000f0c 	.word	0x24000f0c

0800a160 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b088      	sub	sp, #32
 800a164:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a166:	e049      	b.n	800a1fc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a168:	4b2e      	ldr	r3, [pc, #184]	@ (800a224 <prvSwitchTimerLists+0xc4>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	68db      	ldr	r3, [r3, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a172:	4b2c      	ldr	r3, [pc, #176]	@ (800a224 <prvSwitchTimerLists+0xc4>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	68db      	ldr	r3, [r3, #12]
 800a17a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	3304      	adds	r3, #4
 800a180:	4618      	mov	r0, r3
 800a182:	f7fd fbfd 	bl	8007980 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	6a1b      	ldr	r3, [r3, #32]
 800a18a:	68f8      	ldr	r0, [r7, #12]
 800a18c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a194:	f003 0304 	and.w	r3, r3, #4
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d02f      	beq.n	800a1fc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	699b      	ldr	r3, [r3, #24]
 800a1a0:	693a      	ldr	r2, [r7, #16]
 800a1a2:	4413      	add	r3, r2
 800a1a4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a1a6:	68ba      	ldr	r2, [r7, #8]
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d90e      	bls.n	800a1cc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	68ba      	ldr	r2, [r7, #8]
 800a1b2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	68fa      	ldr	r2, [r7, #12]
 800a1b8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a1ba:	4b1a      	ldr	r3, [pc, #104]	@ (800a224 <prvSwitchTimerLists+0xc4>)
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	3304      	adds	r3, #4
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	4610      	mov	r0, r2
 800a1c6:	f7fd fba2 	bl	800790e <vListInsert>
 800a1ca:	e017      	b.n	800a1fc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	9300      	str	r3, [sp, #0]
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	693a      	ldr	r2, [r7, #16]
 800a1d4:	2100      	movs	r1, #0
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f7ff fd58 	bl	8009c8c <xTimerGenericCommand>
 800a1dc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d10b      	bne.n	800a1fc <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a1e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e8:	f383 8811 	msr	BASEPRI, r3
 800a1ec:	f3bf 8f6f 	isb	sy
 800a1f0:	f3bf 8f4f 	dsb	sy
 800a1f4:	603b      	str	r3, [r7, #0]
}
 800a1f6:	bf00      	nop
 800a1f8:	bf00      	nop
 800a1fa:	e7fd      	b.n	800a1f8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1fc:	4b09      	ldr	r3, [pc, #36]	@ (800a224 <prvSwitchTimerLists+0xc4>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d1b0      	bne.n	800a168 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a206:	4b07      	ldr	r3, [pc, #28]	@ (800a224 <prvSwitchTimerLists+0xc4>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a20c:	4b06      	ldr	r3, [pc, #24]	@ (800a228 <prvSwitchTimerLists+0xc8>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a04      	ldr	r2, [pc, #16]	@ (800a224 <prvSwitchTimerLists+0xc4>)
 800a212:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a214:	4a04      	ldr	r2, [pc, #16]	@ (800a228 <prvSwitchTimerLists+0xc8>)
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	6013      	str	r3, [r2, #0]
}
 800a21a:	bf00      	nop
 800a21c:	3718      	adds	r7, #24
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop
 800a224:	24000f04 	.word	0x24000f04
 800a228:	24000f08 	.word	0x24000f08

0800a22c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b082      	sub	sp, #8
 800a230:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a232:	f000 f969 	bl	800a508 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a236:	4b15      	ldr	r3, [pc, #84]	@ (800a28c <prvCheckForValidListAndQueue+0x60>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d120      	bne.n	800a280 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a23e:	4814      	ldr	r0, [pc, #80]	@ (800a290 <prvCheckForValidListAndQueue+0x64>)
 800a240:	f7fd fb14 	bl	800786c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a244:	4813      	ldr	r0, [pc, #76]	@ (800a294 <prvCheckForValidListAndQueue+0x68>)
 800a246:	f7fd fb11 	bl	800786c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a24a:	4b13      	ldr	r3, [pc, #76]	@ (800a298 <prvCheckForValidListAndQueue+0x6c>)
 800a24c:	4a10      	ldr	r2, [pc, #64]	@ (800a290 <prvCheckForValidListAndQueue+0x64>)
 800a24e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a250:	4b12      	ldr	r3, [pc, #72]	@ (800a29c <prvCheckForValidListAndQueue+0x70>)
 800a252:	4a10      	ldr	r2, [pc, #64]	@ (800a294 <prvCheckForValidListAndQueue+0x68>)
 800a254:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a256:	2300      	movs	r3, #0
 800a258:	9300      	str	r3, [sp, #0]
 800a25a:	4b11      	ldr	r3, [pc, #68]	@ (800a2a0 <prvCheckForValidListAndQueue+0x74>)
 800a25c:	4a11      	ldr	r2, [pc, #68]	@ (800a2a4 <prvCheckForValidListAndQueue+0x78>)
 800a25e:	2110      	movs	r1, #16
 800a260:	200a      	movs	r0, #10
 800a262:	f7fd fc21 	bl	8007aa8 <xQueueGenericCreateStatic>
 800a266:	4603      	mov	r3, r0
 800a268:	4a08      	ldr	r2, [pc, #32]	@ (800a28c <prvCheckForValidListAndQueue+0x60>)
 800a26a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a26c:	4b07      	ldr	r3, [pc, #28]	@ (800a28c <prvCheckForValidListAndQueue+0x60>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d005      	beq.n	800a280 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a274:	4b05      	ldr	r3, [pc, #20]	@ (800a28c <prvCheckForValidListAndQueue+0x60>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	490b      	ldr	r1, [pc, #44]	@ (800a2a8 <prvCheckForValidListAndQueue+0x7c>)
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7fe fc06 	bl	8008a8c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a280:	f000 f974 	bl	800a56c <vPortExitCritical>
}
 800a284:	bf00      	nop
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	24000f0c 	.word	0x24000f0c
 800a290:	24000edc 	.word	0x24000edc
 800a294:	24000ef0 	.word	0x24000ef0
 800a298:	24000f04 	.word	0x24000f04
 800a29c:	24000f08 	.word	0x24000f08
 800a2a0:	24000fb8 	.word	0x24000fb8
 800a2a4:	24000f18 	.word	0x24000f18
 800a2a8:	08015ee8 	.word	0x08015ee8

0800a2ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b085      	sub	sp, #20
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	60f8      	str	r0, [r7, #12]
 800a2b4:	60b9      	str	r1, [r7, #8]
 800a2b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	3b04      	subs	r3, #4
 800a2bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a2c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	3b04      	subs	r3, #4
 800a2ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	f023 0201 	bic.w	r2, r3, #1
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	3b04      	subs	r3, #4
 800a2da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a2dc:	4a0c      	ldr	r2, [pc, #48]	@ (800a310 <pxPortInitialiseStack+0x64>)
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	3b14      	subs	r3, #20
 800a2e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	3b04      	subs	r3, #4
 800a2f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	f06f 0202 	mvn.w	r2, #2
 800a2fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	3b20      	subs	r3, #32
 800a300:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a302:	68fb      	ldr	r3, [r7, #12]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3714      	adds	r7, #20
 800a308:	46bd      	mov	sp, r7
 800a30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30e:	4770      	bx	lr
 800a310:	0800a315 	.word	0x0800a315

0800a314 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a31a:	2300      	movs	r3, #0
 800a31c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a31e:	4b13      	ldr	r3, [pc, #76]	@ (800a36c <prvTaskExitError+0x58>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a326:	d00b      	beq.n	800a340 <prvTaskExitError+0x2c>
	__asm volatile
 800a328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a32c:	f383 8811 	msr	BASEPRI, r3
 800a330:	f3bf 8f6f 	isb	sy
 800a334:	f3bf 8f4f 	dsb	sy
 800a338:	60fb      	str	r3, [r7, #12]
}
 800a33a:	bf00      	nop
 800a33c:	bf00      	nop
 800a33e:	e7fd      	b.n	800a33c <prvTaskExitError+0x28>
	__asm volatile
 800a340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a344:	f383 8811 	msr	BASEPRI, r3
 800a348:	f3bf 8f6f 	isb	sy
 800a34c:	f3bf 8f4f 	dsb	sy
 800a350:	60bb      	str	r3, [r7, #8]
}
 800a352:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a354:	bf00      	nop
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d0fc      	beq.n	800a356 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a35c:	bf00      	nop
 800a35e:	bf00      	nop
 800a360:	3714      	adds	r7, #20
 800a362:	46bd      	mov	sp, r7
 800a364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a368:	4770      	bx	lr
 800a36a:	bf00      	nop
 800a36c:	24000024 	.word	0x24000024

0800a370 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a370:	4b07      	ldr	r3, [pc, #28]	@ (800a390 <pxCurrentTCBConst2>)
 800a372:	6819      	ldr	r1, [r3, #0]
 800a374:	6808      	ldr	r0, [r1, #0]
 800a376:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a37a:	f380 8809 	msr	PSP, r0
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	f04f 0000 	mov.w	r0, #0
 800a386:	f380 8811 	msr	BASEPRI, r0
 800a38a:	4770      	bx	lr
 800a38c:	f3af 8000 	nop.w

0800a390 <pxCurrentTCBConst2>:
 800a390:	240009dc 	.word	0x240009dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a394:	bf00      	nop
 800a396:	bf00      	nop

0800a398 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a398:	4808      	ldr	r0, [pc, #32]	@ (800a3bc <prvPortStartFirstTask+0x24>)
 800a39a:	6800      	ldr	r0, [r0, #0]
 800a39c:	6800      	ldr	r0, [r0, #0]
 800a39e:	f380 8808 	msr	MSP, r0
 800a3a2:	f04f 0000 	mov.w	r0, #0
 800a3a6:	f380 8814 	msr	CONTROL, r0
 800a3aa:	b662      	cpsie	i
 800a3ac:	b661      	cpsie	f
 800a3ae:	f3bf 8f4f 	dsb	sy
 800a3b2:	f3bf 8f6f 	isb	sy
 800a3b6:	df00      	svc	0
 800a3b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a3ba:	bf00      	nop
 800a3bc:	e000ed08 	.word	0xe000ed08

0800a3c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b086      	sub	sp, #24
 800a3c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a3c6:	4b47      	ldr	r3, [pc, #284]	@ (800a4e4 <xPortStartScheduler+0x124>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	4a47      	ldr	r2, [pc, #284]	@ (800a4e8 <xPortStartScheduler+0x128>)
 800a3cc:	4293      	cmp	r3, r2
 800a3ce:	d10b      	bne.n	800a3e8 <xPortStartScheduler+0x28>
	__asm volatile
 800a3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d4:	f383 8811 	msr	BASEPRI, r3
 800a3d8:	f3bf 8f6f 	isb	sy
 800a3dc:	f3bf 8f4f 	dsb	sy
 800a3e0:	60fb      	str	r3, [r7, #12]
}
 800a3e2:	bf00      	nop
 800a3e4:	bf00      	nop
 800a3e6:	e7fd      	b.n	800a3e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a3e8:	4b3e      	ldr	r3, [pc, #248]	@ (800a4e4 <xPortStartScheduler+0x124>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4a3f      	ldr	r2, [pc, #252]	@ (800a4ec <xPortStartScheduler+0x12c>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d10b      	bne.n	800a40a <xPortStartScheduler+0x4a>
	__asm volatile
 800a3f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f6:	f383 8811 	msr	BASEPRI, r3
 800a3fa:	f3bf 8f6f 	isb	sy
 800a3fe:	f3bf 8f4f 	dsb	sy
 800a402:	613b      	str	r3, [r7, #16]
}
 800a404:	bf00      	nop
 800a406:	bf00      	nop
 800a408:	e7fd      	b.n	800a406 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a40a:	4b39      	ldr	r3, [pc, #228]	@ (800a4f0 <xPortStartScheduler+0x130>)
 800a40c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	781b      	ldrb	r3, [r3, #0]
 800a412:	b2db      	uxtb	r3, r3
 800a414:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a416:	697b      	ldr	r3, [r7, #20]
 800a418:	22ff      	movs	r2, #255	@ 0xff
 800a41a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	781b      	ldrb	r3, [r3, #0]
 800a420:	b2db      	uxtb	r3, r3
 800a422:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a424:	78fb      	ldrb	r3, [r7, #3]
 800a426:	b2db      	uxtb	r3, r3
 800a428:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a42c:	b2da      	uxtb	r2, r3
 800a42e:	4b31      	ldr	r3, [pc, #196]	@ (800a4f4 <xPortStartScheduler+0x134>)
 800a430:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a432:	4b31      	ldr	r3, [pc, #196]	@ (800a4f8 <xPortStartScheduler+0x138>)
 800a434:	2207      	movs	r2, #7
 800a436:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a438:	e009      	b.n	800a44e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a43a:	4b2f      	ldr	r3, [pc, #188]	@ (800a4f8 <xPortStartScheduler+0x138>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	3b01      	subs	r3, #1
 800a440:	4a2d      	ldr	r2, [pc, #180]	@ (800a4f8 <xPortStartScheduler+0x138>)
 800a442:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a444:	78fb      	ldrb	r3, [r7, #3]
 800a446:	b2db      	uxtb	r3, r3
 800a448:	005b      	lsls	r3, r3, #1
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a44e:	78fb      	ldrb	r3, [r7, #3]
 800a450:	b2db      	uxtb	r3, r3
 800a452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a456:	2b80      	cmp	r3, #128	@ 0x80
 800a458:	d0ef      	beq.n	800a43a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a45a:	4b27      	ldr	r3, [pc, #156]	@ (800a4f8 <xPortStartScheduler+0x138>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f1c3 0307 	rsb	r3, r3, #7
 800a462:	2b04      	cmp	r3, #4
 800a464:	d00b      	beq.n	800a47e <xPortStartScheduler+0xbe>
	__asm volatile
 800a466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a46a:	f383 8811 	msr	BASEPRI, r3
 800a46e:	f3bf 8f6f 	isb	sy
 800a472:	f3bf 8f4f 	dsb	sy
 800a476:	60bb      	str	r3, [r7, #8]
}
 800a478:	bf00      	nop
 800a47a:	bf00      	nop
 800a47c:	e7fd      	b.n	800a47a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a47e:	4b1e      	ldr	r3, [pc, #120]	@ (800a4f8 <xPortStartScheduler+0x138>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	021b      	lsls	r3, r3, #8
 800a484:	4a1c      	ldr	r2, [pc, #112]	@ (800a4f8 <xPortStartScheduler+0x138>)
 800a486:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a488:	4b1b      	ldr	r3, [pc, #108]	@ (800a4f8 <xPortStartScheduler+0x138>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a490:	4a19      	ldr	r2, [pc, #100]	@ (800a4f8 <xPortStartScheduler+0x138>)
 800a492:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	b2da      	uxtb	r2, r3
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a49c:	4b17      	ldr	r3, [pc, #92]	@ (800a4fc <xPortStartScheduler+0x13c>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4a16      	ldr	r2, [pc, #88]	@ (800a4fc <xPortStartScheduler+0x13c>)
 800a4a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a4a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a4a8:	4b14      	ldr	r3, [pc, #80]	@ (800a4fc <xPortStartScheduler+0x13c>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a13      	ldr	r2, [pc, #76]	@ (800a4fc <xPortStartScheduler+0x13c>)
 800a4ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a4b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a4b4:	f000 f8da 	bl	800a66c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a4b8:	4b11      	ldr	r3, [pc, #68]	@ (800a500 <xPortStartScheduler+0x140>)
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a4be:	f000 f8f9 	bl	800a6b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a4c2:	4b10      	ldr	r3, [pc, #64]	@ (800a504 <xPortStartScheduler+0x144>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4a0f      	ldr	r2, [pc, #60]	@ (800a504 <xPortStartScheduler+0x144>)
 800a4c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a4cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a4ce:	f7ff ff63 	bl	800a398 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a4d2:	f7fe ff2f 	bl	8009334 <vTaskSwitchContext>
	prvTaskExitError();
 800a4d6:	f7ff ff1d 	bl	800a314 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a4da:	2300      	movs	r3, #0
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3718      	adds	r7, #24
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}
 800a4e4:	e000ed00 	.word	0xe000ed00
 800a4e8:	410fc271 	.word	0x410fc271
 800a4ec:	410fc270 	.word	0x410fc270
 800a4f0:	e000e400 	.word	0xe000e400
 800a4f4:	24001008 	.word	0x24001008
 800a4f8:	2400100c 	.word	0x2400100c
 800a4fc:	e000ed20 	.word	0xe000ed20
 800a500:	24000024 	.word	0x24000024
 800a504:	e000ef34 	.word	0xe000ef34

0800a508 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a508:	b480      	push	{r7}
 800a50a:	b083      	sub	sp, #12
 800a50c:	af00      	add	r7, sp, #0
	__asm volatile
 800a50e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a512:	f383 8811 	msr	BASEPRI, r3
 800a516:	f3bf 8f6f 	isb	sy
 800a51a:	f3bf 8f4f 	dsb	sy
 800a51e:	607b      	str	r3, [r7, #4]
}
 800a520:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a522:	4b10      	ldr	r3, [pc, #64]	@ (800a564 <vPortEnterCritical+0x5c>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	3301      	adds	r3, #1
 800a528:	4a0e      	ldr	r2, [pc, #56]	@ (800a564 <vPortEnterCritical+0x5c>)
 800a52a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a52c:	4b0d      	ldr	r3, [pc, #52]	@ (800a564 <vPortEnterCritical+0x5c>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	2b01      	cmp	r3, #1
 800a532:	d110      	bne.n	800a556 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a534:	4b0c      	ldr	r3, [pc, #48]	@ (800a568 <vPortEnterCritical+0x60>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	b2db      	uxtb	r3, r3
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d00b      	beq.n	800a556 <vPortEnterCritical+0x4e>
	__asm volatile
 800a53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a542:	f383 8811 	msr	BASEPRI, r3
 800a546:	f3bf 8f6f 	isb	sy
 800a54a:	f3bf 8f4f 	dsb	sy
 800a54e:	603b      	str	r3, [r7, #0]
}
 800a550:	bf00      	nop
 800a552:	bf00      	nop
 800a554:	e7fd      	b.n	800a552 <vPortEnterCritical+0x4a>
	}
}
 800a556:	bf00      	nop
 800a558:	370c      	adds	r7, #12
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr
 800a562:	bf00      	nop
 800a564:	24000024 	.word	0x24000024
 800a568:	e000ed04 	.word	0xe000ed04

0800a56c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a56c:	b480      	push	{r7}
 800a56e:	b083      	sub	sp, #12
 800a570:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a572:	4b12      	ldr	r3, [pc, #72]	@ (800a5bc <vPortExitCritical+0x50>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d10b      	bne.n	800a592 <vPortExitCritical+0x26>
	__asm volatile
 800a57a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a57e:	f383 8811 	msr	BASEPRI, r3
 800a582:	f3bf 8f6f 	isb	sy
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	607b      	str	r3, [r7, #4]
}
 800a58c:	bf00      	nop
 800a58e:	bf00      	nop
 800a590:	e7fd      	b.n	800a58e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a592:	4b0a      	ldr	r3, [pc, #40]	@ (800a5bc <vPortExitCritical+0x50>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	3b01      	subs	r3, #1
 800a598:	4a08      	ldr	r2, [pc, #32]	@ (800a5bc <vPortExitCritical+0x50>)
 800a59a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a59c:	4b07      	ldr	r3, [pc, #28]	@ (800a5bc <vPortExitCritical+0x50>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d105      	bne.n	800a5b0 <vPortExitCritical+0x44>
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	f383 8811 	msr	BASEPRI, r3
}
 800a5ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a5b0:	bf00      	nop
 800a5b2:	370c      	adds	r7, #12
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr
 800a5bc:	24000024 	.word	0x24000024

0800a5c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a5c0:	f3ef 8009 	mrs	r0, PSP
 800a5c4:	f3bf 8f6f 	isb	sy
 800a5c8:	4b15      	ldr	r3, [pc, #84]	@ (800a620 <pxCurrentTCBConst>)
 800a5ca:	681a      	ldr	r2, [r3, #0]
 800a5cc:	f01e 0f10 	tst.w	lr, #16
 800a5d0:	bf08      	it	eq
 800a5d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a5d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5da:	6010      	str	r0, [r2, #0]
 800a5dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a5e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a5e4:	f380 8811 	msr	BASEPRI, r0
 800a5e8:	f3bf 8f4f 	dsb	sy
 800a5ec:	f3bf 8f6f 	isb	sy
 800a5f0:	f7fe fea0 	bl	8009334 <vTaskSwitchContext>
 800a5f4:	f04f 0000 	mov.w	r0, #0
 800a5f8:	f380 8811 	msr	BASEPRI, r0
 800a5fc:	bc09      	pop	{r0, r3}
 800a5fe:	6819      	ldr	r1, [r3, #0]
 800a600:	6808      	ldr	r0, [r1, #0]
 800a602:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a606:	f01e 0f10 	tst.w	lr, #16
 800a60a:	bf08      	it	eq
 800a60c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a610:	f380 8809 	msr	PSP, r0
 800a614:	f3bf 8f6f 	isb	sy
 800a618:	4770      	bx	lr
 800a61a:	bf00      	nop
 800a61c:	f3af 8000 	nop.w

0800a620 <pxCurrentTCBConst>:
 800a620:	240009dc 	.word	0x240009dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a624:	bf00      	nop
 800a626:	bf00      	nop

0800a628 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
	__asm volatile
 800a62e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a632:	f383 8811 	msr	BASEPRI, r3
 800a636:	f3bf 8f6f 	isb	sy
 800a63a:	f3bf 8f4f 	dsb	sy
 800a63e:	607b      	str	r3, [r7, #4]
}
 800a640:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a642:	f7fe fdbd 	bl	80091c0 <xTaskIncrementTick>
 800a646:	4603      	mov	r3, r0
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d003      	beq.n	800a654 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a64c:	4b06      	ldr	r3, [pc, #24]	@ (800a668 <xPortSysTickHandler+0x40>)
 800a64e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a652:	601a      	str	r2, [r3, #0]
 800a654:	2300      	movs	r3, #0
 800a656:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	f383 8811 	msr	BASEPRI, r3
}
 800a65e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a660:	bf00      	nop
 800a662:	3708      	adds	r7, #8
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}
 800a668:	e000ed04 	.word	0xe000ed04

0800a66c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a66c:	b480      	push	{r7}
 800a66e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a670:	4b0b      	ldr	r3, [pc, #44]	@ (800a6a0 <vPortSetupTimerInterrupt+0x34>)
 800a672:	2200      	movs	r2, #0
 800a674:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a676:	4b0b      	ldr	r3, [pc, #44]	@ (800a6a4 <vPortSetupTimerInterrupt+0x38>)
 800a678:	2200      	movs	r2, #0
 800a67a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a67c:	4b0a      	ldr	r3, [pc, #40]	@ (800a6a8 <vPortSetupTimerInterrupt+0x3c>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4a0a      	ldr	r2, [pc, #40]	@ (800a6ac <vPortSetupTimerInterrupt+0x40>)
 800a682:	fba2 2303 	umull	r2, r3, r2, r3
 800a686:	099b      	lsrs	r3, r3, #6
 800a688:	4a09      	ldr	r2, [pc, #36]	@ (800a6b0 <vPortSetupTimerInterrupt+0x44>)
 800a68a:	3b01      	subs	r3, #1
 800a68c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a68e:	4b04      	ldr	r3, [pc, #16]	@ (800a6a0 <vPortSetupTimerInterrupt+0x34>)
 800a690:	2207      	movs	r2, #7
 800a692:	601a      	str	r2, [r3, #0]
}
 800a694:	bf00      	nop
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr
 800a69e:	bf00      	nop
 800a6a0:	e000e010 	.word	0xe000e010
 800a6a4:	e000e018 	.word	0xe000e018
 800a6a8:	24000000 	.word	0x24000000
 800a6ac:	10624dd3 	.word	0x10624dd3
 800a6b0:	e000e014 	.word	0xe000e014

0800a6b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a6b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a6c4 <vPortEnableVFP+0x10>
 800a6b8:	6801      	ldr	r1, [r0, #0]
 800a6ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a6be:	6001      	str	r1, [r0, #0]
 800a6c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a6c2:	bf00      	nop
 800a6c4:	e000ed88 	.word	0xe000ed88

0800a6c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b085      	sub	sp, #20
 800a6cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a6ce:	f3ef 8305 	mrs	r3, IPSR
 800a6d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2b0f      	cmp	r3, #15
 800a6d8:	d915      	bls.n	800a706 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a6da:	4a18      	ldr	r2, [pc, #96]	@ (800a73c <vPortValidateInterruptPriority+0x74>)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	4413      	add	r3, r2
 800a6e0:	781b      	ldrb	r3, [r3, #0]
 800a6e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a6e4:	4b16      	ldr	r3, [pc, #88]	@ (800a740 <vPortValidateInterruptPriority+0x78>)
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	7afa      	ldrb	r2, [r7, #11]
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	d20b      	bcs.n	800a706 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a6ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6f2:	f383 8811 	msr	BASEPRI, r3
 800a6f6:	f3bf 8f6f 	isb	sy
 800a6fa:	f3bf 8f4f 	dsb	sy
 800a6fe:	607b      	str	r3, [r7, #4]
}
 800a700:	bf00      	nop
 800a702:	bf00      	nop
 800a704:	e7fd      	b.n	800a702 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a706:	4b0f      	ldr	r3, [pc, #60]	@ (800a744 <vPortValidateInterruptPriority+0x7c>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a70e:	4b0e      	ldr	r3, [pc, #56]	@ (800a748 <vPortValidateInterruptPriority+0x80>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	429a      	cmp	r2, r3
 800a714:	d90b      	bls.n	800a72e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a71a:	f383 8811 	msr	BASEPRI, r3
 800a71e:	f3bf 8f6f 	isb	sy
 800a722:	f3bf 8f4f 	dsb	sy
 800a726:	603b      	str	r3, [r7, #0]
}
 800a728:	bf00      	nop
 800a72a:	bf00      	nop
 800a72c:	e7fd      	b.n	800a72a <vPortValidateInterruptPriority+0x62>
	}
 800a72e:	bf00      	nop
 800a730:	3714      	adds	r7, #20
 800a732:	46bd      	mov	sp, r7
 800a734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a738:	4770      	bx	lr
 800a73a:	bf00      	nop
 800a73c:	e000e3f0 	.word	0xe000e3f0
 800a740:	24001008 	.word	0x24001008
 800a744:	e000ed0c 	.word	0xe000ed0c
 800a748:	2400100c 	.word	0x2400100c

0800a74c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b08a      	sub	sp, #40	@ 0x28
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a754:	2300      	movs	r3, #0
 800a756:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a758:	f7fe fc64 	bl	8009024 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a75c:	4b5c      	ldr	r3, [pc, #368]	@ (800a8d0 <pvPortMalloc+0x184>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d101      	bne.n	800a768 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a764:	f000 f924 	bl	800a9b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a768:	4b5a      	ldr	r3, [pc, #360]	@ (800a8d4 <pvPortMalloc+0x188>)
 800a76a:	681a      	ldr	r2, [r3, #0]
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	4013      	ands	r3, r2
 800a770:	2b00      	cmp	r3, #0
 800a772:	f040 8095 	bne.w	800a8a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d01e      	beq.n	800a7ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a77c:	2208      	movs	r2, #8
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	4413      	add	r3, r2
 800a782:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f003 0307 	and.w	r3, r3, #7
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d015      	beq.n	800a7ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f023 0307 	bic.w	r3, r3, #7
 800a794:	3308      	adds	r3, #8
 800a796:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	f003 0307 	and.w	r3, r3, #7
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d00b      	beq.n	800a7ba <pvPortMalloc+0x6e>
	__asm volatile
 800a7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a6:	f383 8811 	msr	BASEPRI, r3
 800a7aa:	f3bf 8f6f 	isb	sy
 800a7ae:	f3bf 8f4f 	dsb	sy
 800a7b2:	617b      	str	r3, [r7, #20]
}
 800a7b4:	bf00      	nop
 800a7b6:	bf00      	nop
 800a7b8:	e7fd      	b.n	800a7b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d06f      	beq.n	800a8a0 <pvPortMalloc+0x154>
 800a7c0:	4b45      	ldr	r3, [pc, #276]	@ (800a8d8 <pvPortMalloc+0x18c>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	687a      	ldr	r2, [r7, #4]
 800a7c6:	429a      	cmp	r2, r3
 800a7c8:	d86a      	bhi.n	800a8a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a7ca:	4b44      	ldr	r3, [pc, #272]	@ (800a8dc <pvPortMalloc+0x190>)
 800a7cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a7ce:	4b43      	ldr	r3, [pc, #268]	@ (800a8dc <pvPortMalloc+0x190>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7d4:	e004      	b.n	800a7e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a7da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d903      	bls.n	800a7f2 <pvPortMalloc+0xa6>
 800a7ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d1f1      	bne.n	800a7d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a7f2:	4b37      	ldr	r3, [pc, #220]	@ (800a8d0 <pvPortMalloc+0x184>)
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	d051      	beq.n	800a8a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a7fc:	6a3b      	ldr	r3, [r7, #32]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	2208      	movs	r2, #8
 800a802:	4413      	add	r3, r2
 800a804:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a808:	681a      	ldr	r2, [r3, #0]
 800a80a:	6a3b      	ldr	r3, [r7, #32]
 800a80c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a80e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a810:	685a      	ldr	r2, [r3, #4]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	1ad2      	subs	r2, r2, r3
 800a816:	2308      	movs	r3, #8
 800a818:	005b      	lsls	r3, r3, #1
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d920      	bls.n	800a860 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a81e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	4413      	add	r3, r2
 800a824:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a826:	69bb      	ldr	r3, [r7, #24]
 800a828:	f003 0307 	and.w	r3, r3, #7
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d00b      	beq.n	800a848 <pvPortMalloc+0xfc>
	__asm volatile
 800a830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a834:	f383 8811 	msr	BASEPRI, r3
 800a838:	f3bf 8f6f 	isb	sy
 800a83c:	f3bf 8f4f 	dsb	sy
 800a840:	613b      	str	r3, [r7, #16]
}
 800a842:	bf00      	nop
 800a844:	bf00      	nop
 800a846:	e7fd      	b.n	800a844 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a84a:	685a      	ldr	r2, [r3, #4]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	1ad2      	subs	r2, r2, r3
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a856:	687a      	ldr	r2, [r7, #4]
 800a858:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a85a:	69b8      	ldr	r0, [r7, #24]
 800a85c:	f000 f90a 	bl	800aa74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a860:	4b1d      	ldr	r3, [pc, #116]	@ (800a8d8 <pvPortMalloc+0x18c>)
 800a862:	681a      	ldr	r2, [r3, #0]
 800a864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a866:	685b      	ldr	r3, [r3, #4]
 800a868:	1ad3      	subs	r3, r2, r3
 800a86a:	4a1b      	ldr	r2, [pc, #108]	@ (800a8d8 <pvPortMalloc+0x18c>)
 800a86c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a86e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8d8 <pvPortMalloc+0x18c>)
 800a870:	681a      	ldr	r2, [r3, #0]
 800a872:	4b1b      	ldr	r3, [pc, #108]	@ (800a8e0 <pvPortMalloc+0x194>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	429a      	cmp	r2, r3
 800a878:	d203      	bcs.n	800a882 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a87a:	4b17      	ldr	r3, [pc, #92]	@ (800a8d8 <pvPortMalloc+0x18c>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	4a18      	ldr	r2, [pc, #96]	@ (800a8e0 <pvPortMalloc+0x194>)
 800a880:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a884:	685a      	ldr	r2, [r3, #4]
 800a886:	4b13      	ldr	r3, [pc, #76]	@ (800a8d4 <pvPortMalloc+0x188>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	431a      	orrs	r2, r3
 800a88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a88e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a892:	2200      	movs	r2, #0
 800a894:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a896:	4b13      	ldr	r3, [pc, #76]	@ (800a8e4 <pvPortMalloc+0x198>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	3301      	adds	r3, #1
 800a89c:	4a11      	ldr	r2, [pc, #68]	@ (800a8e4 <pvPortMalloc+0x198>)
 800a89e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a8a0:	f7fe fbce 	bl	8009040 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8a4:	69fb      	ldr	r3, [r7, #28]
 800a8a6:	f003 0307 	and.w	r3, r3, #7
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d00b      	beq.n	800a8c6 <pvPortMalloc+0x17a>
	__asm volatile
 800a8ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8b2:	f383 8811 	msr	BASEPRI, r3
 800a8b6:	f3bf 8f6f 	isb	sy
 800a8ba:	f3bf 8f4f 	dsb	sy
 800a8be:	60fb      	str	r3, [r7, #12]
}
 800a8c0:	bf00      	nop
 800a8c2:	bf00      	nop
 800a8c4:	e7fd      	b.n	800a8c2 <pvPortMalloc+0x176>
	return pvReturn;
 800a8c6:	69fb      	ldr	r3, [r7, #28]
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3728      	adds	r7, #40	@ 0x28
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}
 800a8d0:	24004c18 	.word	0x24004c18
 800a8d4:	24004c2c 	.word	0x24004c2c
 800a8d8:	24004c1c 	.word	0x24004c1c
 800a8dc:	24004c10 	.word	0x24004c10
 800a8e0:	24004c20 	.word	0x24004c20
 800a8e4:	24004c24 	.word	0x24004c24

0800a8e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b086      	sub	sp, #24
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d04f      	beq.n	800a99a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a8fa:	2308      	movs	r3, #8
 800a8fc:	425b      	negs	r3, r3
 800a8fe:	697a      	ldr	r2, [r7, #20]
 800a900:	4413      	add	r3, r2
 800a902:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	685a      	ldr	r2, [r3, #4]
 800a90c:	4b25      	ldr	r3, [pc, #148]	@ (800a9a4 <vPortFree+0xbc>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	4013      	ands	r3, r2
 800a912:	2b00      	cmp	r3, #0
 800a914:	d10b      	bne.n	800a92e <vPortFree+0x46>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a91a:	f383 8811 	msr	BASEPRI, r3
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	60fb      	str	r3, [r7, #12]
}
 800a928:	bf00      	nop
 800a92a:	bf00      	nop
 800a92c:	e7fd      	b.n	800a92a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00b      	beq.n	800a94e <vPortFree+0x66>
	__asm volatile
 800a936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a93a:	f383 8811 	msr	BASEPRI, r3
 800a93e:	f3bf 8f6f 	isb	sy
 800a942:	f3bf 8f4f 	dsb	sy
 800a946:	60bb      	str	r3, [r7, #8]
}
 800a948:	bf00      	nop
 800a94a:	bf00      	nop
 800a94c:	e7fd      	b.n	800a94a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	685a      	ldr	r2, [r3, #4]
 800a952:	4b14      	ldr	r3, [pc, #80]	@ (800a9a4 <vPortFree+0xbc>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4013      	ands	r3, r2
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d01e      	beq.n	800a99a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d11a      	bne.n	800a99a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	685a      	ldr	r2, [r3, #4]
 800a968:	4b0e      	ldr	r3, [pc, #56]	@ (800a9a4 <vPortFree+0xbc>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	43db      	mvns	r3, r3
 800a96e:	401a      	ands	r2, r3
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a974:	f7fe fb56 	bl	8009024 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a978:	693b      	ldr	r3, [r7, #16]
 800a97a:	685a      	ldr	r2, [r3, #4]
 800a97c:	4b0a      	ldr	r3, [pc, #40]	@ (800a9a8 <vPortFree+0xc0>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4413      	add	r3, r2
 800a982:	4a09      	ldr	r2, [pc, #36]	@ (800a9a8 <vPortFree+0xc0>)
 800a984:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a986:	6938      	ldr	r0, [r7, #16]
 800a988:	f000 f874 	bl	800aa74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a98c:	4b07      	ldr	r3, [pc, #28]	@ (800a9ac <vPortFree+0xc4>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	3301      	adds	r3, #1
 800a992:	4a06      	ldr	r2, [pc, #24]	@ (800a9ac <vPortFree+0xc4>)
 800a994:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a996:	f7fe fb53 	bl	8009040 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a99a:	bf00      	nop
 800a99c:	3718      	adds	r7, #24
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}
 800a9a2:	bf00      	nop
 800a9a4:	24004c2c 	.word	0x24004c2c
 800a9a8:	24004c1c 	.word	0x24004c1c
 800a9ac:	24004c28 	.word	0x24004c28

0800a9b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b085      	sub	sp, #20
 800a9b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a9b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a9ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a9bc:	4b27      	ldr	r3, [pc, #156]	@ (800aa5c <prvHeapInit+0xac>)
 800a9be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	f003 0307 	and.w	r3, r3, #7
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d00c      	beq.n	800a9e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	3307      	adds	r3, #7
 800a9ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f023 0307 	bic.w	r3, r3, #7
 800a9d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a9d8:	68ba      	ldr	r2, [r7, #8]
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	1ad3      	subs	r3, r2, r3
 800a9de:	4a1f      	ldr	r2, [pc, #124]	@ (800aa5c <prvHeapInit+0xac>)
 800a9e0:	4413      	add	r3, r2
 800a9e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a9e8:	4a1d      	ldr	r2, [pc, #116]	@ (800aa60 <prvHeapInit+0xb0>)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a9ee:	4b1c      	ldr	r3, [pc, #112]	@ (800aa60 <prvHeapInit+0xb0>)
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	68ba      	ldr	r2, [r7, #8]
 800a9f8:	4413      	add	r3, r2
 800a9fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a9fc:	2208      	movs	r2, #8
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	1a9b      	subs	r3, r3, r2
 800aa02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	f023 0307 	bic.w	r3, r3, #7
 800aa0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	4a15      	ldr	r2, [pc, #84]	@ (800aa64 <prvHeapInit+0xb4>)
 800aa10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aa12:	4b14      	ldr	r3, [pc, #80]	@ (800aa64 <prvHeapInit+0xb4>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	2200      	movs	r2, #0
 800aa18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aa1a:	4b12      	ldr	r3, [pc, #72]	@ (800aa64 <prvHeapInit+0xb4>)
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	68fa      	ldr	r2, [r7, #12]
 800aa2a:	1ad2      	subs	r2, r2, r3
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa30:	4b0c      	ldr	r3, [pc, #48]	@ (800aa64 <prvHeapInit+0xb4>)
 800aa32:	681a      	ldr	r2, [r3, #0]
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	685b      	ldr	r3, [r3, #4]
 800aa3c:	4a0a      	ldr	r2, [pc, #40]	@ (800aa68 <prvHeapInit+0xb8>)
 800aa3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	685b      	ldr	r3, [r3, #4]
 800aa44:	4a09      	ldr	r2, [pc, #36]	@ (800aa6c <prvHeapInit+0xbc>)
 800aa46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa48:	4b09      	ldr	r3, [pc, #36]	@ (800aa70 <prvHeapInit+0xc0>)
 800aa4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aa4e:	601a      	str	r2, [r3, #0]
}
 800aa50:	bf00      	nop
 800aa52:	3714      	adds	r7, #20
 800aa54:	46bd      	mov	sp, r7
 800aa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5a:	4770      	bx	lr
 800aa5c:	24001010 	.word	0x24001010
 800aa60:	24004c10 	.word	0x24004c10
 800aa64:	24004c18 	.word	0x24004c18
 800aa68:	24004c20 	.word	0x24004c20
 800aa6c:	24004c1c 	.word	0x24004c1c
 800aa70:	24004c2c 	.word	0x24004c2c

0800aa74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa74:	b480      	push	{r7}
 800aa76:	b085      	sub	sp, #20
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa7c:	4b28      	ldr	r3, [pc, #160]	@ (800ab20 <prvInsertBlockIntoFreeList+0xac>)
 800aa7e:	60fb      	str	r3, [r7, #12]
 800aa80:	e002      	b.n	800aa88 <prvInsertBlockIntoFreeList+0x14>
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	60fb      	str	r3, [r7, #12]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	687a      	ldr	r2, [r7, #4]
 800aa8e:	429a      	cmp	r2, r3
 800aa90:	d8f7      	bhi.n	800aa82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	685b      	ldr	r3, [r3, #4]
 800aa9a:	68ba      	ldr	r2, [r7, #8]
 800aa9c:	4413      	add	r3, r2
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d108      	bne.n	800aab6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	685a      	ldr	r2, [r3, #4]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	441a      	add	r2, r3
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	68ba      	ldr	r2, [r7, #8]
 800aac0:	441a      	add	r2, r3
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d118      	bne.n	800aafc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681a      	ldr	r2, [r3, #0]
 800aace:	4b15      	ldr	r3, [pc, #84]	@ (800ab24 <prvInsertBlockIntoFreeList+0xb0>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d00d      	beq.n	800aaf2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	685a      	ldr	r2, [r3, #4]
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	441a      	add	r2, r3
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	601a      	str	r2, [r3, #0]
 800aaf0:	e008      	b.n	800ab04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aaf2:	4b0c      	ldr	r3, [pc, #48]	@ (800ab24 <prvInsertBlockIntoFreeList+0xb0>)
 800aaf4:	681a      	ldr	r2, [r3, #0]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	601a      	str	r2, [r3, #0]
 800aafa:	e003      	b.n	800ab04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681a      	ldr	r2, [r3, #0]
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d002      	beq.n	800ab12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab12:	bf00      	nop
 800ab14:	3714      	adds	r7, #20
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr
 800ab1e:	bf00      	nop
 800ab20:	24004c10 	.word	0x24004c10
 800ab24:	24004c18 	.word	0x24004c18

0800ab28 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b084      	sub	sp, #16
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
 800ab30:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();
 800ab32:	f7fc f965 	bl	8006e00 <sys_check_core_locking>

  sleeptime = sys_timeouts_sleeptime();
 800ab36:	f007 fb7d 	bl	8012234 <sys_timeouts_sleeptime>
 800ab3a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab42:	d109      	bne.n	800ab58 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800ab44:	f7fc f94e 	bl	8006de4 <sys_unlock_tcpip_core>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800ab48:	2200      	movs	r2, #0
 800ab4a:	6839      	ldr	r1, [r7, #0]
 800ab4c:	6878      	ldr	r0, [r7, #4]
 800ab4e:	f00a f893 	bl	8014c78 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800ab52:	f7fc f937 	bl	8006dc4 <sys_lock_tcpip_core>
    return;
 800ab56:	e016      	b.n	800ab86 <tcpip_timeouts_mbox_fetch+0x5e>
  } else if (sleeptime == 0) {
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d102      	bne.n	800ab64 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800ab5e:	f007 fb2d 	bl	80121bc <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800ab62:	e7e6      	b.n	800ab32 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800ab64:	f7fc f93e 	bl	8006de4 <sys_unlock_tcpip_core>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800ab68:	68fa      	ldr	r2, [r7, #12]
 800ab6a:	6839      	ldr	r1, [r7, #0]
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f00a f883 	bl	8014c78 <sys_arch_mbox_fetch>
 800ab72:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800ab74:	f7fc f926 	bl	8006dc4 <sys_lock_tcpip_core>
  if (res == SYS_ARCH_TIMEOUT) {
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab7e:	d102      	bne.n	800ab86 <tcpip_timeouts_mbox_fetch+0x5e>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800ab80:	f007 fb1c 	bl	80121bc <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800ab84:	e7d5      	b.n	800ab32 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800ab86:	3710      	adds	r7, #16
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}

0800ab8c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b084      	sub	sp, #16
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();
 800ab94:	f7fc f970 	bl	8006e78 <sys_mark_tcpip_thread>

  LOCK_TCPIP_CORE();
 800ab98:	f7fc f914 	bl	8006dc4 <sys_lock_tcpip_core>
  if (tcpip_init_done != NULL) {
 800ab9c:	4b0f      	ldr	r3, [pc, #60]	@ (800abdc <tcpip_thread+0x50>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d005      	beq.n	800abb0 <tcpip_thread+0x24>
    tcpip_init_done(tcpip_init_done_arg);
 800aba4:	4b0d      	ldr	r3, [pc, #52]	@ (800abdc <tcpip_thread+0x50>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4a0d      	ldr	r2, [pc, #52]	@ (800abe0 <tcpip_thread+0x54>)
 800abaa:	6812      	ldr	r2, [r2, #0]
 800abac:	4610      	mov	r0, r2
 800abae:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800abb0:	f107 030c 	add.w	r3, r7, #12
 800abb4:	4619      	mov	r1, r3
 800abb6:	480b      	ldr	r0, [pc, #44]	@ (800abe4 <tcpip_thread+0x58>)
 800abb8:	f7ff ffb6 	bl	800ab28 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d106      	bne.n	800abd0 <tcpip_thread+0x44>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800abc2:	4b09      	ldr	r3, [pc, #36]	@ (800abe8 <tcpip_thread+0x5c>)
 800abc4:	2291      	movs	r2, #145	@ 0x91
 800abc6:	4909      	ldr	r1, [pc, #36]	@ (800abec <tcpip_thread+0x60>)
 800abc8:	4809      	ldr	r0, [pc, #36]	@ (800abf0 <tcpip_thread+0x64>)
 800abca:	f00a fa13 	bl	8014ff4 <iprintf>
      continue;
 800abce:	e003      	b.n	800abd8 <tcpip_thread+0x4c>
    }
    tcpip_thread_handle_msg(msg);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	4618      	mov	r0, r3
 800abd4:	f000 f80e 	bl	800abf4 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800abd8:	e7ea      	b.n	800abb0 <tcpip_thread+0x24>
 800abda:	bf00      	nop
 800abdc:	24004c30 	.word	0x24004c30
 800abe0:	24004c34 	.word	0x24004c34
 800abe4:	24004c38 	.word	0x24004c38
 800abe8:	08015ef0 	.word	0x08015ef0
 800abec:	08015f20 	.word	0x08015f20
 800abf0:	08015f40 	.word	0x08015f40

0800abf4 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	781b      	ldrb	r3, [r3, #0]
 800ac00:	2b02      	cmp	r3, #2
 800ac02:	d026      	beq.n	800ac52 <tcpip_thread_handle_msg+0x5e>
 800ac04:	2b02      	cmp	r3, #2
 800ac06:	dc2b      	bgt.n	800ac60 <tcpip_thread_handle_msg+0x6c>
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d002      	beq.n	800ac12 <tcpip_thread_handle_msg+0x1e>
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d015      	beq.n	800ac3c <tcpip_thread_handle_msg+0x48>
 800ac10:	e026      	b.n	800ac60 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	68db      	ldr	r3, [r3, #12]
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	6850      	ldr	r0, [r2, #4]
 800ac1a:	687a      	ldr	r2, [r7, #4]
 800ac1c:	6892      	ldr	r2, [r2, #8]
 800ac1e:	4611      	mov	r1, r2
 800ac20:	4798      	blx	r3
 800ac22:	4603      	mov	r3, r0
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d004      	beq.n	800ac32 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	685b      	ldr	r3, [r3, #4]
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f001 fdbb 	bl	800c7a8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800ac32:	6879      	ldr	r1, [r7, #4]
 800ac34:	2009      	movs	r0, #9
 800ac36:	f000 ff09 	bl	800ba4c <memp_free>
      break;
 800ac3a:	e018      	b.n	800ac6e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	687a      	ldr	r2, [r7, #4]
 800ac42:	6892      	ldr	r2, [r2, #8]
 800ac44:	4610      	mov	r0, r2
 800ac46:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800ac48:	6879      	ldr	r1, [r7, #4]
 800ac4a:	2008      	movs	r0, #8
 800ac4c:	f000 fefe 	bl	800ba4c <memp_free>
      break;
 800ac50:	e00d      	b.n	800ac6e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	6892      	ldr	r2, [r2, #8]
 800ac5a:	4610      	mov	r0, r2
 800ac5c:	4798      	blx	r3
      break;
 800ac5e:	e006      	b.n	800ac6e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800ac60:	4b05      	ldr	r3, [pc, #20]	@ (800ac78 <tcpip_thread_handle_msg+0x84>)
 800ac62:	22cf      	movs	r2, #207	@ 0xcf
 800ac64:	4905      	ldr	r1, [pc, #20]	@ (800ac7c <tcpip_thread_handle_msg+0x88>)
 800ac66:	4806      	ldr	r0, [pc, #24]	@ (800ac80 <tcpip_thread_handle_msg+0x8c>)
 800ac68:	f00a f9c4 	bl	8014ff4 <iprintf>
      break;
 800ac6c:	bf00      	nop
  }
}
 800ac6e:	bf00      	nop
 800ac70:	3708      	adds	r7, #8
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}
 800ac76:	bf00      	nop
 800ac78:	08015ef0 	.word	0x08015ef0
 800ac7c:	08015f20 	.word	0x08015f20
 800ac80:	08015f40 	.word	0x08015f40

0800ac84 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b086      	sub	sp, #24
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	60f8      	str	r0, [r7, #12]
 800ac8c:	60b9      	str	r1, [r7, #8]
 800ac8e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800ac90:	481a      	ldr	r0, [pc, #104]	@ (800acfc <tcpip_inpkt+0x78>)
 800ac92:	f00a f822 	bl	8014cda <sys_mbox_valid>
 800ac96:	4603      	mov	r3, r0
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d105      	bne.n	800aca8 <tcpip_inpkt+0x24>
 800ac9c:	4b18      	ldr	r3, [pc, #96]	@ (800ad00 <tcpip_inpkt+0x7c>)
 800ac9e:	22fc      	movs	r2, #252	@ 0xfc
 800aca0:	4918      	ldr	r1, [pc, #96]	@ (800ad04 <tcpip_inpkt+0x80>)
 800aca2:	4819      	ldr	r0, [pc, #100]	@ (800ad08 <tcpip_inpkt+0x84>)
 800aca4:	f00a f9a6 	bl	8014ff4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800aca8:	2009      	movs	r0, #9
 800acaa:	f000 fe59 	bl	800b960 <memp_malloc>
 800acae:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d102      	bne.n	800acbc <tcpip_inpkt+0x38>
    return ERR_MEM;
 800acb6:	f04f 33ff 	mov.w	r3, #4294967295
 800acba:	e01a      	b.n	800acf2 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	2200      	movs	r2, #0
 800acc0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800acc2:	697b      	ldr	r3, [r7, #20]
 800acc4:	68fa      	ldr	r2, [r7, #12]
 800acc6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	68ba      	ldr	r2, [r7, #8]
 800accc:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	687a      	ldr	r2, [r7, #4]
 800acd2:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800acd4:	6979      	ldr	r1, [r7, #20]
 800acd6:	4809      	ldr	r0, [pc, #36]	@ (800acfc <tcpip_inpkt+0x78>)
 800acd8:	f009 ffb4 	bl	8014c44 <sys_mbox_trypost>
 800acdc:	4603      	mov	r3, r0
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d006      	beq.n	800acf0 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800ace2:	6979      	ldr	r1, [r7, #20]
 800ace4:	2009      	movs	r0, #9
 800ace6:	f000 feb1 	bl	800ba4c <memp_free>
    return ERR_MEM;
 800acea:	f04f 33ff 	mov.w	r3, #4294967295
 800acee:	e000      	b.n	800acf2 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800acf0:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3718      	adds	r7, #24
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	24004c38 	.word	0x24004c38
 800ad00:	08015ef0 	.word	0x08015ef0
 800ad04:	08015f68 	.word	0x08015f68
 800ad08:	08015f40 	.word	0x08015f40

0800ad0c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b082      	sub	sp, #8
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
 800ad14:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ad1c:	f003 0318 	and.w	r3, r3, #24
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d006      	beq.n	800ad32 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800ad24:	4a08      	ldr	r2, [pc, #32]	@ (800ad48 <tcpip_input+0x3c>)
 800ad26:	6839      	ldr	r1, [r7, #0]
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f7ff ffab 	bl	800ac84 <tcpip_inpkt>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	e005      	b.n	800ad3e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800ad32:	4a06      	ldr	r2, [pc, #24]	@ (800ad4c <tcpip_input+0x40>)
 800ad34:	6839      	ldr	r1, [r7, #0]
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f7ff ffa4 	bl	800ac84 <tcpip_inpkt>
 800ad3c:	4603      	mov	r3, r0
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3708      	adds	r7, #8
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop
 800ad48:	08014a5d 	.word	0x08014a5d
 800ad4c:	0801395d 	.word	0x0801395d

0800ad50 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b084      	sub	sp, #16
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
 800ad58:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800ad5a:	4819      	ldr	r0, [pc, #100]	@ (800adc0 <tcpip_try_callback+0x70>)
 800ad5c:	f009 ffbd 	bl	8014cda <sys_mbox_valid>
 800ad60:	4603      	mov	r3, r0
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d106      	bne.n	800ad74 <tcpip_try_callback+0x24>
 800ad66:	4b17      	ldr	r3, [pc, #92]	@ (800adc4 <tcpip_try_callback+0x74>)
 800ad68:	f240 125d 	movw	r2, #349	@ 0x15d
 800ad6c:	4916      	ldr	r1, [pc, #88]	@ (800adc8 <tcpip_try_callback+0x78>)
 800ad6e:	4817      	ldr	r0, [pc, #92]	@ (800adcc <tcpip_try_callback+0x7c>)
 800ad70:	f00a f940 	bl	8014ff4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800ad74:	2008      	movs	r0, #8
 800ad76:	f000 fdf3 	bl	800b960 <memp_malloc>
 800ad7a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d102      	bne.n	800ad88 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800ad82:	f04f 33ff 	mov.w	r3, #4294967295
 800ad86:	e017      	b.n	800adb8 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	683a      	ldr	r2, [r7, #0]
 800ad98:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800ad9a:	68f9      	ldr	r1, [r7, #12]
 800ad9c:	4808      	ldr	r0, [pc, #32]	@ (800adc0 <tcpip_try_callback+0x70>)
 800ad9e:	f009 ff51 	bl	8014c44 <sys_mbox_trypost>
 800ada2:	4603      	mov	r3, r0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d006      	beq.n	800adb6 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800ada8:	68f9      	ldr	r1, [r7, #12]
 800adaa:	2008      	movs	r0, #8
 800adac:	f000 fe4e 	bl	800ba4c <memp_free>
    return ERR_MEM;
 800adb0:	f04f 33ff 	mov.w	r3, #4294967295
 800adb4:	e000      	b.n	800adb8 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800adb6:	2300      	movs	r3, #0
}
 800adb8:	4618      	mov	r0, r3
 800adba:	3710      	adds	r7, #16
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}
 800adc0:	24004c38 	.word	0x24004c38
 800adc4:	08015ef0 	.word	0x08015ef0
 800adc8:	08015f68 	.word	0x08015f68
 800adcc:	08015f40 	.word	0x08015f40

0800add0 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b084      	sub	sp, #16
 800add4:	af02      	add	r7, sp, #8
 800add6:	6078      	str	r0, [r7, #4]
 800add8:	6039      	str	r1, [r7, #0]
  lwip_init();
 800adda:	f000 f92e 	bl	800b03a <lwip_init>

  tcpip_init_done = initfunc;
 800adde:	4a17      	ldr	r2, [pc, #92]	@ (800ae3c <tcpip_init+0x6c>)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800ade4:	4a16      	ldr	r2, [pc, #88]	@ (800ae40 <tcpip_init+0x70>)
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800adea:	2106      	movs	r1, #6
 800adec:	4815      	ldr	r0, [pc, #84]	@ (800ae44 <tcpip_init+0x74>)
 800adee:	f009 ff0f 	bl	8014c10 <sys_mbox_new>
 800adf2:	4603      	mov	r3, r0
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d006      	beq.n	800ae06 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800adf8:	4b13      	ldr	r3, [pc, #76]	@ (800ae48 <tcpip_init+0x78>)
 800adfa:	f240 2261 	movw	r2, #609	@ 0x261
 800adfe:	4913      	ldr	r1, [pc, #76]	@ (800ae4c <tcpip_init+0x7c>)
 800ae00:	4813      	ldr	r0, [pc, #76]	@ (800ae50 <tcpip_init+0x80>)
 800ae02:	f00a f8f7 	bl	8014ff4 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800ae06:	4813      	ldr	r0, [pc, #76]	@ (800ae54 <tcpip_init+0x84>)
 800ae08:	f009 ff84 	bl	8014d14 <sys_mutex_new>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d006      	beq.n	800ae20 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800ae12:	4b0d      	ldr	r3, [pc, #52]	@ (800ae48 <tcpip_init+0x78>)
 800ae14:	f240 2265 	movw	r2, #613	@ 0x265
 800ae18:	490f      	ldr	r1, [pc, #60]	@ (800ae58 <tcpip_init+0x88>)
 800ae1a:	480d      	ldr	r0, [pc, #52]	@ (800ae50 <tcpip_init+0x80>)
 800ae1c:	f00a f8ea 	bl	8014ff4 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800ae20:	2318      	movs	r3, #24
 800ae22:	9300      	str	r3, [sp, #0]
 800ae24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae28:	2200      	movs	r2, #0
 800ae2a:	490c      	ldr	r1, [pc, #48]	@ (800ae5c <tcpip_init+0x8c>)
 800ae2c:	480c      	ldr	r0, [pc, #48]	@ (800ae60 <tcpip_init+0x90>)
 800ae2e:	f009 ffa3 	bl	8014d78 <sys_thread_new>
}
 800ae32:	bf00      	nop
 800ae34:	3708      	adds	r7, #8
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}
 800ae3a:	bf00      	nop
 800ae3c:	24004c30 	.word	0x24004c30
 800ae40:	24004c34 	.word	0x24004c34
 800ae44:	24004c38 	.word	0x24004c38
 800ae48:	08015ef0 	.word	0x08015ef0
 800ae4c:	08015f78 	.word	0x08015f78
 800ae50:	08015f40 	.word	0x08015f40
 800ae54:	24004c3c 	.word	0x24004c3c
 800ae58:	08015f9c 	.word	0x08015f9c
 800ae5c:	0800ab8d 	.word	0x0800ab8d
 800ae60:	08015fc0 	.word	0x08015fc0

0800ae64 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800ae6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ae72:	021b      	lsls	r3, r3, #8
 800ae74:	b21a      	sxth	r2, r3
 800ae76:	88fb      	ldrh	r3, [r7, #6]
 800ae78:	0a1b      	lsrs	r3, r3, #8
 800ae7a:	b29b      	uxth	r3, r3
 800ae7c:	b21b      	sxth	r3, r3
 800ae7e:	4313      	orrs	r3, r2
 800ae80:	b21b      	sxth	r3, r3
 800ae82:	b29b      	uxth	r3, r3
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	370c      	adds	r7, #12
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8e:	4770      	bx	lr

0800ae90 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800ae90:	b480      	push	{r7}
 800ae92:	b083      	sub	sp, #12
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	061a      	lsls	r2, r3, #24
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	021b      	lsls	r3, r3, #8
 800aea0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aea4:	431a      	orrs	r2, r3
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	0a1b      	lsrs	r3, r3, #8
 800aeaa:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aeae:	431a      	orrs	r2, r3
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	0e1b      	lsrs	r3, r3, #24
 800aeb4:	4313      	orrs	r3, r2
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	370c      	adds	r7, #12
 800aeba:	46bd      	mov	sp, r7
 800aebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec0:	4770      	bx	lr

0800aec2 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800aec2:	b480      	push	{r7}
 800aec4:	b089      	sub	sp, #36	@ 0x24
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	6078      	str	r0, [r7, #4]
 800aeca:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800aed0:	2300      	movs	r3, #0
 800aed2:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800aed4:	2300      	movs	r3, #0
 800aed6:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800aed8:	69fb      	ldr	r3, [r7, #28]
 800aeda:	f003 0301 	and.w	r3, r3, #1
 800aede:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800aee0:	693b      	ldr	r3, [r7, #16]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d00d      	beq.n	800af02 <lwip_standard_chksum+0x40>
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	dd0a      	ble.n	800af02 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800aeec:	69fa      	ldr	r2, [r7, #28]
 800aeee:	1c53      	adds	r3, r2, #1
 800aef0:	61fb      	str	r3, [r7, #28]
 800aef2:	f107 030e 	add.w	r3, r7, #14
 800aef6:	3301      	adds	r3, #1
 800aef8:	7812      	ldrb	r2, [r2, #0]
 800aefa:	701a      	strb	r2, [r3, #0]
    len--;
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	3b01      	subs	r3, #1
 800af00:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800af02:	69fb      	ldr	r3, [r7, #28]
 800af04:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800af06:	e00a      	b.n	800af1e <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800af08:	69bb      	ldr	r3, [r7, #24]
 800af0a:	1c9a      	adds	r2, r3, #2
 800af0c:	61ba      	str	r2, [r7, #24]
 800af0e:	881b      	ldrh	r3, [r3, #0]
 800af10:	461a      	mov	r2, r3
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	4413      	add	r3, r2
 800af16:	617b      	str	r3, [r7, #20]
    len -= 2;
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	3b02      	subs	r3, #2
 800af1c:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	2b01      	cmp	r3, #1
 800af22:	dcf1      	bgt.n	800af08 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	2b00      	cmp	r3, #0
 800af28:	dd04      	ble.n	800af34 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800af2a:	f107 030e 	add.w	r3, r7, #14
 800af2e:	69ba      	ldr	r2, [r7, #24]
 800af30:	7812      	ldrb	r2, [r2, #0]
 800af32:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800af34:	89fb      	ldrh	r3, [r7, #14]
 800af36:	461a      	mov	r2, r3
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	4413      	add	r3, r2
 800af3c:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	0c1a      	lsrs	r2, r3, #16
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	b29b      	uxth	r3, r3
 800af46:	4413      	add	r3, r2
 800af48:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800af4a:	697b      	ldr	r3, [r7, #20]
 800af4c:	0c1a      	lsrs	r2, r3, #16
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	b29b      	uxth	r3, r3
 800af52:	4413      	add	r3, r2
 800af54:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d007      	beq.n	800af6c <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	021b      	lsls	r3, r3, #8
 800af60:	b29a      	uxth	r2, r3
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	0a1b      	lsrs	r3, r3, #8
 800af66:	b2db      	uxtb	r3, r3
 800af68:	4313      	orrs	r3, r2
 800af6a:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	b29b      	uxth	r3, r3
}
 800af70:	4618      	mov	r0, r3
 800af72:	3724      	adds	r7, #36	@ 0x24
 800af74:	46bd      	mov	sp, r7
 800af76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7a:	4770      	bx	lr

0800af7c <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b082      	sub	sp, #8
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
 800af84:	460b      	mov	r3, r1
 800af86:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800af88:	887b      	ldrh	r3, [r7, #2]
 800af8a:	4619      	mov	r1, r3
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	f7ff ff98 	bl	800aec2 <lwip_standard_chksum>
 800af92:	4603      	mov	r3, r0
 800af94:	43db      	mvns	r3, r3
 800af96:	b29b      	uxth	r3, r3
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3708      	adds	r7, #8
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b086      	sub	sp, #24
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800afa8:	2300      	movs	r3, #0
 800afaa:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800afac:	2300      	movs	r3, #0
 800afae:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	613b      	str	r3, [r7, #16]
 800afb4:	e02b      	b.n	800b00e <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	685a      	ldr	r2, [r3, #4]
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	895b      	ldrh	r3, [r3, #10]
 800afbe:	4619      	mov	r1, r3
 800afc0:	4610      	mov	r0, r2
 800afc2:	f7ff ff7e 	bl	800aec2 <lwip_standard_chksum>
 800afc6:	4603      	mov	r3, r0
 800afc8:	461a      	mov	r2, r3
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	4413      	add	r3, r2
 800afce:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	0c1a      	lsrs	r2, r3, #16
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	b29b      	uxth	r3, r3
 800afd8:	4413      	add	r3, r2
 800afda:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800afdc:	693b      	ldr	r3, [r7, #16]
 800afde:	895b      	ldrh	r3, [r3, #10]
 800afe0:	f003 0301 	and.w	r3, r3, #1
 800afe4:	b29b      	uxth	r3, r3
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d00e      	beq.n	800b008 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	2b00      	cmp	r3, #0
 800afee:	bf0c      	ite	eq
 800aff0:	2301      	moveq	r3, #1
 800aff2:	2300      	movne	r3, #0
 800aff4:	b2db      	uxtb	r3, r3
 800aff6:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800aff8:	697b      	ldr	r3, [r7, #20]
 800affa:	021b      	lsls	r3, r3, #8
 800affc:	b29a      	uxth	r2, r3
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	0a1b      	lsrs	r3, r3, #8
 800b002:	b2db      	uxtb	r3, r3
 800b004:	4313      	orrs	r3, r2
 800b006:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	613b      	str	r3, [r7, #16]
 800b00e:	693b      	ldr	r3, [r7, #16]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d1d0      	bne.n	800afb6 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d007      	beq.n	800b02a <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800b01a:	697b      	ldr	r3, [r7, #20]
 800b01c:	021b      	lsls	r3, r3, #8
 800b01e:	b29a      	uxth	r2, r3
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	0a1b      	lsrs	r3, r3, #8
 800b024:	b2db      	uxtb	r3, r3
 800b026:	4313      	orrs	r3, r2
 800b028:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	43db      	mvns	r3, r3
 800b030:	b29b      	uxth	r3, r3
}
 800b032:	4618      	mov	r0, r3
 800b034:	3718      	adds	r7, #24
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}

0800b03a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b03a:	b580      	push	{r7, lr}
 800b03c:	b082      	sub	sp, #8
 800b03e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800b040:	2300      	movs	r3, #0
 800b042:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800b044:	f009 fe5a 	bl	8014cfc <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800b048:	f000 f8d2 	bl	800b1f0 <mem_init>
  memp_init();
 800b04c:	f000 fc1a 	bl	800b884 <memp_init>
  pbuf_init();
  netif_init();
 800b050:	f000 fd26 	bl	800baa0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b054:	f007 f928 	bl	80122a8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b058:	f001 fe40 	bl	800ccdc <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b05c:	f007 f864 	bl	8012128 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b060:	bf00      	nop
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800b068:	b480      	push	{r7}
 800b06a:	b083      	sub	sp, #12
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  return (struct mem *)(void *)&ram[ptr];
 800b070:	4b04      	ldr	r3, [pc, #16]	@ (800b084 <ptr_to_mem+0x1c>)
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	4413      	add	r3, r2
}
 800b078:	4618      	mov	r0, r3
 800b07a:	370c      	adds	r7, #12
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr
 800b084:	24004c58 	.word	0x24004c58

0800b088 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800b088:	b480      	push	{r7}
 800b08a:	b083      	sub	sp, #12
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800b090:	4b04      	ldr	r3, [pc, #16]	@ (800b0a4 <mem_to_ptr+0x1c>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	687a      	ldr	r2, [r7, #4]
 800b096:	1ad3      	subs	r3, r2, r3
}
 800b098:	4618      	mov	r0, r3
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr
 800b0a4:	24004c58 	.word	0x24004c58

0800b0a8 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b0a8:	b590      	push	{r4, r7, lr}
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b0b0:	4b45      	ldr	r3, [pc, #276]	@ (800b1c8 <plug_holes+0x120>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	687a      	ldr	r2, [r7, #4]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d206      	bcs.n	800b0c8 <plug_holes+0x20>
 800b0ba:	4b44      	ldr	r3, [pc, #272]	@ (800b1cc <plug_holes+0x124>)
 800b0bc:	f240 12df 	movw	r2, #479	@ 0x1df
 800b0c0:	4943      	ldr	r1, [pc, #268]	@ (800b1d0 <plug_holes+0x128>)
 800b0c2:	4844      	ldr	r0, [pc, #272]	@ (800b1d4 <plug_holes+0x12c>)
 800b0c4:	f009 ff96 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b0c8:	4b43      	ldr	r3, [pc, #268]	@ (800b1d8 <plug_holes+0x130>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	687a      	ldr	r2, [r7, #4]
 800b0ce:	429a      	cmp	r2, r3
 800b0d0:	d306      	bcc.n	800b0e0 <plug_holes+0x38>
 800b0d2:	4b3e      	ldr	r3, [pc, #248]	@ (800b1cc <plug_holes+0x124>)
 800b0d4:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800b0d8:	4940      	ldr	r1, [pc, #256]	@ (800b1dc <plug_holes+0x134>)
 800b0da:	483e      	ldr	r0, [pc, #248]	@ (800b1d4 <plug_holes+0x12c>)
 800b0dc:	f009 ff8a 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	7a1b      	ldrb	r3, [r3, #8]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d006      	beq.n	800b0f6 <plug_holes+0x4e>
 800b0e8:	4b38      	ldr	r3, [pc, #224]	@ (800b1cc <plug_holes+0x124>)
 800b0ea:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800b0ee:	493c      	ldr	r1, [pc, #240]	@ (800b1e0 <plug_holes+0x138>)
 800b0f0:	4838      	ldr	r0, [pc, #224]	@ (800b1d4 <plug_holes+0x12c>)
 800b0f2:	f009 ff7f 	bl	8014ff4 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	4a3a      	ldr	r2, [pc, #232]	@ (800b1e4 <plug_holes+0x13c>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d906      	bls.n	800b10e <plug_holes+0x66>
 800b100:	4b32      	ldr	r3, [pc, #200]	@ (800b1cc <plug_holes+0x124>)
 800b102:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800b106:	4938      	ldr	r1, [pc, #224]	@ (800b1e8 <plug_holes+0x140>)
 800b108:	4832      	ldr	r0, [pc, #200]	@ (800b1d4 <plug_holes+0x12c>)
 800b10a:	f009 ff73 	bl	8014ff4 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4618      	mov	r0, r3
 800b114:	f7ff ffa8 	bl	800b068 <ptr_to_mem>
 800b118:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b11a:	687a      	ldr	r2, [r7, #4]
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	429a      	cmp	r2, r3
 800b120:	d024      	beq.n	800b16c <plug_holes+0xc4>
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	7a1b      	ldrb	r3, [r3, #8]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d120      	bne.n	800b16c <plug_holes+0xc4>
 800b12a:	4b2b      	ldr	r3, [pc, #172]	@ (800b1d8 <plug_holes+0x130>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	68fa      	ldr	r2, [r7, #12]
 800b130:	429a      	cmp	r2, r3
 800b132:	d01b      	beq.n	800b16c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800b134:	4b2d      	ldr	r3, [pc, #180]	@ (800b1ec <plug_holes+0x144>)
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	68fa      	ldr	r2, [r7, #12]
 800b13a:	429a      	cmp	r2, r3
 800b13c:	d102      	bne.n	800b144 <plug_holes+0x9c>
      lfree = mem;
 800b13e:	4a2b      	ldr	r2, [pc, #172]	@ (800b1ec <plug_holes+0x144>)
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681a      	ldr	r2, [r3, #0]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	601a      	str	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	4a24      	ldr	r2, [pc, #144]	@ (800b1e4 <plug_holes+0x13c>)
 800b152:	4293      	cmp	r3, r2
 800b154:	d00a      	beq.n	800b16c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	4618      	mov	r0, r3
 800b15c:	f7ff ff84 	bl	800b068 <ptr_to_mem>
 800b160:	4604      	mov	r4, r0
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f7ff ff90 	bl	800b088 <mem_to_ptr>
 800b168:	4603      	mov	r3, r0
 800b16a:	6063      	str	r3, [r4, #4]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	4618      	mov	r0, r3
 800b172:	f7ff ff79 	bl	800b068 <ptr_to_mem>
 800b176:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800b178:	68ba      	ldr	r2, [r7, #8]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d01f      	beq.n	800b1c0 <plug_holes+0x118>
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	7a1b      	ldrb	r3, [r3, #8]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d11b      	bne.n	800b1c0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800b188:	4b18      	ldr	r3, [pc, #96]	@ (800b1ec <plug_holes+0x144>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	429a      	cmp	r2, r3
 800b190:	d102      	bne.n	800b198 <plug_holes+0xf0>
      lfree = pmem;
 800b192:	4a16      	ldr	r2, [pc, #88]	@ (800b1ec <plug_holes+0x144>)
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	601a      	str	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	4a0f      	ldr	r2, [pc, #60]	@ (800b1e4 <plug_holes+0x13c>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d00a      	beq.n	800b1c0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7ff ff5a 	bl	800b068 <ptr_to_mem>
 800b1b4:	4604      	mov	r4, r0
 800b1b6:	68b8      	ldr	r0, [r7, #8]
 800b1b8:	f7ff ff66 	bl	800b088 <mem_to_ptr>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	6063      	str	r3, [r4, #4]
    }
  }
}
 800b1c0:	bf00      	nop
 800b1c2:	3714      	adds	r7, #20
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd90      	pop	{r4, r7, pc}
 800b1c8:	24004c58 	.word	0x24004c58
 800b1cc:	08015fd0 	.word	0x08015fd0
 800b1d0:	08016000 	.word	0x08016000
 800b1d4:	08016018 	.word	0x08016018
 800b1d8:	24004c5c 	.word	0x24004c5c
 800b1dc:	08016040 	.word	0x08016040
 800b1e0:	0801605c 	.word	0x0801605c
 800b1e4:	0001ffe8 	.word	0x0001ffe8
 800b1e8:	08016078 	.word	0x08016078
 800b1ec:	24004c64 	.word	0x24004c64

0800b1f0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b1f6:	4b1b      	ldr	r3, [pc, #108]	@ (800b264 <mem_init+0x74>)
 800b1f8:	4a1b      	ldr	r2, [pc, #108]	@ (800b268 <mem_init+0x78>)
 800b1fa:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800b1fc:	4b19      	ldr	r3, [pc, #100]	@ (800b264 <mem_init+0x74>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	4a19      	ldr	r2, [pc, #100]	@ (800b26c <mem_init+0x7c>)
 800b206:	601a      	str	r2, [r3, #0]
  mem->prev = 0;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2200      	movs	r2, #0
 800b20c:	605a      	str	r2, [r3, #4]
  mem->used = 0;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2200      	movs	r2, #0
 800b212:	721a      	strb	r2, [r3, #8]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800b214:	4815      	ldr	r0, [pc, #84]	@ (800b26c <mem_init+0x7c>)
 800b216:	f7ff ff27 	bl	800b068 <ptr_to_mem>
 800b21a:	4603      	mov	r3, r0
 800b21c:	4a14      	ldr	r2, [pc, #80]	@ (800b270 <mem_init+0x80>)
 800b21e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800b220:	4b13      	ldr	r3, [pc, #76]	@ (800b270 <mem_init+0x80>)
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	2201      	movs	r2, #1
 800b226:	721a      	strb	r2, [r3, #8]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b228:	4b11      	ldr	r3, [pc, #68]	@ (800b270 <mem_init+0x80>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	4a0f      	ldr	r2, [pc, #60]	@ (800b26c <mem_init+0x7c>)
 800b22e:	601a      	str	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b230:	4b0f      	ldr	r3, [pc, #60]	@ (800b270 <mem_init+0x80>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	4a0d      	ldr	r2, [pc, #52]	@ (800b26c <mem_init+0x7c>)
 800b236:	605a      	str	r2, [r3, #4]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b238:	4b0a      	ldr	r3, [pc, #40]	@ (800b264 <mem_init+0x74>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	4a0d      	ldr	r2, [pc, #52]	@ (800b274 <mem_init+0x84>)
 800b23e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800b240:	480d      	ldr	r0, [pc, #52]	@ (800b278 <mem_init+0x88>)
 800b242:	f009 fd67 	bl	8014d14 <sys_mutex_new>
 800b246:	4603      	mov	r3, r0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d006      	beq.n	800b25a <mem_init+0x6a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800b24c:	4b0b      	ldr	r3, [pc, #44]	@ (800b27c <mem_init+0x8c>)
 800b24e:	f240 221f 	movw	r2, #543	@ 0x21f
 800b252:	490b      	ldr	r1, [pc, #44]	@ (800b280 <mem_init+0x90>)
 800b254:	480b      	ldr	r0, [pc, #44]	@ (800b284 <mem_init+0x94>)
 800b256:	f009 fecd 	bl	8014ff4 <iprintf>
  }
}
 800b25a:	bf00      	nop
 800b25c:	3708      	adds	r7, #8
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
 800b262:	bf00      	nop
 800b264:	24004c58 	.word	0x24004c58
 800b268:	30020000 	.word	0x30020000
 800b26c:	0001ffe8 	.word	0x0001ffe8
 800b270:	24004c5c 	.word	0x24004c5c
 800b274:	24004c64 	.word	0x24004c64
 800b278:	24004c60 	.word	0x24004c60
 800b27c:	08015fd0 	.word	0x08015fd0
 800b280:	080160a4 	.word	0x080160a4
 800b284:	08016018 	.word	0x08016018

0800b288 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b086      	sub	sp, #24
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f7ff fef9 	bl	800b088 <mem_to_ptr>
 800b296:	6178      	str	r0, [r7, #20]
  nmem = ptr_to_mem(mem->next);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	4618      	mov	r0, r3
 800b29e:	f7ff fee3 	bl	800b068 <ptr_to_mem>
 800b2a2:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	f7ff fedd 	bl	800b068 <ptr_to_mem>
 800b2ae:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	4a11      	ldr	r2, [pc, #68]	@ (800b2fc <mem_link_valid+0x74>)
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d818      	bhi.n	800b2ec <mem_link_valid+0x64>
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	685b      	ldr	r3, [r3, #4]
 800b2be:	4a0f      	ldr	r2, [pc, #60]	@ (800b2fc <mem_link_valid+0x74>)
 800b2c0:	4293      	cmp	r3, r2
 800b2c2:	d813      	bhi.n	800b2ec <mem_link_valid+0x64>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	685b      	ldr	r3, [r3, #4]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b2c8:	697a      	ldr	r2, [r7, #20]
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	d004      	beq.n	800b2d8 <mem_link_valid+0x50>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	697a      	ldr	r2, [r7, #20]
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d109      	bne.n	800b2ec <mem_link_valid+0x64>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b2d8:	4b09      	ldr	r3, [pc, #36]	@ (800b300 <mem_link_valid+0x78>)
 800b2da:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b2dc:	693a      	ldr	r2, [r7, #16]
 800b2de:	429a      	cmp	r2, r3
 800b2e0:	d006      	beq.n	800b2f0 <mem_link_valid+0x68>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	685b      	ldr	r3, [r3, #4]
 800b2e6:	697a      	ldr	r2, [r7, #20]
 800b2e8:	429a      	cmp	r2, r3
 800b2ea:	d001      	beq.n	800b2f0 <mem_link_valid+0x68>
    return 0;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	e000      	b.n	800b2f2 <mem_link_valid+0x6a>
  }
  return 1;
 800b2f0:	2301      	movs	r3, #1
}
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	3718      	adds	r7, #24
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}
 800b2fa:	bf00      	nop
 800b2fc:	0001ffe8 	.word	0x0001ffe8
 800b300:	24004c5c 	.word	0x24004c5c

0800b304 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b088      	sub	sp, #32
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d070      	beq.n	800b3f4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f003 0303 	and.w	r3, r3, #3
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d00d      	beq.n	800b338 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800b31c:	4b37      	ldr	r3, [pc, #220]	@ (800b3fc <mem_free+0xf8>)
 800b31e:	f240 2273 	movw	r2, #627	@ 0x273
 800b322:	4937      	ldr	r1, [pc, #220]	@ (800b400 <mem_free+0xfc>)
 800b324:	4837      	ldr	r0, [pc, #220]	@ (800b404 <mem_free+0x100>)
 800b326:	f009 fe65 	bl	8014ff4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b32a:	f009 fd45 	bl	8014db8 <sys_arch_protect>
 800b32e:	60f8      	str	r0, [r7, #12]
 800b330:	68f8      	ldr	r0, [r7, #12]
 800b332:	f009 fd4f 	bl	8014dd4 <sys_arch_unprotect>
    return;
 800b336:	e05e      	b.n	800b3f6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	3b0c      	subs	r3, #12
 800b33c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800b33e:	4b32      	ldr	r3, [pc, #200]	@ (800b408 <mem_free+0x104>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	69fa      	ldr	r2, [r7, #28]
 800b344:	429a      	cmp	r2, r3
 800b346:	d306      	bcc.n	800b356 <mem_free+0x52>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f103 020c 	add.w	r2, r3, #12
 800b34e:	4b2f      	ldr	r3, [pc, #188]	@ (800b40c <mem_free+0x108>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	429a      	cmp	r2, r3
 800b354:	d90d      	bls.n	800b372 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800b356:	4b29      	ldr	r3, [pc, #164]	@ (800b3fc <mem_free+0xf8>)
 800b358:	f240 227f 	movw	r2, #639	@ 0x27f
 800b35c:	492c      	ldr	r1, [pc, #176]	@ (800b410 <mem_free+0x10c>)
 800b35e:	4829      	ldr	r0, [pc, #164]	@ (800b404 <mem_free+0x100>)
 800b360:	f009 fe48 	bl	8014ff4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b364:	f009 fd28 	bl	8014db8 <sys_arch_protect>
 800b368:	6138      	str	r0, [r7, #16]
 800b36a:	6938      	ldr	r0, [r7, #16]
 800b36c:	f009 fd32 	bl	8014dd4 <sys_arch_unprotect>
    return;
 800b370:	e041      	b.n	800b3f6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b372:	4828      	ldr	r0, [pc, #160]	@ (800b414 <mem_free+0x110>)
 800b374:	f009 fce4 	bl	8014d40 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800b378:	69fb      	ldr	r3, [r7, #28]
 800b37a:	7a1b      	ldrb	r3, [r3, #8]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d110      	bne.n	800b3a2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800b380:	4b1e      	ldr	r3, [pc, #120]	@ (800b3fc <mem_free+0xf8>)
 800b382:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800b386:	4924      	ldr	r1, [pc, #144]	@ (800b418 <mem_free+0x114>)
 800b388:	481e      	ldr	r0, [pc, #120]	@ (800b404 <mem_free+0x100>)
 800b38a:	f009 fe33 	bl	8014ff4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b38e:	4821      	ldr	r0, [pc, #132]	@ (800b414 <mem_free+0x110>)
 800b390:	f009 fce5 	bl	8014d5e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b394:	f009 fd10 	bl	8014db8 <sys_arch_protect>
 800b398:	6178      	str	r0, [r7, #20]
 800b39a:	6978      	ldr	r0, [r7, #20]
 800b39c:	f009 fd1a 	bl	8014dd4 <sys_arch_unprotect>
    return;
 800b3a0:	e029      	b.n	800b3f6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800b3a2:	69f8      	ldr	r0, [r7, #28]
 800b3a4:	f7ff ff70 	bl	800b288 <mem_link_valid>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d110      	bne.n	800b3d0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800b3ae:	4b13      	ldr	r3, [pc, #76]	@ (800b3fc <mem_free+0xf8>)
 800b3b0:	f240 2295 	movw	r2, #661	@ 0x295
 800b3b4:	4919      	ldr	r1, [pc, #100]	@ (800b41c <mem_free+0x118>)
 800b3b6:	4813      	ldr	r0, [pc, #76]	@ (800b404 <mem_free+0x100>)
 800b3b8:	f009 fe1c 	bl	8014ff4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b3bc:	4815      	ldr	r0, [pc, #84]	@ (800b414 <mem_free+0x110>)
 800b3be:	f009 fcce 	bl	8014d5e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b3c2:	f009 fcf9 	bl	8014db8 <sys_arch_protect>
 800b3c6:	61b8      	str	r0, [r7, #24]
 800b3c8:	69b8      	ldr	r0, [r7, #24]
 800b3ca:	f009 fd03 	bl	8014dd4 <sys_arch_unprotect>
    return;
 800b3ce:	e012      	b.n	800b3f6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800b3d0:	69fb      	ldr	r3, [r7, #28]
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	721a      	strb	r2, [r3, #8]

  if (mem < lfree) {
 800b3d6:	4b12      	ldr	r3, [pc, #72]	@ (800b420 <mem_free+0x11c>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	69fa      	ldr	r2, [r7, #28]
 800b3dc:	429a      	cmp	r2, r3
 800b3de:	d202      	bcs.n	800b3e6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800b3e0:	4a0f      	ldr	r2, [pc, #60]	@ (800b420 <mem_free+0x11c>)
 800b3e2:	69fb      	ldr	r3, [r7, #28]
 800b3e4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800b3e6:	69f8      	ldr	r0, [r7, #28]
 800b3e8:	f7ff fe5e 	bl	800b0a8 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800b3ec:	4809      	ldr	r0, [pc, #36]	@ (800b414 <mem_free+0x110>)
 800b3ee:	f009 fcb6 	bl	8014d5e <sys_mutex_unlock>
 800b3f2:	e000      	b.n	800b3f6 <mem_free+0xf2>
    return;
 800b3f4:	bf00      	nop
}
 800b3f6:	3720      	adds	r7, #32
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}
 800b3fc:	08015fd0 	.word	0x08015fd0
 800b400:	080160c0 	.word	0x080160c0
 800b404:	08016018 	.word	0x08016018
 800b408:	24004c58 	.word	0x24004c58
 800b40c:	24004c5c 	.word	0x24004c5c
 800b410:	080160e4 	.word	0x080160e4
 800b414:	24004c60 	.word	0x24004c60
 800b418:	08016100 	.word	0x08016100
 800b41c:	08016128 	.word	0x08016128
 800b420:	24004c64 	.word	0x24004c64

0800b424 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b08a      	sub	sp, #40	@ 0x28
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	6039      	str	r1, [r7, #0]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	3303      	adds	r3, #3
 800b432:	f023 0303 	bic.w	r3, r3, #3
 800b436:	627b      	str	r3, [r7, #36]	@ 0x24
  if (newsize < MIN_SIZE_ALIGNED) {
 800b438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43a:	2b0b      	cmp	r3, #11
 800b43c:	d801      	bhi.n	800b442 <mem_trim+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800b43e:	230c      	movs	r3, #12
 800b440:	627b      	str	r3, [r7, #36]	@ 0x24
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800b442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b444:	4a6e      	ldr	r2, [pc, #440]	@ (800b600 <mem_trim+0x1dc>)
 800b446:	4293      	cmp	r3, r2
 800b448:	d803      	bhi.n	800b452 <mem_trim+0x2e>
 800b44a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	429a      	cmp	r2, r3
 800b450:	d201      	bcs.n	800b456 <mem_trim+0x32>
    return NULL;
 800b452:	2300      	movs	r3, #0
 800b454:	e0d0      	b.n	800b5f8 <mem_trim+0x1d4>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b456:	4b6b      	ldr	r3, [pc, #428]	@ (800b604 <mem_trim+0x1e0>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	429a      	cmp	r2, r3
 800b45e:	d304      	bcc.n	800b46a <mem_trim+0x46>
 800b460:	4b69      	ldr	r3, [pc, #420]	@ (800b608 <mem_trim+0x1e4>)
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	687a      	ldr	r2, [r7, #4]
 800b466:	429a      	cmp	r2, r3
 800b468:	d306      	bcc.n	800b478 <mem_trim+0x54>
 800b46a:	4b68      	ldr	r3, [pc, #416]	@ (800b60c <mem_trim+0x1e8>)
 800b46c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800b470:	4967      	ldr	r1, [pc, #412]	@ (800b610 <mem_trim+0x1ec>)
 800b472:	4868      	ldr	r0, [pc, #416]	@ (800b614 <mem_trim+0x1f0>)
 800b474:	f009 fdbe 	bl	8014ff4 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b478:	4b62      	ldr	r3, [pc, #392]	@ (800b604 <mem_trim+0x1e0>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	687a      	ldr	r2, [r7, #4]
 800b47e:	429a      	cmp	r2, r3
 800b480:	d304      	bcc.n	800b48c <mem_trim+0x68>
 800b482:	4b61      	ldr	r3, [pc, #388]	@ (800b608 <mem_trim+0x1e4>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	687a      	ldr	r2, [r7, #4]
 800b488:	429a      	cmp	r2, r3
 800b48a:	d307      	bcc.n	800b49c <mem_trim+0x78>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b48c:	f009 fc94 	bl	8014db8 <sys_arch_protect>
 800b490:	60b8      	str	r0, [r7, #8]
 800b492:	68b8      	ldr	r0, [r7, #8]
 800b494:	f009 fc9e 	bl	8014dd4 <sys_arch_unprotect>
    return rmem;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	e0ad      	b.n	800b5f8 <mem_trim+0x1d4>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	3b0c      	subs	r3, #12
 800b4a0:	623b      	str	r3, [r7, #32]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800b4a2:	6a38      	ldr	r0, [r7, #32]
 800b4a4:	f7ff fdf0 	bl	800b088 <mem_to_ptr>
 800b4a8:	61f8      	str	r0, [r7, #28]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800b4aa:	6a3b      	ldr	r3, [r7, #32]
 800b4ac:	681a      	ldr	r2, [r3, #0]
 800b4ae:	69fb      	ldr	r3, [r7, #28]
 800b4b0:	1ad3      	subs	r3, r2, r3
 800b4b2:	3b0c      	subs	r3, #12
 800b4b4:	61bb      	str	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b4b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4b8:	69bb      	ldr	r3, [r7, #24]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d906      	bls.n	800b4cc <mem_trim+0xa8>
 800b4be:	4b53      	ldr	r3, [pc, #332]	@ (800b60c <mem_trim+0x1e8>)
 800b4c0:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800b4c4:	4954      	ldr	r1, [pc, #336]	@ (800b618 <mem_trim+0x1f4>)
 800b4c6:	4853      	ldr	r0, [pc, #332]	@ (800b614 <mem_trim+0x1f0>)
 800b4c8:	f009 fd94 	bl	8014ff4 <iprintf>
  if (newsize > size) {
 800b4cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4ce:	69bb      	ldr	r3, [r7, #24]
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d901      	bls.n	800b4d8 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	e08f      	b.n	800b5f8 <mem_trim+0x1d4>
  }
  if (newsize == size) {
 800b4d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4da:	69bb      	ldr	r3, [r7, #24]
 800b4dc:	429a      	cmp	r2, r3
 800b4de:	d101      	bne.n	800b4e4 <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	e089      	b.n	800b5f8 <mem_trim+0x1d4>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b4e4:	484d      	ldr	r0, [pc, #308]	@ (800b61c <mem_trim+0x1f8>)
 800b4e6:	f009 fc2b 	bl	8014d40 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800b4ea:	6a3b      	ldr	r3, [r7, #32]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	f7ff fdba 	bl	800b068 <ptr_to_mem>
 800b4f4:	6178      	str	r0, [r7, #20]
  if (mem2->used == 0) {
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	7a1b      	ldrb	r3, [r3, #8]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d13c      	bne.n	800b578 <mem_trim+0x154>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b4fe:	6a3b      	ldr	r3, [r7, #32]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	4a3f      	ldr	r2, [pc, #252]	@ (800b600 <mem_trim+0x1dc>)
 800b504:	4293      	cmp	r3, r2
 800b506:	d106      	bne.n	800b516 <mem_trim+0xf2>
 800b508:	4b40      	ldr	r3, [pc, #256]	@ (800b60c <mem_trim+0x1e8>)
 800b50a:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800b50e:	4944      	ldr	r1, [pc, #272]	@ (800b620 <mem_trim+0x1fc>)
 800b510:	4840      	ldr	r0, [pc, #256]	@ (800b614 <mem_trim+0x1f0>)
 800b512:	f009 fd6f 	bl	8014ff4 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800b516:	697b      	ldr	r3, [r7, #20]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	60fb      	str	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b51c:	69fa      	ldr	r2, [r7, #28]
 800b51e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b520:	4413      	add	r3, r2
 800b522:	330c      	adds	r3, #12
 800b524:	613b      	str	r3, [r7, #16]
    if (lfree == mem2) {
 800b526:	4b3f      	ldr	r3, [pc, #252]	@ (800b624 <mem_trim+0x200>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	697a      	ldr	r2, [r7, #20]
 800b52c:	429a      	cmp	r2, r3
 800b52e:	d105      	bne.n	800b53c <mem_trim+0x118>
      lfree = ptr_to_mem(ptr2);
 800b530:	6938      	ldr	r0, [r7, #16]
 800b532:	f7ff fd99 	bl	800b068 <ptr_to_mem>
 800b536:	4603      	mov	r3, r0
 800b538:	4a3a      	ldr	r2, [pc, #232]	@ (800b624 <mem_trim+0x200>)
 800b53a:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800b53c:	6938      	ldr	r0, [r7, #16]
 800b53e:	f7ff fd93 	bl	800b068 <ptr_to_mem>
 800b542:	6178      	str	r0, [r7, #20]
    mem2->used = 0;
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	2200      	movs	r2, #0
 800b548:	721a      	strb	r2, [r3, #8]
    /* restore the next pointer */
    mem2->next = next;
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	68fa      	ldr	r2, [r7, #12]
 800b54e:	601a      	str	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	69fa      	ldr	r2, [r7, #28]
 800b554:	605a      	str	r2, [r3, #4]
    /* link mem to it */
    mem->next = ptr2;
 800b556:	6a3b      	ldr	r3, [r7, #32]
 800b558:	693a      	ldr	r2, [r7, #16]
 800b55a:	601a      	str	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b55c:	697b      	ldr	r3, [r7, #20]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	4a27      	ldr	r2, [pc, #156]	@ (800b600 <mem_trim+0x1dc>)
 800b562:	4293      	cmp	r3, r2
 800b564:	d044      	beq.n	800b5f0 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4618      	mov	r0, r3
 800b56c:	f7ff fd7c 	bl	800b068 <ptr_to_mem>
 800b570:	4602      	mov	r2, r0
 800b572:	693b      	ldr	r3, [r7, #16]
 800b574:	6053      	str	r3, [r2, #4]
 800b576:	e03b      	b.n	800b5f0 <mem_trim+0x1cc>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b57a:	3318      	adds	r3, #24
 800b57c:	69ba      	ldr	r2, [r7, #24]
 800b57e:	429a      	cmp	r2, r3
 800b580:	d336      	bcc.n	800b5f0 <mem_trim+0x1cc>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b582:	69fa      	ldr	r2, [r7, #28]
 800b584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b586:	4413      	add	r3, r2
 800b588:	330c      	adds	r3, #12
 800b58a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b58c:	6a3b      	ldr	r3, [r7, #32]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4a1b      	ldr	r2, [pc, #108]	@ (800b600 <mem_trim+0x1dc>)
 800b592:	4293      	cmp	r3, r2
 800b594:	d106      	bne.n	800b5a4 <mem_trim+0x180>
 800b596:	4b1d      	ldr	r3, [pc, #116]	@ (800b60c <mem_trim+0x1e8>)
 800b598:	f240 3216 	movw	r2, #790	@ 0x316
 800b59c:	4920      	ldr	r1, [pc, #128]	@ (800b620 <mem_trim+0x1fc>)
 800b59e:	481d      	ldr	r0, [pc, #116]	@ (800b614 <mem_trim+0x1f0>)
 800b5a0:	f009 fd28 	bl	8014ff4 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800b5a4:	6938      	ldr	r0, [r7, #16]
 800b5a6:	f7ff fd5f 	bl	800b068 <ptr_to_mem>
 800b5aa:	6178      	str	r0, [r7, #20]
    if (mem2 < lfree) {
 800b5ac:	4b1d      	ldr	r3, [pc, #116]	@ (800b624 <mem_trim+0x200>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	697a      	ldr	r2, [r7, #20]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d202      	bcs.n	800b5bc <mem_trim+0x198>
      lfree = mem2;
 800b5b6:	4a1b      	ldr	r2, [pc, #108]	@ (800b624 <mem_trim+0x200>)
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	721a      	strb	r2, [r3, #8]
    mem2->next = mem->next;
 800b5c2:	6a3b      	ldr	r3, [r7, #32]
 800b5c4:	681a      	ldr	r2, [r3, #0]
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	601a      	str	r2, [r3, #0]
    mem2->prev = ptr;
 800b5ca:	697b      	ldr	r3, [r7, #20]
 800b5cc:	69fa      	ldr	r2, [r7, #28]
 800b5ce:	605a      	str	r2, [r3, #4]
    mem->next = ptr2;
 800b5d0:	6a3b      	ldr	r3, [r7, #32]
 800b5d2:	693a      	ldr	r2, [r7, #16]
 800b5d4:	601a      	str	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b5d6:	697b      	ldr	r3, [r7, #20]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	4a09      	ldr	r2, [pc, #36]	@ (800b600 <mem_trim+0x1dc>)
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	d007      	beq.n	800b5f0 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7ff fd3f 	bl	800b068 <ptr_to_mem>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	6053      	str	r3, [r2, #4]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800b5f0:	480a      	ldr	r0, [pc, #40]	@ (800b61c <mem_trim+0x1f8>)
 800b5f2:	f009 fbb4 	bl	8014d5e <sys_mutex_unlock>
  return rmem;
 800b5f6:	687b      	ldr	r3, [r7, #4]
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3728      	adds	r7, #40	@ 0x28
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}
 800b600:	0001ffe8 	.word	0x0001ffe8
 800b604:	24004c58 	.word	0x24004c58
 800b608:	24004c5c 	.word	0x24004c5c
 800b60c:	08015fd0 	.word	0x08015fd0
 800b610:	0801615c 	.word	0x0801615c
 800b614:	08016018 	.word	0x08016018
 800b618:	08016174 	.word	0x08016174
 800b61c:	24004c60 	.word	0x24004c60
 800b620:	08016194 	.word	0x08016194
 800b624:	24004c64 	.word	0x24004c64

0800b628 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b088      	sub	sp, #32
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d101      	bne.n	800b63a <mem_malloc+0x12>
    return NULL;
 800b636:	2300      	movs	r3, #0
 800b638:	e0d9      	b.n	800b7ee <mem_malloc+0x1c6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	3303      	adds	r3, #3
 800b63e:	f023 0303 	bic.w	r3, r3, #3
 800b642:	61bb      	str	r3, [r7, #24]
  if (size < MIN_SIZE_ALIGNED) {
 800b644:	69bb      	ldr	r3, [r7, #24]
 800b646:	2b0b      	cmp	r3, #11
 800b648:	d801      	bhi.n	800b64e <mem_malloc+0x26>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800b64a:	230c      	movs	r3, #12
 800b64c:	61bb      	str	r3, [r7, #24]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800b64e:	69bb      	ldr	r3, [r7, #24]
 800b650:	4a69      	ldr	r2, [pc, #420]	@ (800b7f8 <mem_malloc+0x1d0>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d803      	bhi.n	800b65e <mem_malloc+0x36>
 800b656:	69ba      	ldr	r2, [r7, #24]
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d201      	bcs.n	800b662 <mem_malloc+0x3a>
    return NULL;
 800b65e:	2300      	movs	r3, #0
 800b660:	e0c5      	b.n	800b7ee <mem_malloc+0x1c6>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800b662:	4866      	ldr	r0, [pc, #408]	@ (800b7fc <mem_malloc+0x1d4>)
 800b664:	f009 fb6c 	bl	8014d40 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b668:	4b65      	ldr	r3, [pc, #404]	@ (800b800 <mem_malloc+0x1d8>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4618      	mov	r0, r3
 800b66e:	f7ff fd0b 	bl	800b088 <mem_to_ptr>
 800b672:	61f8      	str	r0, [r7, #28]
 800b674:	e0b0      	b.n	800b7d8 <mem_malloc+0x1b0>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800b676:	69f8      	ldr	r0, [r7, #28]
 800b678:	f7ff fcf6 	bl	800b068 <ptr_to_mem>
 800b67c:	6138      	str	r0, [r7, #16]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800b67e:	693b      	ldr	r3, [r7, #16]
 800b680:	7a1b      	ldrb	r3, [r3, #8]
 800b682:	2b00      	cmp	r3, #0
 800b684:	f040 80a2 	bne.w	800b7cc <mem_malloc+0x1a4>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b688:	693b      	ldr	r3, [r7, #16]
 800b68a:	681a      	ldr	r2, [r3, #0]
 800b68c:	69fb      	ldr	r3, [r7, #28]
 800b68e:	1ad3      	subs	r3, r2, r3
 800b690:	3b0c      	subs	r3, #12
      if ((!mem->used) &&
 800b692:	69ba      	ldr	r2, [r7, #24]
 800b694:	429a      	cmp	r2, r3
 800b696:	f200 8099 	bhi.w	800b7cc <mem_malloc+0x1a4>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800b69a:	693b      	ldr	r3, [r7, #16]
 800b69c:	681a      	ldr	r2, [r3, #0]
 800b69e:	69fb      	ldr	r3, [r7, #28]
 800b6a0:	1ad3      	subs	r3, r2, r3
 800b6a2:	f1a3 020c 	sub.w	r2, r3, #12
 800b6a6:	69bb      	ldr	r3, [r7, #24]
 800b6a8:	3318      	adds	r3, #24
 800b6aa:	429a      	cmp	r2, r3
 800b6ac:	d331      	bcc.n	800b712 <mem_malloc+0xea>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800b6ae:	69fa      	ldr	r2, [r7, #28]
 800b6b0:	69bb      	ldr	r3, [r7, #24]
 800b6b2:	4413      	add	r3, r2
 800b6b4:	330c      	adds	r3, #12
 800b6b6:	60fb      	str	r3, [r7, #12]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	4a4f      	ldr	r2, [pc, #316]	@ (800b7f8 <mem_malloc+0x1d0>)
 800b6bc:	4293      	cmp	r3, r2
 800b6be:	d106      	bne.n	800b6ce <mem_malloc+0xa6>
 800b6c0:	4b50      	ldr	r3, [pc, #320]	@ (800b804 <mem_malloc+0x1dc>)
 800b6c2:	f240 3287 	movw	r2, #903	@ 0x387
 800b6c6:	4950      	ldr	r1, [pc, #320]	@ (800b808 <mem_malloc+0x1e0>)
 800b6c8:	4850      	ldr	r0, [pc, #320]	@ (800b80c <mem_malloc+0x1e4>)
 800b6ca:	f009 fc93 	bl	8014ff4 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800b6ce:	68f8      	ldr	r0, [r7, #12]
 800b6d0:	f7ff fcca 	bl	800b068 <ptr_to_mem>
 800b6d4:	60b8      	str	r0, [r7, #8]
          mem2->used = 0;
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	721a      	strb	r2, [r3, #8]
          mem2->next = mem->next;
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	681a      	ldr	r2, [r3, #0]
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	601a      	str	r2, [r3, #0]
          mem2->prev = ptr;
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	69fa      	ldr	r2, [r7, #28]
 800b6e8:	605a      	str	r2, [r3, #4]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800b6ea:	693b      	ldr	r3, [r7, #16]
 800b6ec:	68fa      	ldr	r2, [r7, #12]
 800b6ee:	601a      	str	r2, [r3, #0]
          mem->used = 1;
 800b6f0:	693b      	ldr	r3, [r7, #16]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	721a      	strb	r2, [r3, #8]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4a3f      	ldr	r2, [pc, #252]	@ (800b7f8 <mem_malloc+0x1d0>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d00b      	beq.n	800b718 <mem_malloc+0xf0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4618      	mov	r0, r3
 800b706:	f7ff fcaf 	bl	800b068 <ptr_to_mem>
 800b70a:	4602      	mov	r2, r0
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	6053      	str	r3, [r2, #4]
 800b710:	e002      	b.n	800b718 <mem_malloc+0xf0>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	2201      	movs	r2, #1
 800b716:	721a      	strb	r2, [r3, #8]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800b718:	4b39      	ldr	r3, [pc, #228]	@ (800b800 <mem_malloc+0x1d8>)
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	693a      	ldr	r2, [r7, #16]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d127      	bne.n	800b772 <mem_malloc+0x14a>
          struct mem *cur = lfree;
 800b722:	4b37      	ldr	r3, [pc, #220]	@ (800b800 <mem_malloc+0x1d8>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	617b      	str	r3, [r7, #20]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800b728:	e005      	b.n	800b736 <mem_malloc+0x10e>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800b72a:	697b      	ldr	r3, [r7, #20]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	4618      	mov	r0, r3
 800b730:	f7ff fc9a 	bl	800b068 <ptr_to_mem>
 800b734:	6178      	str	r0, [r7, #20]
          while (cur->used && cur != ram_end) {
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	7a1b      	ldrb	r3, [r3, #8]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d004      	beq.n	800b748 <mem_malloc+0x120>
 800b73e:	4b34      	ldr	r3, [pc, #208]	@ (800b810 <mem_malloc+0x1e8>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	697a      	ldr	r2, [r7, #20]
 800b744:	429a      	cmp	r2, r3
 800b746:	d1f0      	bne.n	800b72a <mem_malloc+0x102>
          }
          lfree = cur;
 800b748:	4a2d      	ldr	r2, [pc, #180]	@ (800b800 <mem_malloc+0x1d8>)
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b74e:	4b2c      	ldr	r3, [pc, #176]	@ (800b800 <mem_malloc+0x1d8>)
 800b750:	681a      	ldr	r2, [r3, #0]
 800b752:	4b2f      	ldr	r3, [pc, #188]	@ (800b810 <mem_malloc+0x1e8>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	429a      	cmp	r2, r3
 800b758:	d00b      	beq.n	800b772 <mem_malloc+0x14a>
 800b75a:	4b29      	ldr	r3, [pc, #164]	@ (800b800 <mem_malloc+0x1d8>)
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	7a1b      	ldrb	r3, [r3, #8]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d006      	beq.n	800b772 <mem_malloc+0x14a>
 800b764:	4b27      	ldr	r3, [pc, #156]	@ (800b804 <mem_malloc+0x1dc>)
 800b766:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800b76a:	492a      	ldr	r1, [pc, #168]	@ (800b814 <mem_malloc+0x1ec>)
 800b76c:	4827      	ldr	r0, [pc, #156]	@ (800b80c <mem_malloc+0x1e4>)
 800b76e:	f009 fc41 	bl	8014ff4 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800b772:	4822      	ldr	r0, [pc, #136]	@ (800b7fc <mem_malloc+0x1d4>)
 800b774:	f009 faf3 	bl	8014d5e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b778:	693a      	ldr	r2, [r7, #16]
 800b77a:	69bb      	ldr	r3, [r7, #24]
 800b77c:	4413      	add	r3, r2
 800b77e:	330c      	adds	r3, #12
 800b780:	4a23      	ldr	r2, [pc, #140]	@ (800b810 <mem_malloc+0x1e8>)
 800b782:	6812      	ldr	r2, [r2, #0]
 800b784:	4293      	cmp	r3, r2
 800b786:	d906      	bls.n	800b796 <mem_malloc+0x16e>
 800b788:	4b1e      	ldr	r3, [pc, #120]	@ (800b804 <mem_malloc+0x1dc>)
 800b78a:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800b78e:	4922      	ldr	r1, [pc, #136]	@ (800b818 <mem_malloc+0x1f0>)
 800b790:	481e      	ldr	r0, [pc, #120]	@ (800b80c <mem_malloc+0x1e4>)
 800b792:	f009 fc2f 	bl	8014ff4 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	f003 0303 	and.w	r3, r3, #3
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d006      	beq.n	800b7ae <mem_malloc+0x186>
 800b7a0:	4b18      	ldr	r3, [pc, #96]	@ (800b804 <mem_malloc+0x1dc>)
 800b7a2:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800b7a6:	491d      	ldr	r1, [pc, #116]	@ (800b81c <mem_malloc+0x1f4>)
 800b7a8:	4818      	ldr	r0, [pc, #96]	@ (800b80c <mem_malloc+0x1e4>)
 800b7aa:	f009 fc23 	bl	8014ff4 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	f003 0303 	and.w	r3, r3, #3
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d006      	beq.n	800b7c6 <mem_malloc+0x19e>
 800b7b8:	4b12      	ldr	r3, [pc, #72]	@ (800b804 <mem_malloc+0x1dc>)
 800b7ba:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800b7be:	4918      	ldr	r1, [pc, #96]	@ (800b820 <mem_malloc+0x1f8>)
 800b7c0:	4812      	ldr	r0, [pc, #72]	@ (800b80c <mem_malloc+0x1e4>)
 800b7c2:	f009 fc17 	bl	8014ff4 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800b7c6:	693b      	ldr	r3, [r7, #16]
 800b7c8:	330c      	adds	r3, #12
 800b7ca:	e010      	b.n	800b7ee <mem_malloc+0x1c6>
         ptr = ptr_to_mem(ptr)->next) {
 800b7cc:	69f8      	ldr	r0, [r7, #28]
 800b7ce:	f7ff fc4b 	bl	800b068 <ptr_to_mem>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	61fb      	str	r3, [r7, #28]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b7d8:	69ba      	ldr	r2, [r7, #24]
 800b7da:	4b07      	ldr	r3, [pc, #28]	@ (800b7f8 <mem_malloc+0x1d0>)
 800b7dc:	1a9b      	subs	r3, r3, r2
 800b7de:	69fa      	ldr	r2, [r7, #28]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	f4ff af48 	bcc.w	800b676 <mem_malloc+0x4e>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800b7e6:	4805      	ldr	r0, [pc, #20]	@ (800b7fc <mem_malloc+0x1d4>)
 800b7e8:	f009 fab9 	bl	8014d5e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800b7ec:	2300      	movs	r3, #0
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	3720      	adds	r7, #32
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}
 800b7f6:	bf00      	nop
 800b7f8:	0001ffe8 	.word	0x0001ffe8
 800b7fc:	24004c60 	.word	0x24004c60
 800b800:	24004c64 	.word	0x24004c64
 800b804:	08015fd0 	.word	0x08015fd0
 800b808:	08016194 	.word	0x08016194
 800b80c:	08016018 	.word	0x08016018
 800b810:	24004c5c 	.word	0x24004c5c
 800b814:	080161a8 	.word	0x080161a8
 800b818:	080161c4 	.word	0x080161c4
 800b81c:	080161f4 	.word	0x080161f4
 800b820:	08016224 	.word	0x08016224

0800b824 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800b824:	b480      	push	{r7}
 800b826:	b085      	sub	sp, #20
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	689b      	ldr	r3, [r3, #8]
 800b830:	2200      	movs	r2, #0
 800b832:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	3303      	adds	r3, #3
 800b83a:	f023 0303 	bic.w	r3, r3, #3
 800b83e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800b840:	2300      	movs	r3, #0
 800b842:	60fb      	str	r3, [r7, #12]
 800b844:	e011      	b.n	800b86a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	689b      	ldr	r3, [r3, #8]
 800b84a:	681a      	ldr	r2, [r3, #0]
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	689b      	ldr	r3, [r3, #8]
 800b854:	68ba      	ldr	r2, [r7, #8]
 800b856:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	881b      	ldrh	r3, [r3, #0]
 800b85c:	461a      	mov	r2, r3
 800b85e:	68bb      	ldr	r3, [r7, #8]
 800b860:	4413      	add	r3, r2
 800b862:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	3301      	adds	r3, #1
 800b868:	60fb      	str	r3, [r7, #12]
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	885b      	ldrh	r3, [r3, #2]
 800b86e:	461a      	mov	r2, r3
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	4293      	cmp	r3, r2
 800b874:	dbe7      	blt.n	800b846 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800b876:	bf00      	nop
 800b878:	bf00      	nop
 800b87a:	3714      	adds	r7, #20
 800b87c:	46bd      	mov	sp, r7
 800b87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b882:	4770      	bx	lr

0800b884 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	b082      	sub	sp, #8
 800b888:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b88a:	2300      	movs	r3, #0
 800b88c:	80fb      	strh	r3, [r7, #6]
 800b88e:	e009      	b.n	800b8a4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800b890:	88fb      	ldrh	r3, [r7, #6]
 800b892:	4a08      	ldr	r2, [pc, #32]	@ (800b8b4 <memp_init+0x30>)
 800b894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b898:	4618      	mov	r0, r3
 800b89a:	f7ff ffc3 	bl	800b824 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b89e:	88fb      	ldrh	r3, [r7, #6]
 800b8a0:	3301      	adds	r3, #1
 800b8a2:	80fb      	strh	r3, [r7, #6]
 800b8a4:	88fb      	ldrh	r3, [r7, #6]
 800b8a6:	2b0c      	cmp	r3, #12
 800b8a8:	d9f2      	bls.n	800b890 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800b8aa:	bf00      	nop
 800b8ac:	bf00      	nop
 800b8ae:	3708      	adds	r7, #8
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	08018a54 	.word	0x08018a54

0800b8b8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b084      	sub	sp, #16
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800b8c0:	f009 fa7a 	bl	8014db8 <sys_arch_protect>
 800b8c4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	689b      	ldr	r3, [r3, #8]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800b8ce:	68bb      	ldr	r3, [r7, #8]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d015      	beq.n	800b900 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	689b      	ldr	r3, [r3, #8]
 800b8d8:	68ba      	ldr	r2, [r7, #8]
 800b8da:	6812      	ldr	r2, [r2, #0]
 800b8dc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	f003 0303 	and.w	r3, r3, #3
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d006      	beq.n	800b8f6 <do_memp_malloc_pool+0x3e>
 800b8e8:	4b09      	ldr	r3, [pc, #36]	@ (800b910 <do_memp_malloc_pool+0x58>)
 800b8ea:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800b8ee:	4909      	ldr	r1, [pc, #36]	@ (800b914 <do_memp_malloc_pool+0x5c>)
 800b8f0:	4809      	ldr	r0, [pc, #36]	@ (800b918 <do_memp_malloc_pool+0x60>)
 800b8f2:	f009 fb7f 	bl	8014ff4 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b8f6:	68f8      	ldr	r0, [r7, #12]
 800b8f8:	f009 fa6c 	bl	8014dd4 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	e003      	b.n	800b908 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b900:	68f8      	ldr	r0, [r7, #12]
 800b902:	f009 fa67 	bl	8014dd4 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800b906:	2300      	movs	r3, #0
}
 800b908:	4618      	mov	r0, r3
 800b90a:	3710      	adds	r7, #16
 800b90c:	46bd      	mov	sp, r7
 800b90e:	bd80      	pop	{r7, pc}
 800b910:	08016248 	.word	0x08016248
 800b914:	08016278 	.word	0x08016278
 800b918:	0801629c 	.word	0x0801629c

0800b91c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b082      	sub	sp, #8
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d106      	bne.n	800b938 <memp_malloc_pool+0x1c>
 800b92a:	4b0a      	ldr	r3, [pc, #40]	@ (800b954 <memp_malloc_pool+0x38>)
 800b92c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800b930:	4909      	ldr	r1, [pc, #36]	@ (800b958 <memp_malloc_pool+0x3c>)
 800b932:	480a      	ldr	r0, [pc, #40]	@ (800b95c <memp_malloc_pool+0x40>)
 800b934:	f009 fb5e 	bl	8014ff4 <iprintf>
  if (desc == NULL) {
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d101      	bne.n	800b942 <memp_malloc_pool+0x26>
    return NULL;
 800b93e:	2300      	movs	r3, #0
 800b940:	e003      	b.n	800b94a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f7ff ffb8 	bl	800b8b8 <do_memp_malloc_pool>
 800b948:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3708      	adds	r7, #8
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	08016248 	.word	0x08016248
 800b958:	080162c4 	.word	0x080162c4
 800b95c:	0801629c 	.word	0x0801629c

0800b960 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b084      	sub	sp, #16
 800b964:	af00      	add	r7, sp, #0
 800b966:	4603      	mov	r3, r0
 800b968:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b96a:	79fb      	ldrb	r3, [r7, #7]
 800b96c:	2b0c      	cmp	r3, #12
 800b96e:	d908      	bls.n	800b982 <memp_malloc+0x22>
 800b970:	4b0a      	ldr	r3, [pc, #40]	@ (800b99c <memp_malloc+0x3c>)
 800b972:	f240 1257 	movw	r2, #343	@ 0x157
 800b976:	490a      	ldr	r1, [pc, #40]	@ (800b9a0 <memp_malloc+0x40>)
 800b978:	480a      	ldr	r0, [pc, #40]	@ (800b9a4 <memp_malloc+0x44>)
 800b97a:	f009 fb3b 	bl	8014ff4 <iprintf>
 800b97e:	2300      	movs	r3, #0
 800b980:	e008      	b.n	800b994 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800b982:	79fb      	ldrb	r3, [r7, #7]
 800b984:	4a08      	ldr	r2, [pc, #32]	@ (800b9a8 <memp_malloc+0x48>)
 800b986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7ff ff94 	bl	800b8b8 <do_memp_malloc_pool>
 800b990:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800b992:	68fb      	ldr	r3, [r7, #12]
}
 800b994:	4618      	mov	r0, r3
 800b996:	3710      	adds	r7, #16
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	08016248 	.word	0x08016248
 800b9a0:	080162d8 	.word	0x080162d8
 800b9a4:	0801629c 	.word	0x0801629c
 800b9a8:	08018a54 	.word	0x08018a54

0800b9ac <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b084      	sub	sp, #16
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	f003 0303 	and.w	r3, r3, #3
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d006      	beq.n	800b9ce <do_memp_free_pool+0x22>
 800b9c0:	4b0d      	ldr	r3, [pc, #52]	@ (800b9f8 <do_memp_free_pool+0x4c>)
 800b9c2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800b9c6:	490d      	ldr	r1, [pc, #52]	@ (800b9fc <do_memp_free_pool+0x50>)
 800b9c8:	480d      	ldr	r0, [pc, #52]	@ (800ba00 <do_memp_free_pool+0x54>)
 800b9ca:	f009 fb13 	bl	8014ff4 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800b9d2:	f009 f9f1 	bl	8014db8 <sys_arch_protect>
 800b9d6:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	689b      	ldr	r3, [r3, #8]
 800b9dc:	681a      	ldr	r2, [r3, #0]
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	689b      	ldr	r3, [r3, #8]
 800b9e6:	68fa      	ldr	r2, [r7, #12]
 800b9e8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800b9ea:	68b8      	ldr	r0, [r7, #8]
 800b9ec:	f009 f9f2 	bl	8014dd4 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800b9f0:	bf00      	nop
 800b9f2:	3710      	adds	r7, #16
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	08016248 	.word	0x08016248
 800b9fc:	080162f8 	.word	0x080162f8
 800ba00:	0801629c 	.word	0x0801629c

0800ba04 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d106      	bne.n	800ba22 <memp_free_pool+0x1e>
 800ba14:	4b0a      	ldr	r3, [pc, #40]	@ (800ba40 <memp_free_pool+0x3c>)
 800ba16:	f240 1295 	movw	r2, #405	@ 0x195
 800ba1a:	490a      	ldr	r1, [pc, #40]	@ (800ba44 <memp_free_pool+0x40>)
 800ba1c:	480a      	ldr	r0, [pc, #40]	@ (800ba48 <memp_free_pool+0x44>)
 800ba1e:	f009 fae9 	bl	8014ff4 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d007      	beq.n	800ba38 <memp_free_pool+0x34>
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d004      	beq.n	800ba38 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800ba2e:	6839      	ldr	r1, [r7, #0]
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f7ff ffbb 	bl	800b9ac <do_memp_free_pool>
 800ba36:	e000      	b.n	800ba3a <memp_free_pool+0x36>
    return;
 800ba38:	bf00      	nop
}
 800ba3a:	3708      	adds	r7, #8
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}
 800ba40:	08016248 	.word	0x08016248
 800ba44:	080162c4 	.word	0x080162c4
 800ba48:	0801629c 	.word	0x0801629c

0800ba4c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b082      	sub	sp, #8
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	4603      	mov	r3, r0
 800ba54:	6039      	str	r1, [r7, #0]
 800ba56:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800ba58:	79fb      	ldrb	r3, [r7, #7]
 800ba5a:	2b0c      	cmp	r3, #12
 800ba5c:	d907      	bls.n	800ba6e <memp_free+0x22>
 800ba5e:	4b0c      	ldr	r3, [pc, #48]	@ (800ba90 <memp_free+0x44>)
 800ba60:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800ba64:	490b      	ldr	r1, [pc, #44]	@ (800ba94 <memp_free+0x48>)
 800ba66:	480c      	ldr	r0, [pc, #48]	@ (800ba98 <memp_free+0x4c>)
 800ba68:	f009 fac4 	bl	8014ff4 <iprintf>
 800ba6c:	e00c      	b.n	800ba88 <memp_free+0x3c>

  if (mem == NULL) {
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d008      	beq.n	800ba86 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800ba74:	79fb      	ldrb	r3, [r7, #7]
 800ba76:	4a09      	ldr	r2, [pc, #36]	@ (800ba9c <memp_free+0x50>)
 800ba78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba7c:	6839      	ldr	r1, [r7, #0]
 800ba7e:	4618      	mov	r0, r3
 800ba80:	f7ff ff94 	bl	800b9ac <do_memp_free_pool>
 800ba84:	e000      	b.n	800ba88 <memp_free+0x3c>
    return;
 800ba86:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800ba88:	3708      	adds	r7, #8
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}
 800ba8e:	bf00      	nop
 800ba90:	08016248 	.word	0x08016248
 800ba94:	08016318 	.word	0x08016318
 800ba98:	0801629c 	.word	0x0801629c
 800ba9c:	08018a54 	.word	0x08018a54

0800baa0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800baa0:	b480      	push	{r7}
 800baa2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800baa4:	bf00      	nop
 800baa6:	46bd      	mov	sp, r7
 800baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baac:	4770      	bx	lr
	...

0800bab0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b086      	sub	sp, #24
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	60f8      	str	r0, [r7, #12]
 800bab8:	60b9      	str	r1, [r7, #8]
 800baba:	607a      	str	r2, [r7, #4]
 800babc:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT_CORE_LOCKED();
 800babe:	f7fb f99f 	bl	8006e00 <sys_check_core_locking>
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d108      	bne.n	800bada <netif_add+0x2a>
 800bac8:	4b57      	ldr	r3, [pc, #348]	@ (800bc28 <netif_add+0x178>)
 800baca:	f240 1227 	movw	r2, #295	@ 0x127
 800bace:	4957      	ldr	r1, [pc, #348]	@ (800bc2c <netif_add+0x17c>)
 800bad0:	4857      	ldr	r0, [pc, #348]	@ (800bc30 <netif_add+0x180>)
 800bad2:	f009 fa8f 	bl	8014ff4 <iprintf>
 800bad6:	2300      	movs	r3, #0
 800bad8:	e0a2      	b.n	800bc20 <netif_add+0x170>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800bada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800badc:	2b00      	cmp	r3, #0
 800bade:	d108      	bne.n	800baf2 <netif_add+0x42>
 800bae0:	4b51      	ldr	r3, [pc, #324]	@ (800bc28 <netif_add+0x178>)
 800bae2:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800bae6:	4953      	ldr	r1, [pc, #332]	@ (800bc34 <netif_add+0x184>)
 800bae8:	4851      	ldr	r0, [pc, #324]	@ (800bc30 <netif_add+0x180>)
 800baea:	f009 fa83 	bl	8014ff4 <iprintf>
 800baee:	2300      	movs	r3, #0
 800baf0:	e096      	b.n	800bc20 <netif_add+0x170>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d101      	bne.n	800bafc <netif_add+0x4c>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800baf8:	4b4f      	ldr	r3, [pc, #316]	@ (800bc38 <netif_add+0x188>)
 800bafa:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d101      	bne.n	800bb06 <netif_add+0x56>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800bb02:	4b4d      	ldr	r3, [pc, #308]	@ (800bc38 <netif_add+0x188>)
 800bb04:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d101      	bne.n	800bb10 <netif_add+0x60>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800bb0c:	4b4a      	ldr	r3, [pc, #296]	@ (800bc38 <netif_add+0x188>)
 800bb0e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	2200      	movs	r2, #0
 800bb14:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	4a45      	ldr	r2, [pc, #276]	@ (800bc3c <netif_add+0x18c>)
 800bb26:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	2200      	movs	r2, #0
 800bb32:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	2200      	movs	r2, #0
 800bb3a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	6a3a      	ldr	r2, [r7, #32]
 800bb40:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800bb42:	4b3f      	ldr	r3, [pc, #252]	@ (800bc40 <netif_add+0x190>)
 800bb44:	781a      	ldrb	r2, [r3, #0]
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bb50:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	687a      	ldr	r2, [r7, #4]
 800bb56:	68b9      	ldr	r1, [r7, #8]
 800bb58:	68f8      	ldr	r0, [r7, #12]
 800bb5a:	f000 f913 	bl	800bd84 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800bb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb60:	68f8      	ldr	r0, [r7, #12]
 800bb62:	4798      	blx	r3
 800bb64:	4603      	mov	r3, r0
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d001      	beq.n	800bb6e <netif_add+0xbe>
    return NULL;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	e058      	b.n	800bc20 <netif_add+0x170>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bb74:	2bff      	cmp	r3, #255	@ 0xff
 800bb76:	d103      	bne.n	800bb80 <netif_add+0xd0>
        netif->num = 0;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800bb80:	2300      	movs	r3, #0
 800bb82:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bb84:	4b2f      	ldr	r3, [pc, #188]	@ (800bc44 <netif_add+0x194>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	617b      	str	r3, [r7, #20]
 800bb8a:	e02b      	b.n	800bbe4 <netif_add+0x134>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800bb8c:	697a      	ldr	r2, [r7, #20]
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	429a      	cmp	r2, r3
 800bb92:	d106      	bne.n	800bba2 <netif_add+0xf2>
 800bb94:	4b24      	ldr	r3, [pc, #144]	@ (800bc28 <netif_add+0x178>)
 800bb96:	f240 128b 	movw	r2, #395	@ 0x18b
 800bb9a:	492b      	ldr	r1, [pc, #172]	@ (800bc48 <netif_add+0x198>)
 800bb9c:	4824      	ldr	r0, [pc, #144]	@ (800bc30 <netif_add+0x180>)
 800bb9e:	f009 fa29 	bl	8014ff4 <iprintf>
        num_netifs++;
 800bba2:	693b      	ldr	r3, [r7, #16]
 800bba4:	3301      	adds	r3, #1
 800bba6:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800bba8:	693b      	ldr	r3, [r7, #16]
 800bbaa:	2bff      	cmp	r3, #255	@ 0xff
 800bbac:	dd06      	ble.n	800bbbc <netif_add+0x10c>
 800bbae:	4b1e      	ldr	r3, [pc, #120]	@ (800bc28 <netif_add+0x178>)
 800bbb0:	f240 128d 	movw	r2, #397	@ 0x18d
 800bbb4:	4925      	ldr	r1, [pc, #148]	@ (800bc4c <netif_add+0x19c>)
 800bbb6:	481e      	ldr	r0, [pc, #120]	@ (800bc30 <netif_add+0x180>)
 800bbb8:	f009 fa1c 	bl	8014ff4 <iprintf>
        if (netif2->num == netif->num) {
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bbc8:	429a      	cmp	r2, r3
 800bbca:	d108      	bne.n	800bbde <netif_add+0x12e>
          netif->num++;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bbd2:	3301      	adds	r3, #1
 800bbd4:	b2da      	uxtb	r2, r3
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800bbdc:	e005      	b.n	800bbea <netif_add+0x13a>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	617b      	str	r3, [r7, #20]
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d1d0      	bne.n	800bb8c <netif_add+0xdc>
        }
      }
    } while (netif2 != NULL);
 800bbea:	697b      	ldr	r3, [r7, #20]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d1be      	bne.n	800bb6e <netif_add+0xbe>
  }
  if (netif->num == 254) {
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bbf6:	2bfe      	cmp	r3, #254	@ 0xfe
 800bbf8:	d103      	bne.n	800bc02 <netif_add+0x152>
    netif_num = 0;
 800bbfa:	4b11      	ldr	r3, [pc, #68]	@ (800bc40 <netif_add+0x190>)
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	701a      	strb	r2, [r3, #0]
 800bc00:	e006      	b.n	800bc10 <netif_add+0x160>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bc08:	3301      	adds	r3, #1
 800bc0a:	b2da      	uxtb	r2, r3
 800bc0c:	4b0c      	ldr	r3, [pc, #48]	@ (800bc40 <netif_add+0x190>)
 800bc0e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800bc10:	4b0c      	ldr	r3, [pc, #48]	@ (800bc44 <netif_add+0x194>)
 800bc12:	681a      	ldr	r2, [r3, #0]
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800bc18:	4a0a      	ldr	r2, [pc, #40]	@ (800bc44 <netif_add+0x194>)
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	3718      	adds	r7, #24
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}
 800bc28:	08016334 	.word	0x08016334
 800bc2c:	080163c8 	.word	0x080163c8
 800bc30:	08016384 	.word	0x08016384
 800bc34:	080163e4 	.word	0x080163e4
 800bc38:	08018ac8 	.word	0x08018ac8
 800bc3c:	0800c073 	.word	0x0800c073
 800bc40:	24007d3c 	.word	0x24007d3c
 800bc44:	24007d34 	.word	0x24007d34
 800bc48:	08016408 	.word	0x08016408
 800bc4c:	0801641c 	.word	0x0801641c

0800bc50 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b082      	sub	sp, #8
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
 800bc58:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800bc5a:	6839      	ldr	r1, [r7, #0]
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f002 fb8f 	bl	800e380 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800bc62:	6839      	ldr	r1, [r7, #0]
 800bc64:	6878      	ldr	r0, [r7, #4]
 800bc66:	f006 fcab 	bl	80125c0 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800bc6a:	bf00      	nop
 800bc6c:	3708      	adds	r7, #8
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}
	...

0800bc74 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b086      	sub	sp, #24
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	60f8      	str	r0, [r7, #12]
 800bc7c:	60b9      	str	r1, [r7, #8]
 800bc7e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d106      	bne.n	800bc94 <netif_do_set_ipaddr+0x20>
 800bc86:	4b1d      	ldr	r3, [pc, #116]	@ (800bcfc <netif_do_set_ipaddr+0x88>)
 800bc88:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800bc8c:	491c      	ldr	r1, [pc, #112]	@ (800bd00 <netif_do_set_ipaddr+0x8c>)
 800bc8e:	481d      	ldr	r0, [pc, #116]	@ (800bd04 <netif_do_set_ipaddr+0x90>)
 800bc90:	f009 f9b0 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d106      	bne.n	800bca8 <netif_do_set_ipaddr+0x34>
 800bc9a:	4b18      	ldr	r3, [pc, #96]	@ (800bcfc <netif_do_set_ipaddr+0x88>)
 800bc9c:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800bca0:	4917      	ldr	r1, [pc, #92]	@ (800bd00 <netif_do_set_ipaddr+0x8c>)
 800bca2:	4818      	ldr	r0, [pc, #96]	@ (800bd04 <netif_do_set_ipaddr+0x90>)
 800bca4:	f009 f9a6 	bl	8014ff4 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800bca8:	68bb      	ldr	r3, [r7, #8]
 800bcaa:	681a      	ldr	r2, [r3, #0]
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	3304      	adds	r3, #4
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	429a      	cmp	r2, r3
 800bcb4:	d01c      	beq.n	800bcf0 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	3304      	adds	r3, #4
 800bcc0:	681a      	ldr	r2, [r3, #0]
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800bcc6:	f107 0314 	add.w	r3, r7, #20
 800bcca:	4619      	mov	r1, r3
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f7ff ffbf 	bl	800bc50 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d002      	beq.n	800bcde <netif_do_set_ipaddr+0x6a>
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	e000      	b.n	800bce0 <netif_do_set_ipaddr+0x6c>
 800bcde:	2300      	movs	r3, #0
 800bce0:	68fa      	ldr	r2, [r7, #12]
 800bce2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800bce4:	2101      	movs	r1, #1
 800bce6:	68f8      	ldr	r0, [r7, #12]
 800bce8:	f000 f8d6 	bl	800be98 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800bcec:	2301      	movs	r3, #1
 800bcee:	e000      	b.n	800bcf2 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800bcf0:	2300      	movs	r3, #0
}
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	3718      	adds	r7, #24
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}
 800bcfa:	bf00      	nop
 800bcfc:	08016334 	.word	0x08016334
 800bd00:	0801644c 	.word	0x0801644c
 800bd04:	08016384 	.word	0x08016384

0800bd08 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b085      	sub	sp, #20
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	60f8      	str	r0, [r7, #12]
 800bd10:	60b9      	str	r1, [r7, #8]
 800bd12:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	681a      	ldr	r2, [r3, #0]
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	3308      	adds	r3, #8
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	429a      	cmp	r2, r3
 800bd20:	d00a      	beq.n	800bd38 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800bd22:	68bb      	ldr	r3, [r7, #8]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d002      	beq.n	800bd2e <netif_do_set_netmask+0x26>
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	e000      	b.n	800bd30 <netif_do_set_netmask+0x28>
 800bd2e:	2300      	movs	r3, #0
 800bd30:	68fa      	ldr	r2, [r7, #12]
 800bd32:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800bd34:	2301      	movs	r3, #1
 800bd36:	e000      	b.n	800bd3a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800bd38:	2300      	movs	r3, #0
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	3714      	adds	r7, #20
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr

0800bd46 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800bd46:	b480      	push	{r7}
 800bd48:	b085      	sub	sp, #20
 800bd4a:	af00      	add	r7, sp, #0
 800bd4c:	60f8      	str	r0, [r7, #12]
 800bd4e:	60b9      	str	r1, [r7, #8]
 800bd50:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800bd52:	68bb      	ldr	r3, [r7, #8]
 800bd54:	681a      	ldr	r2, [r3, #0]
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	330c      	adds	r3, #12
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	d00a      	beq.n	800bd76 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d002      	beq.n	800bd6c <netif_do_set_gw+0x26>
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	e000      	b.n	800bd6e <netif_do_set_gw+0x28>
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	68fa      	ldr	r2, [r7, #12]
 800bd70:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800bd72:	2301      	movs	r3, #1
 800bd74:	e000      	b.n	800bd78 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800bd76:	2300      	movs	r3, #0
}
 800bd78:	4618      	mov	r0, r3
 800bd7a:	3714      	adds	r7, #20
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd82:	4770      	bx	lr

0800bd84 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b088      	sub	sp, #32
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	60f8      	str	r0, [r7, #12]
 800bd8c:	60b9      	str	r1, [r7, #8]
 800bd8e:	607a      	str	r2, [r7, #4]
 800bd90:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800bd92:	2300      	movs	r3, #0
 800bd94:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800bd96:	2300      	movs	r3, #0
 800bd98:	61bb      	str	r3, [r7, #24]
#endif
  ip_addr_t old_addr;
  int remove;

  LWIP_ASSERT_CORE_LOCKED();
 800bd9a:	f7fb f831 	bl	8006e00 <sys_check_core_locking>

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d101      	bne.n	800bda8 <netif_set_addr+0x24>
    ipaddr = IP4_ADDR_ANY4;
 800bda4:	4b1c      	ldr	r3, [pc, #112]	@ (800be18 <netif_set_addr+0x94>)
 800bda6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d101      	bne.n	800bdb2 <netif_set_addr+0x2e>
    netmask = IP4_ADDR_ANY4;
 800bdae:	4b1a      	ldr	r3, [pc, #104]	@ (800be18 <netif_set_addr+0x94>)
 800bdb0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d101      	bne.n	800bdbc <netif_set_addr+0x38>
    gw = IP4_ADDR_ANY4;
 800bdb8:	4b17      	ldr	r3, [pc, #92]	@ (800be18 <netif_set_addr+0x94>)
 800bdba:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d003      	beq.n	800bdca <netif_set_addr+0x46>
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d101      	bne.n	800bdce <netif_set_addr+0x4a>
 800bdca:	2301      	movs	r3, #1
 800bdcc:	e000      	b.n	800bdd0 <netif_set_addr+0x4c>
 800bdce:	2300      	movs	r3, #0
 800bdd0:	617b      	str	r3, [r7, #20]
  if (remove) {
 800bdd2:	697b      	ldr	r3, [r7, #20]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d006      	beq.n	800bde6 <netif_set_addr+0x62>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800bdd8:	f107 0310 	add.w	r3, r7, #16
 800bddc:	461a      	mov	r2, r3
 800bdde:	68b9      	ldr	r1, [r7, #8]
 800bde0:	68f8      	ldr	r0, [r7, #12]
 800bde2:	f7ff ff47 	bl	800bc74 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800bde6:	69fa      	ldr	r2, [r7, #28]
 800bde8:	6879      	ldr	r1, [r7, #4]
 800bdea:	68f8      	ldr	r0, [r7, #12]
 800bdec:	f7ff ff8c 	bl	800bd08 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800bdf0:	69ba      	ldr	r2, [r7, #24]
 800bdf2:	6839      	ldr	r1, [r7, #0]
 800bdf4:	68f8      	ldr	r0, [r7, #12]
 800bdf6:	f7ff ffa6 	bl	800bd46 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800bdfa:	697b      	ldr	r3, [r7, #20]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d106      	bne.n	800be0e <netif_set_addr+0x8a>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800be00:	f107 0310 	add.w	r3, r7, #16
 800be04:	461a      	mov	r2, r3
 800be06:	68b9      	ldr	r1, [r7, #8]
 800be08:	68f8      	ldr	r0, [r7, #12]
 800be0a:	f7ff ff33 	bl	800bc74 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800be0e:	bf00      	nop
 800be10:	3720      	adds	r7, #32
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}
 800be16:	bf00      	nop
 800be18:	08018ac8 	.word	0x08018ac8

0800be1c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b082      	sub	sp, #8
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800be24:	f7fa ffec 	bl	8006e00 <sys_check_core_locking>
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800be28:	4a03      	ldr	r2, [pc, #12]	@ (800be38 <netif_set_default+0x1c>)
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800be2e:	bf00      	nop
 800be30:	3708      	adds	r7, #8
 800be32:	46bd      	mov	sp, r7
 800be34:	bd80      	pop	{r7, pc}
 800be36:	bf00      	nop
 800be38:	24007d38 	.word	0x24007d38

0800be3c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b082      	sub	sp, #8
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800be44:	f7fa ffdc 	bl	8006e00 <sys_check_core_locking>

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d107      	bne.n	800be5e <netif_set_up+0x22>
 800be4e:	4b0f      	ldr	r3, [pc, #60]	@ (800be8c <netif_set_up+0x50>)
 800be50:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800be54:	490e      	ldr	r1, [pc, #56]	@ (800be90 <netif_set_up+0x54>)
 800be56:	480f      	ldr	r0, [pc, #60]	@ (800be94 <netif_set_up+0x58>)
 800be58:	f009 f8cc 	bl	8014ff4 <iprintf>
 800be5c:	e013      	b.n	800be86 <netif_set_up+0x4a>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800be64:	f003 0301 	and.w	r3, r3, #1
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d10c      	bne.n	800be86 <netif_set_up+0x4a>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800be72:	f043 0301 	orr.w	r3, r3, #1
 800be76:	b2da      	uxtb	r2, r3
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800be7e:	2103      	movs	r1, #3
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f000 f809 	bl	800be98 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800be86:	3708      	adds	r7, #8
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}
 800be8c:	08016334 	.word	0x08016334
 800be90:	080164bc 	.word	0x080164bc
 800be94:	08016384 	.word	0x08016384

0800be98 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b082      	sub	sp, #8
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
 800bea0:	460b      	mov	r3, r1
 800bea2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d106      	bne.n	800beb8 <netif_issue_reports+0x20>
 800beaa:	4b18      	ldr	r3, [pc, #96]	@ (800bf0c <netif_issue_reports+0x74>)
 800beac:	f240 326d 	movw	r2, #877	@ 0x36d
 800beb0:	4917      	ldr	r1, [pc, #92]	@ (800bf10 <netif_issue_reports+0x78>)
 800beb2:	4818      	ldr	r0, [pc, #96]	@ (800bf14 <netif_issue_reports+0x7c>)
 800beb4:	f009 f89e 	bl	8014ff4 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bebe:	f003 0304 	and.w	r3, r3, #4
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d01e      	beq.n	800bf04 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800becc:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d017      	beq.n	800bf04 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800bed4:	78fb      	ldrb	r3, [r7, #3]
 800bed6:	f003 0301 	and.w	r3, r3, #1
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d013      	beq.n	800bf06 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	3304      	adds	r3, #4
 800bee2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d00e      	beq.n	800bf06 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800beee:	f003 0308 	and.w	r3, r3, #8
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d007      	beq.n	800bf06 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	3304      	adds	r3, #4
 800befa:	4619      	mov	r1, r3
 800befc:	6878      	ldr	r0, [r7, #4]
 800befe:	f007 facd 	bl	801349c <etharp_request>
 800bf02:	e000      	b.n	800bf06 <netif_issue_reports+0x6e>
    return;
 800bf04:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800bf06:	3708      	adds	r7, #8
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bd80      	pop	{r7, pc}
 800bf0c:	08016334 	.word	0x08016334
 800bf10:	080164d8 	.word	0x080164d8
 800bf14:	08016384 	.word	0x08016384

0800bf18 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b082      	sub	sp, #8
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800bf20:	f7fa ff6e 	bl	8006e00 <sys_check_core_locking>

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d107      	bne.n	800bf3a <netif_set_down+0x22>
 800bf2a:	4b12      	ldr	r3, [pc, #72]	@ (800bf74 <netif_set_down+0x5c>)
 800bf2c:	f240 329b 	movw	r2, #923	@ 0x39b
 800bf30:	4911      	ldr	r1, [pc, #68]	@ (800bf78 <netif_set_down+0x60>)
 800bf32:	4812      	ldr	r0, [pc, #72]	@ (800bf7c <netif_set_down+0x64>)
 800bf34:	f009 f85e 	bl	8014ff4 <iprintf>
 800bf38:	e019      	b.n	800bf6e <netif_set_down+0x56>

  if (netif->flags & NETIF_FLAG_UP) {
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bf40:	f003 0301 	and.w	r3, r3, #1
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d012      	beq.n	800bf6e <netif_set_down+0x56>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bf4e:	f023 0301 	bic.w	r3, r3, #1
 800bf52:	b2da      	uxtb	r2, r3
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bf60:	f003 0308 	and.w	r3, r3, #8
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d002      	beq.n	800bf6e <netif_set_down+0x56>
      etharp_cleanup_netif(netif);
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	f006 fe51 	bl	8012c10 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800bf6e:	3708      	adds	r7, #8
 800bf70:	46bd      	mov	sp, r7
 800bf72:	bd80      	pop	{r7, pc}
 800bf74:	08016334 	.word	0x08016334
 800bf78:	080164fc 	.word	0x080164fc
 800bf7c:	08016384 	.word	0x08016384

0800bf80 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b082      	sub	sp, #8
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800bf88:	f7fa ff3a 	bl	8006e00 <sys_check_core_locking>

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d107      	bne.n	800bfa2 <netif_set_link_up+0x22>
 800bf92:	4b13      	ldr	r3, [pc, #76]	@ (800bfe0 <netif_set_link_up+0x60>)
 800bf94:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800bf98:	4912      	ldr	r1, [pc, #72]	@ (800bfe4 <netif_set_link_up+0x64>)
 800bf9a:	4813      	ldr	r0, [pc, #76]	@ (800bfe8 <netif_set_link_up+0x68>)
 800bf9c:	f009 f82a 	bl	8014ff4 <iprintf>
 800bfa0:	e01b      	b.n	800bfda <netif_set_link_up+0x5a>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bfa8:	f003 0304 	and.w	r3, r3, #4
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d114      	bne.n	800bfda <netif_set_link_up+0x5a>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bfb6:	f043 0304 	orr.w	r3, r3, #4
 800bfba:	b2da      	uxtb	r2, r3
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800bfc2:	2103      	movs	r1, #3
 800bfc4:	6878      	ldr	r0, [r7, #4]
 800bfc6:	f7ff ff67 	bl	800be98 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	69db      	ldr	r3, [r3, #28]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d003      	beq.n	800bfda <netif_set_link_up+0x5a>
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	69db      	ldr	r3, [r3, #28]
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800bfda:	3708      	adds	r7, #8
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}
 800bfe0:	08016334 	.word	0x08016334
 800bfe4:	0801651c 	.word	0x0801651c
 800bfe8:	08016384 	.word	0x08016384

0800bfec <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b082      	sub	sp, #8
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800bff4:	f7fa ff04 	bl	8006e00 <sys_check_core_locking>

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d107      	bne.n	800c00e <netif_set_link_down+0x22>
 800bffe:	4b11      	ldr	r3, [pc, #68]	@ (800c044 <netif_set_link_down+0x58>)
 800c000:	f240 4206 	movw	r2, #1030	@ 0x406
 800c004:	4910      	ldr	r1, [pc, #64]	@ (800c048 <netif_set_link_down+0x5c>)
 800c006:	4811      	ldr	r0, [pc, #68]	@ (800c04c <netif_set_link_down+0x60>)
 800c008:	f008 fff4 	bl	8014ff4 <iprintf>
 800c00c:	e017      	b.n	800c03e <netif_set_link_down+0x52>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c014:	f003 0304 	and.w	r3, r3, #4
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d010      	beq.n	800c03e <netif_set_link_down+0x52>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c022:	f023 0304 	bic.w	r3, r3, #4
 800c026:	b2da      	uxtb	r2, r3
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	69db      	ldr	r3, [r3, #28]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d003      	beq.n	800c03e <netif_set_link_down+0x52>
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	69db      	ldr	r3, [r3, #28]
 800c03a:	6878      	ldr	r0, [r7, #4]
 800c03c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c03e:	3708      	adds	r7, #8
 800c040:	46bd      	mov	sp, r7
 800c042:	bd80      	pop	{r7, pc}
 800c044:	08016334 	.word	0x08016334
 800c048:	08016540 	.word	0x08016540
 800c04c:	08016384 	.word	0x08016384

0800c050 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b082      	sub	sp, #8
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
 800c058:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
 800c05a:	f7fa fed1 	bl	8006e00 <sys_check_core_locking>

  if (netif) {
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d002      	beq.n	800c06a <netif_set_link_callback+0x1a>
    netif->link_callback = link_callback;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	683a      	ldr	r2, [r7, #0]
 800c068:	61da      	str	r2, [r3, #28]
  }
}
 800c06a:	bf00      	nop
 800c06c:	3708      	adds	r7, #8
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}

0800c072 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800c072:	b480      	push	{r7}
 800c074:	b085      	sub	sp, #20
 800c076:	af00      	add	r7, sp, #0
 800c078:	60f8      	str	r0, [r7, #12]
 800c07a:	60b9      	str	r1, [r7, #8]
 800c07c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800c07e:	f06f 030b 	mvn.w	r3, #11
}
 800c082:	4618      	mov	r0, r3
 800c084:	3714      	adds	r7, #20
 800c086:	46bd      	mov	sp, r7
 800c088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08c:	4770      	bx	lr
	...

0800c090 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b084      	sub	sp, #16
 800c094:	af00      	add	r7, sp, #0
 800c096:	4603      	mov	r3, r0
 800c098:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 800c09a:	f7fa feb1 	bl	8006e00 <sys_check_core_locking>

  if (idx != NETIF_NO_INDEX) {
 800c09e:	79fb      	ldrb	r3, [r7, #7]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d013      	beq.n	800c0cc <netif_get_by_index+0x3c>
    NETIF_FOREACH(netif) {
 800c0a4:	4b0c      	ldr	r3, [pc, #48]	@ (800c0d8 <netif_get_by_index+0x48>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	60fb      	str	r3, [r7, #12]
 800c0aa:	e00c      	b.n	800c0c6 <netif_get_by_index+0x36>
      if (idx == netif_get_index(netif)) {
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	b2db      	uxtb	r3, r3
 800c0b6:	79fa      	ldrb	r2, [r7, #7]
 800c0b8:	429a      	cmp	r2, r3
 800c0ba:	d101      	bne.n	800c0c0 <netif_get_by_index+0x30>
        return netif; /* found! */
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	e006      	b.n	800c0ce <netif_get_by_index+0x3e>
    NETIF_FOREACH(netif) {
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	60fb      	str	r3, [r7, #12]
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d1ef      	bne.n	800c0ac <netif_get_by_index+0x1c>
      }
    }
  }

  return NULL;
 800c0cc:	2300      	movs	r3, #0
}
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	3710      	adds	r7, #16
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	bd80      	pop	{r7, pc}
 800c0d6:	bf00      	nop
 800c0d8:	24007d34 	.word	0x24007d34

0800c0dc <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b082      	sub	sp, #8
 800c0e0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c0e2:	f008 fe69 	bl	8014db8 <sys_arch_protect>
 800c0e6:	6038      	str	r0, [r7, #0]
 800c0e8:	4b0d      	ldr	r3, [pc, #52]	@ (800c120 <pbuf_free_ooseq+0x44>)
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	701a      	strb	r2, [r3, #0]
 800c0ee:	6838      	ldr	r0, [r7, #0]
 800c0f0:	f008 fe70 	bl	8014dd4 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c0f4:	4b0b      	ldr	r3, [pc, #44]	@ (800c124 <pbuf_free_ooseq+0x48>)
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	607b      	str	r3, [r7, #4]
 800c0fa:	e00a      	b.n	800c112 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c100:	2b00      	cmp	r3, #0
 800c102:	d003      	beq.n	800c10c <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f002 f979 	bl	800e3fc <tcp_free_ooseq>
      return;
 800c10a:	e005      	b.n	800c118 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	68db      	ldr	r3, [r3, #12]
 800c110:	607b      	str	r3, [r7, #4]
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d1f1      	bne.n	800c0fc <pbuf_free_ooseq+0x20>
    }
  }
}
 800c118:	3708      	adds	r7, #8
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}
 800c11e:	bf00      	nop
 800c120:	24007d3d 	.word	0x24007d3d
 800c124:	24007d4c 	.word	0x24007d4c

0800c128 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b082      	sub	sp, #8
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800c130:	f7ff ffd4 	bl	800c0dc <pbuf_free_ooseq>
}
 800c134:	bf00      	nop
 800c136:	3708      	adds	r7, #8
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b082      	sub	sp, #8
 800c140:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800c142:	f008 fe39 	bl	8014db8 <sys_arch_protect>
 800c146:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800c148:	4b0f      	ldr	r3, [pc, #60]	@ (800c188 <pbuf_pool_is_empty+0x4c>)
 800c14a:	781b      	ldrb	r3, [r3, #0]
 800c14c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800c14e:	4b0e      	ldr	r3, [pc, #56]	@ (800c188 <pbuf_pool_is_empty+0x4c>)
 800c150:	2201      	movs	r2, #1
 800c152:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f008 fe3d 	bl	8014dd4 <sys_arch_unprotect>

  if (!queued) {
 800c15a:	78fb      	ldrb	r3, [r7, #3]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d10f      	bne.n	800c180 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800c160:	2100      	movs	r1, #0
 800c162:	480a      	ldr	r0, [pc, #40]	@ (800c18c <pbuf_pool_is_empty+0x50>)
 800c164:	f7fe fdf4 	bl	800ad50 <tcpip_try_callback>
 800c168:	4603      	mov	r3, r0
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d008      	beq.n	800c180 <pbuf_pool_is_empty+0x44>
 800c16e:	f008 fe23 	bl	8014db8 <sys_arch_protect>
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	4b04      	ldr	r3, [pc, #16]	@ (800c188 <pbuf_pool_is_empty+0x4c>)
 800c176:	2200      	movs	r2, #0
 800c178:	701a      	strb	r2, [r3, #0]
 800c17a:	6878      	ldr	r0, [r7, #4]
 800c17c:	f008 fe2a 	bl	8014dd4 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800c180:	bf00      	nop
 800c182:	3708      	adds	r7, #8
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}
 800c188:	24007d3d 	.word	0x24007d3d
 800c18c:	0800c129 	.word	0x0800c129

0800c190 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800c190:	b480      	push	{r7}
 800c192:	b085      	sub	sp, #20
 800c194:	af00      	add	r7, sp, #0
 800c196:	60f8      	str	r0, [r7, #12]
 800c198:	60b9      	str	r1, [r7, #8]
 800c19a:	4611      	mov	r1, r2
 800c19c:	461a      	mov	r2, r3
 800c19e:	460b      	mov	r3, r1
 800c1a0:	80fb      	strh	r3, [r7, #6]
 800c1a2:	4613      	mov	r3, r2
 800c1a4:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	68ba      	ldr	r2, [r7, #8]
 800c1b0:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	88fa      	ldrh	r2, [r7, #6]
 800c1b6:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	88ba      	ldrh	r2, [r7, #4]
 800c1bc:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800c1be:	8b3b      	ldrh	r3, [r7, #24]
 800c1c0:	b2da      	uxtb	r2, r3
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	7f3a      	ldrb	r2, [r7, #28]
 800c1ca:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	73da      	strb	r2, [r3, #15]
}
 800c1d8:	bf00      	nop
 800c1da:	3714      	adds	r7, #20
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e2:	4770      	bx	lr

0800c1e4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b08c      	sub	sp, #48	@ 0x30
 800c1e8:	af02      	add	r7, sp, #8
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	71fb      	strb	r3, [r7, #7]
 800c1ee:	460b      	mov	r3, r1
 800c1f0:	80bb      	strh	r3, [r7, #4]
 800c1f2:	4613      	mov	r3, r2
 800c1f4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800c1f6:	79fb      	ldrb	r3, [r7, #7]
 800c1f8:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800c1fa:	887b      	ldrh	r3, [r7, #2]
 800c1fc:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c200:	d07f      	beq.n	800c302 <pbuf_alloc+0x11e>
 800c202:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c206:	f300 80c7 	bgt.w	800c398 <pbuf_alloc+0x1b4>
 800c20a:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c20e:	d010      	beq.n	800c232 <pbuf_alloc+0x4e>
 800c210:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c214:	f300 80c0 	bgt.w	800c398 <pbuf_alloc+0x1b4>
 800c218:	2b01      	cmp	r3, #1
 800c21a:	d002      	beq.n	800c222 <pbuf_alloc+0x3e>
 800c21c:	2b41      	cmp	r3, #65	@ 0x41
 800c21e:	f040 80bb 	bne.w	800c398 <pbuf_alloc+0x1b4>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800c222:	887a      	ldrh	r2, [r7, #2]
 800c224:	88bb      	ldrh	r3, [r7, #4]
 800c226:	4619      	mov	r1, r3
 800c228:	2000      	movs	r0, #0
 800c22a:	f000 f8d1 	bl	800c3d0 <pbuf_alloc_reference>
 800c22e:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800c230:	e0bc      	b.n	800c3ac <pbuf_alloc+0x1c8>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800c232:	2300      	movs	r3, #0
 800c234:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800c236:	2300      	movs	r3, #0
 800c238:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800c23a:	88bb      	ldrh	r3, [r7, #4]
 800c23c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c23e:	200c      	movs	r0, #12
 800c240:	f7ff fb8e 	bl	800b960 <memp_malloc>
 800c244:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d109      	bne.n	800c260 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800c24c:	f7ff ff76 	bl	800c13c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800c250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c252:	2b00      	cmp	r3, #0
 800c254:	d002      	beq.n	800c25c <pbuf_alloc+0x78>
            pbuf_free(p);
 800c256:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c258:	f000 faa6 	bl	800c7a8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800c25c:	2300      	movs	r3, #0
 800c25e:	e0a6      	b.n	800c3ae <pbuf_alloc+0x1ca>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800c260:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c262:	3303      	adds	r3, #3
 800c264:	b29b      	uxth	r3, r3
 800c266:	f023 0303 	bic.w	r3, r3, #3
 800c26a:	b29b      	uxth	r3, r3
 800c26c:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800c270:	b29b      	uxth	r3, r3
 800c272:	8b7a      	ldrh	r2, [r7, #26]
 800c274:	4293      	cmp	r3, r2
 800c276:	bf28      	it	cs
 800c278:	4613      	movcs	r3, r2
 800c27a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800c27c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c27e:	3310      	adds	r3, #16
 800c280:	693a      	ldr	r2, [r7, #16]
 800c282:	4413      	add	r3, r2
 800c284:	3303      	adds	r3, #3
 800c286:	f023 0303 	bic.w	r3, r3, #3
 800c28a:	4618      	mov	r0, r3
 800c28c:	89f9      	ldrh	r1, [r7, #14]
 800c28e:	8b7a      	ldrh	r2, [r7, #26]
 800c290:	2300      	movs	r3, #0
 800c292:	9301      	str	r3, [sp, #4]
 800c294:	887b      	ldrh	r3, [r7, #2]
 800c296:	9300      	str	r3, [sp, #0]
 800c298:	460b      	mov	r3, r1
 800c29a:	4601      	mov	r1, r0
 800c29c:	6938      	ldr	r0, [r7, #16]
 800c29e:	f7ff ff77 	bl	800c190 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800c2a2:	693b      	ldr	r3, [r7, #16]
 800c2a4:	685b      	ldr	r3, [r3, #4]
 800c2a6:	f003 0303 	and.w	r3, r3, #3
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d006      	beq.n	800c2bc <pbuf_alloc+0xd8>
 800c2ae:	4b42      	ldr	r3, [pc, #264]	@ (800c3b8 <pbuf_alloc+0x1d4>)
 800c2b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c2b4:	4941      	ldr	r1, [pc, #260]	@ (800c3bc <pbuf_alloc+0x1d8>)
 800c2b6:	4842      	ldr	r0, [pc, #264]	@ (800c3c0 <pbuf_alloc+0x1dc>)
 800c2b8:	f008 fe9c 	bl	8014ff4 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800c2bc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c2be:	3303      	adds	r3, #3
 800c2c0:	f023 0303 	bic.w	r3, r3, #3
 800c2c4:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800c2c8:	d106      	bne.n	800c2d8 <pbuf_alloc+0xf4>
 800c2ca:	4b3b      	ldr	r3, [pc, #236]	@ (800c3b8 <pbuf_alloc+0x1d4>)
 800c2cc:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800c2d0:	493c      	ldr	r1, [pc, #240]	@ (800c3c4 <pbuf_alloc+0x1e0>)
 800c2d2:	483b      	ldr	r0, [pc, #236]	@ (800c3c0 <pbuf_alloc+0x1dc>)
 800c2d4:	f008 fe8e 	bl	8014ff4 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800c2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d102      	bne.n	800c2e4 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800c2de:	693b      	ldr	r3, [r7, #16]
 800c2e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2e2:	e002      	b.n	800c2ea <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800c2e4:	69fb      	ldr	r3, [r7, #28]
 800c2e6:	693a      	ldr	r2, [r7, #16]
 800c2e8:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800c2ea:	693b      	ldr	r3, [r7, #16]
 800c2ec:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800c2ee:	8b7a      	ldrh	r2, [r7, #26]
 800c2f0:	89fb      	ldrh	r3, [r7, #14]
 800c2f2:	1ad3      	subs	r3, r2, r3
 800c2f4:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800c2fa:	8b7b      	ldrh	r3, [r7, #26]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d19e      	bne.n	800c23e <pbuf_alloc+0x5a>
      break;
 800c300:	e054      	b.n	800c3ac <pbuf_alloc+0x1c8>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800c302:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c304:	3303      	adds	r3, #3
 800c306:	b29b      	uxth	r3, r3
 800c308:	f023 0303 	bic.w	r3, r3, #3
 800c30c:	b29a      	uxth	r2, r3
 800c30e:	88bb      	ldrh	r3, [r7, #4]
 800c310:	3303      	adds	r3, #3
 800c312:	b29b      	uxth	r3, r3
 800c314:	f023 0303 	bic.w	r3, r3, #3
 800c318:	b29b      	uxth	r3, r3
 800c31a:	4413      	add	r3, r2
 800c31c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800c31e:	8b3b      	ldrh	r3, [r7, #24]
 800c320:	3310      	adds	r3, #16
 800c322:	617b      	str	r3, [r7, #20]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c324:	8b3a      	ldrh	r2, [r7, #24]
 800c326:	88bb      	ldrh	r3, [r7, #4]
 800c328:	3303      	adds	r3, #3
 800c32a:	f023 0303 	bic.w	r3, r3, #3
 800c32e:	429a      	cmp	r2, r3
 800c330:	d306      	bcc.n	800c340 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800c332:	88bb      	ldrh	r3, [r7, #4]
 800c334:	3303      	adds	r3, #3
 800c336:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c33a:	697a      	ldr	r2, [r7, #20]
 800c33c:	429a      	cmp	r2, r3
 800c33e:	d201      	bcs.n	800c344 <pbuf_alloc+0x160>
        return NULL;
 800c340:	2300      	movs	r3, #0
 800c342:	e034      	b.n	800c3ae <pbuf_alloc+0x1ca>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800c344:	6978      	ldr	r0, [r7, #20]
 800c346:	f7ff f96f 	bl	800b628 <mem_malloc>
 800c34a:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800c34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d101      	bne.n	800c356 <pbuf_alloc+0x172>
        return NULL;
 800c352:	2300      	movs	r3, #0
 800c354:	e02b      	b.n	800c3ae <pbuf_alloc+0x1ca>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800c356:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c358:	3310      	adds	r3, #16
 800c35a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c35c:	4413      	add	r3, r2
 800c35e:	3303      	adds	r3, #3
 800c360:	f023 0303 	bic.w	r3, r3, #3
 800c364:	4618      	mov	r0, r3
 800c366:	88b9      	ldrh	r1, [r7, #4]
 800c368:	88ba      	ldrh	r2, [r7, #4]
 800c36a:	2300      	movs	r3, #0
 800c36c:	9301      	str	r3, [sp, #4]
 800c36e:	887b      	ldrh	r3, [r7, #2]
 800c370:	9300      	str	r3, [sp, #0]
 800c372:	460b      	mov	r3, r1
 800c374:	4601      	mov	r1, r0
 800c376:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c378:	f7ff ff0a 	bl	800c190 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800c37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	f003 0303 	and.w	r3, r3, #3
 800c384:	2b00      	cmp	r3, #0
 800c386:	d010      	beq.n	800c3aa <pbuf_alloc+0x1c6>
 800c388:	4b0b      	ldr	r3, [pc, #44]	@ (800c3b8 <pbuf_alloc+0x1d4>)
 800c38a:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800c38e:	490e      	ldr	r1, [pc, #56]	@ (800c3c8 <pbuf_alloc+0x1e4>)
 800c390:	480b      	ldr	r0, [pc, #44]	@ (800c3c0 <pbuf_alloc+0x1dc>)
 800c392:	f008 fe2f 	bl	8014ff4 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800c396:	e008      	b.n	800c3aa <pbuf_alloc+0x1c6>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800c398:	4b07      	ldr	r3, [pc, #28]	@ (800c3b8 <pbuf_alloc+0x1d4>)
 800c39a:	f240 1227 	movw	r2, #295	@ 0x127
 800c39e:	490b      	ldr	r1, [pc, #44]	@ (800c3cc <pbuf_alloc+0x1e8>)
 800c3a0:	4807      	ldr	r0, [pc, #28]	@ (800c3c0 <pbuf_alloc+0x1dc>)
 800c3a2:	f008 fe27 	bl	8014ff4 <iprintf>
      return NULL;
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	e001      	b.n	800c3ae <pbuf_alloc+0x1ca>
      break;
 800c3aa:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800c3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	3728      	adds	r7, #40	@ 0x28
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bd80      	pop	{r7, pc}
 800c3b6:	bf00      	nop
 800c3b8:	08016564 	.word	0x08016564
 800c3bc:	08016594 	.word	0x08016594
 800c3c0:	080165c4 	.word	0x080165c4
 800c3c4:	080165ec 	.word	0x080165ec
 800c3c8:	08016620 	.word	0x08016620
 800c3cc:	0801664c 	.word	0x0801664c

0800c3d0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b086      	sub	sp, #24
 800c3d4:	af02      	add	r7, sp, #8
 800c3d6:	6078      	str	r0, [r7, #4]
 800c3d8:	460b      	mov	r3, r1
 800c3da:	807b      	strh	r3, [r7, #2]
 800c3dc:	4613      	mov	r3, r2
 800c3de:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800c3e0:	883b      	ldrh	r3, [r7, #0]
 800c3e2:	2b41      	cmp	r3, #65	@ 0x41
 800c3e4:	d009      	beq.n	800c3fa <pbuf_alloc_reference+0x2a>
 800c3e6:	883b      	ldrh	r3, [r7, #0]
 800c3e8:	2b01      	cmp	r3, #1
 800c3ea:	d006      	beq.n	800c3fa <pbuf_alloc_reference+0x2a>
 800c3ec:	4b0f      	ldr	r3, [pc, #60]	@ (800c42c <pbuf_alloc_reference+0x5c>)
 800c3ee:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800c3f2:	490f      	ldr	r1, [pc, #60]	@ (800c430 <pbuf_alloc_reference+0x60>)
 800c3f4:	480f      	ldr	r0, [pc, #60]	@ (800c434 <pbuf_alloc_reference+0x64>)
 800c3f6:	f008 fdfd 	bl	8014ff4 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800c3fa:	200b      	movs	r0, #11
 800c3fc:	f7ff fab0 	bl	800b960 <memp_malloc>
 800c400:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d101      	bne.n	800c40c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800c408:	2300      	movs	r3, #0
 800c40a:	e00b      	b.n	800c424 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800c40c:	8879      	ldrh	r1, [r7, #2]
 800c40e:	887a      	ldrh	r2, [r7, #2]
 800c410:	2300      	movs	r3, #0
 800c412:	9301      	str	r3, [sp, #4]
 800c414:	883b      	ldrh	r3, [r7, #0]
 800c416:	9300      	str	r3, [sp, #0]
 800c418:	460b      	mov	r3, r1
 800c41a:	6879      	ldr	r1, [r7, #4]
 800c41c:	68f8      	ldr	r0, [r7, #12]
 800c41e:	f7ff feb7 	bl	800c190 <pbuf_init_alloced_pbuf>
  return p;
 800c422:	68fb      	ldr	r3, [r7, #12]
}
 800c424:	4618      	mov	r0, r3
 800c426:	3710      	adds	r7, #16
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}
 800c42c:	08016564 	.word	0x08016564
 800c430:	08016668 	.word	0x08016668
 800c434:	080165c4 	.word	0x080165c4

0800c438 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b088      	sub	sp, #32
 800c43c:	af02      	add	r7, sp, #8
 800c43e:	607b      	str	r3, [r7, #4]
 800c440:	4603      	mov	r3, r0
 800c442:	73fb      	strb	r3, [r7, #15]
 800c444:	460b      	mov	r3, r1
 800c446:	81bb      	strh	r3, [r7, #12]
 800c448:	4613      	mov	r3, r2
 800c44a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800c44c:	7bfb      	ldrb	r3, [r7, #15]
 800c44e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800c450:	8a7b      	ldrh	r3, [r7, #18]
 800c452:	3303      	adds	r3, #3
 800c454:	f023 0203 	bic.w	r2, r3, #3
 800c458:	89bb      	ldrh	r3, [r7, #12]
 800c45a:	441a      	add	r2, r3
 800c45c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c45e:	429a      	cmp	r2, r3
 800c460:	d901      	bls.n	800c466 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800c462:	2300      	movs	r3, #0
 800c464:	e018      	b.n	800c498 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800c466:	6a3b      	ldr	r3, [r7, #32]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d007      	beq.n	800c47c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800c46c:	8a7b      	ldrh	r3, [r7, #18]
 800c46e:	3303      	adds	r3, #3
 800c470:	f023 0303 	bic.w	r3, r3, #3
 800c474:	6a3a      	ldr	r2, [r7, #32]
 800c476:	4413      	add	r3, r2
 800c478:	617b      	str	r3, [r7, #20]
 800c47a:	e001      	b.n	800c480 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800c47c:	2300      	movs	r3, #0
 800c47e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800c480:	6878      	ldr	r0, [r7, #4]
 800c482:	89b9      	ldrh	r1, [r7, #12]
 800c484:	89ba      	ldrh	r2, [r7, #12]
 800c486:	2302      	movs	r3, #2
 800c488:	9301      	str	r3, [sp, #4]
 800c48a:	897b      	ldrh	r3, [r7, #10]
 800c48c:	9300      	str	r3, [sp, #0]
 800c48e:	460b      	mov	r3, r1
 800c490:	6979      	ldr	r1, [r7, #20]
 800c492:	f7ff fe7d 	bl	800c190 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800c496:	687b      	ldr	r3, [r7, #4]
}
 800c498:	4618      	mov	r0, r3
 800c49a:	3718      	adds	r7, #24
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bd80      	pop	{r7, pc}

0800c4a0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b084      	sub	sp, #16
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
 800c4a8:	460b      	mov	r3, r1
 800c4aa:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d106      	bne.n	800c4c0 <pbuf_realloc+0x20>
 800c4b2:	4b39      	ldr	r3, [pc, #228]	@ (800c598 <pbuf_realloc+0xf8>)
 800c4b4:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800c4b8:	4938      	ldr	r1, [pc, #224]	@ (800c59c <pbuf_realloc+0xfc>)
 800c4ba:	4839      	ldr	r0, [pc, #228]	@ (800c5a0 <pbuf_realloc+0x100>)
 800c4bc:	f008 fd9a 	bl	8014ff4 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	891b      	ldrh	r3, [r3, #8]
 800c4c4:	887a      	ldrh	r2, [r7, #2]
 800c4c6:	429a      	cmp	r2, r3
 800c4c8:	d261      	bcs.n	800c58e <pbuf_realloc+0xee>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	891a      	ldrh	r2, [r3, #8]
 800c4ce:	887b      	ldrh	r3, [r7, #2]
 800c4d0:	1ad3      	subs	r3, r2, r3
 800c4d2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800c4d4:	887b      	ldrh	r3, [r7, #2]
 800c4d6:	817b      	strh	r3, [r7, #10]
  q = p;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800c4dc:	e018      	b.n	800c510 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	895b      	ldrh	r3, [r3, #10]
 800c4e2:	897a      	ldrh	r2, [r7, #10]
 800c4e4:	1ad3      	subs	r3, r2, r3
 800c4e6:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	891a      	ldrh	r2, [r3, #8]
 800c4ec:	893b      	ldrh	r3, [r7, #8]
 800c4ee:	1ad3      	subs	r3, r2, r3
 800c4f0:	b29a      	uxth	r2, r3
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d106      	bne.n	800c510 <pbuf_realloc+0x70>
 800c502:	4b25      	ldr	r3, [pc, #148]	@ (800c598 <pbuf_realloc+0xf8>)
 800c504:	f240 12af 	movw	r2, #431	@ 0x1af
 800c508:	4926      	ldr	r1, [pc, #152]	@ (800c5a4 <pbuf_realloc+0x104>)
 800c50a:	4825      	ldr	r0, [pc, #148]	@ (800c5a0 <pbuf_realloc+0x100>)
 800c50c:	f008 fd72 	bl	8014ff4 <iprintf>
  while (rem_len > q->len) {
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	895b      	ldrh	r3, [r3, #10]
 800c514:	897a      	ldrh	r2, [r7, #10]
 800c516:	429a      	cmp	r2, r3
 800c518:	d8e1      	bhi.n	800c4de <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	7b1b      	ldrb	r3, [r3, #12]
 800c51e:	f003 030f 	and.w	r3, r3, #15
 800c522:	2b00      	cmp	r3, #0
 800c524:	d11f      	bne.n	800c566 <pbuf_realloc+0xc6>
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	895b      	ldrh	r3, [r3, #10]
 800c52a:	897a      	ldrh	r2, [r7, #10]
 800c52c:	429a      	cmp	r2, r3
 800c52e:	d01a      	beq.n	800c566 <pbuf_realloc+0xc6>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	7b5b      	ldrb	r3, [r3, #13]
 800c534:	f003 0302 	and.w	r3, r3, #2
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d114      	bne.n	800c566 <pbuf_realloc+0xc6>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	685a      	ldr	r2, [r3, #4]
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	1ad2      	subs	r2, r2, r3
 800c544:	897b      	ldrh	r3, [r7, #10]
 800c546:	4413      	add	r3, r2
 800c548:	4619      	mov	r1, r3
 800c54a:	68f8      	ldr	r0, [r7, #12]
 800c54c:	f7fe ff6a 	bl	800b424 <mem_trim>
 800c550:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d106      	bne.n	800c566 <pbuf_realloc+0xc6>
 800c558:	4b0f      	ldr	r3, [pc, #60]	@ (800c598 <pbuf_realloc+0xf8>)
 800c55a:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800c55e:	4912      	ldr	r1, [pc, #72]	@ (800c5a8 <pbuf_realloc+0x108>)
 800c560:	480f      	ldr	r0, [pc, #60]	@ (800c5a0 <pbuf_realloc+0x100>)
 800c562:	f008 fd47 	bl	8014ff4 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	897a      	ldrh	r2, [r7, #10]
 800c56a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	895a      	ldrh	r2, [r3, #10]
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d004      	beq.n	800c586 <pbuf_realloc+0xe6>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4618      	mov	r0, r3
 800c582:	f000 f911 	bl	800c7a8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	2200      	movs	r2, #0
 800c58a:	601a      	str	r2, [r3, #0]
 800c58c:	e000      	b.n	800c590 <pbuf_realloc+0xf0>
    return;
 800c58e:	bf00      	nop

}
 800c590:	3710      	adds	r7, #16
 800c592:	46bd      	mov	sp, r7
 800c594:	bd80      	pop	{r7, pc}
 800c596:	bf00      	nop
 800c598:	08016564 	.word	0x08016564
 800c59c:	0801667c 	.word	0x0801667c
 800c5a0:	080165c4 	.word	0x080165c4
 800c5a4:	08016694 	.word	0x08016694
 800c5a8:	080166ac 	.word	0x080166ac

0800c5ac <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b086      	sub	sp, #24
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	60f8      	str	r0, [r7, #12]
 800c5b4:	60b9      	str	r1, [r7, #8]
 800c5b6:	4613      	mov	r3, r2
 800c5b8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d106      	bne.n	800c5ce <pbuf_add_header_impl+0x22>
 800c5c0:	4b2b      	ldr	r3, [pc, #172]	@ (800c670 <pbuf_add_header_impl+0xc4>)
 800c5c2:	f240 12df 	movw	r2, #479	@ 0x1df
 800c5c6:	492b      	ldr	r1, [pc, #172]	@ (800c674 <pbuf_add_header_impl+0xc8>)
 800c5c8:	482b      	ldr	r0, [pc, #172]	@ (800c678 <pbuf_add_header_impl+0xcc>)
 800c5ca:	f008 fd13 	bl	8014ff4 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d003      	beq.n	800c5dc <pbuf_add_header_impl+0x30>
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c5da:	d301      	bcc.n	800c5e0 <pbuf_add_header_impl+0x34>
    return 1;
 800c5dc:	2301      	movs	r3, #1
 800c5de:	e043      	b.n	800c668 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d101      	bne.n	800c5ea <pbuf_add_header_impl+0x3e>
    return 0;
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	e03e      	b.n	800c668 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	891a      	ldrh	r2, [r3, #8]
 800c5f2:	8a7b      	ldrh	r3, [r7, #18]
 800c5f4:	4413      	add	r3, r2
 800c5f6:	b29b      	uxth	r3, r3
 800c5f8:	8a7a      	ldrh	r2, [r7, #18]
 800c5fa:	429a      	cmp	r2, r3
 800c5fc:	d901      	bls.n	800c602 <pbuf_add_header_impl+0x56>
    return 1;
 800c5fe:	2301      	movs	r3, #1
 800c600:	e032      	b.n	800c668 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	7b1b      	ldrb	r3, [r3, #12]
 800c606:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800c608:	8a3b      	ldrh	r3, [r7, #16]
 800c60a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d00c      	beq.n	800c62c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	685a      	ldr	r2, [r3, #4]
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	425b      	negs	r3, r3
 800c61a:	4413      	add	r3, r2
 800c61c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	3310      	adds	r3, #16
 800c622:	697a      	ldr	r2, [r7, #20]
 800c624:	429a      	cmp	r2, r3
 800c626:	d20d      	bcs.n	800c644 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800c628:	2301      	movs	r3, #1
 800c62a:	e01d      	b.n	800c668 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800c62c:	79fb      	ldrb	r3, [r7, #7]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d006      	beq.n	800c640 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	685a      	ldr	r2, [r3, #4]
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	425b      	negs	r3, r3
 800c63a:	4413      	add	r3, r2
 800c63c:	617b      	str	r3, [r7, #20]
 800c63e:	e001      	b.n	800c644 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800c640:	2301      	movs	r3, #1
 800c642:	e011      	b.n	800c668 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	697a      	ldr	r2, [r7, #20]
 800c648:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	895a      	ldrh	r2, [r3, #10]
 800c64e:	8a7b      	ldrh	r3, [r7, #18]
 800c650:	4413      	add	r3, r2
 800c652:	b29a      	uxth	r2, r3
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	891a      	ldrh	r2, [r3, #8]
 800c65c:	8a7b      	ldrh	r3, [r7, #18]
 800c65e:	4413      	add	r3, r2
 800c660:	b29a      	uxth	r2, r3
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	811a      	strh	r2, [r3, #8]


  return 0;
 800c666:	2300      	movs	r3, #0
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3718      	adds	r7, #24
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}
 800c670:	08016564 	.word	0x08016564
 800c674:	080166c8 	.word	0x080166c8
 800c678:	080165c4 	.word	0x080165c4

0800c67c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b082      	sub	sp, #8
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
 800c684:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800c686:	2200      	movs	r2, #0
 800c688:	6839      	ldr	r1, [r7, #0]
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f7ff ff8e 	bl	800c5ac <pbuf_add_header_impl>
 800c690:	4603      	mov	r3, r0
}
 800c692:	4618      	mov	r0, r3
 800c694:	3708      	adds	r7, #8
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}
	...

0800c69c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b084      	sub	sp, #16
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
 800c6a4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d106      	bne.n	800c6ba <pbuf_remove_header+0x1e>
 800c6ac:	4b20      	ldr	r3, [pc, #128]	@ (800c730 <pbuf_remove_header+0x94>)
 800c6ae:	f240 224b 	movw	r2, #587	@ 0x24b
 800c6b2:	4920      	ldr	r1, [pc, #128]	@ (800c734 <pbuf_remove_header+0x98>)
 800c6b4:	4820      	ldr	r0, [pc, #128]	@ (800c738 <pbuf_remove_header+0x9c>)
 800c6b6:	f008 fc9d 	bl	8014ff4 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d003      	beq.n	800c6c8 <pbuf_remove_header+0x2c>
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6c6:	d301      	bcc.n	800c6cc <pbuf_remove_header+0x30>
    return 1;
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	e02c      	b.n	800c726 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d101      	bne.n	800c6d6 <pbuf_remove_header+0x3a>
    return 0;
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	e027      	b.n	800c726 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800c6d6:	683b      	ldr	r3, [r7, #0]
 800c6d8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	895b      	ldrh	r3, [r3, #10]
 800c6de:	89fa      	ldrh	r2, [r7, #14]
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d908      	bls.n	800c6f6 <pbuf_remove_header+0x5a>
 800c6e4:	4b12      	ldr	r3, [pc, #72]	@ (800c730 <pbuf_remove_header+0x94>)
 800c6e6:	f240 2255 	movw	r2, #597	@ 0x255
 800c6ea:	4914      	ldr	r1, [pc, #80]	@ (800c73c <pbuf_remove_header+0xa0>)
 800c6ec:	4812      	ldr	r0, [pc, #72]	@ (800c738 <pbuf_remove_header+0x9c>)
 800c6ee:	f008 fc81 	bl	8014ff4 <iprintf>
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	e017      	b.n	800c726 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	685b      	ldr	r3, [r3, #4]
 800c6fa:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	685a      	ldr	r2, [r3, #4]
 800c700:	683b      	ldr	r3, [r7, #0]
 800c702:	441a      	add	r2, r3
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	895a      	ldrh	r2, [r3, #10]
 800c70c:	89fb      	ldrh	r3, [r7, #14]
 800c70e:	1ad3      	subs	r3, r2, r3
 800c710:	b29a      	uxth	r2, r3
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	891a      	ldrh	r2, [r3, #8]
 800c71a:	89fb      	ldrh	r3, [r7, #14]
 800c71c:	1ad3      	subs	r3, r2, r3
 800c71e:	b29a      	uxth	r2, r3
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800c724:	2300      	movs	r3, #0
}
 800c726:	4618      	mov	r0, r3
 800c728:	3710      	adds	r7, #16
 800c72a:	46bd      	mov	sp, r7
 800c72c:	bd80      	pop	{r7, pc}
 800c72e:	bf00      	nop
 800c730:	08016564 	.word	0x08016564
 800c734:	080166c8 	.word	0x080166c8
 800c738:	080165c4 	.word	0x080165c4
 800c73c:	080166d4 	.word	0x080166d4

0800c740 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	460b      	mov	r3, r1
 800c74a:	807b      	strh	r3, [r7, #2]
 800c74c:	4613      	mov	r3, r2
 800c74e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800c750:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c754:	2b00      	cmp	r3, #0
 800c756:	da08      	bge.n	800c76a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800c758:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c75c:	425b      	negs	r3, r3
 800c75e:	4619      	mov	r1, r3
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f7ff ff9b 	bl	800c69c <pbuf_remove_header>
 800c766:	4603      	mov	r3, r0
 800c768:	e007      	b.n	800c77a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800c76a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c76e:	787a      	ldrb	r2, [r7, #1]
 800c770:	4619      	mov	r1, r3
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f7ff ff1a 	bl	800c5ac <pbuf_add_header_impl>
 800c778:	4603      	mov	r3, r0
  }
}
 800c77a:	4618      	mov	r0, r3
 800c77c:	3708      	adds	r7, #8
 800c77e:	46bd      	mov	sp, r7
 800c780:	bd80      	pop	{r7, pc}

0800c782 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800c782:	b580      	push	{r7, lr}
 800c784:	b082      	sub	sp, #8
 800c786:	af00      	add	r7, sp, #0
 800c788:	6078      	str	r0, [r7, #4]
 800c78a:	460b      	mov	r3, r1
 800c78c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800c78e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c792:	2201      	movs	r2, #1
 800c794:	4619      	mov	r1, r3
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	f7ff ffd2 	bl	800c740 <pbuf_header_impl>
 800c79c:	4603      	mov	r3, r0
}
 800c79e:	4618      	mov	r0, r3
 800c7a0:	3708      	adds	r7, #8
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}
	...

0800c7a8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b088      	sub	sp, #32
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d10b      	bne.n	800c7ce <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d106      	bne.n	800c7ca <pbuf_free+0x22>
 800c7bc:	4b3b      	ldr	r3, [pc, #236]	@ (800c8ac <pbuf_free+0x104>)
 800c7be:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800c7c2:	493b      	ldr	r1, [pc, #236]	@ (800c8b0 <pbuf_free+0x108>)
 800c7c4:	483b      	ldr	r0, [pc, #236]	@ (800c8b4 <pbuf_free+0x10c>)
 800c7c6:	f008 fc15 	bl	8014ff4 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	e069      	b.n	800c8a2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800c7d2:	e062      	b.n	800c89a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800c7d4:	f008 faf0 	bl	8014db8 <sys_arch_protect>
 800c7d8:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	7b9b      	ldrb	r3, [r3, #14]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d106      	bne.n	800c7f0 <pbuf_free+0x48>
 800c7e2:	4b32      	ldr	r3, [pc, #200]	@ (800c8ac <pbuf_free+0x104>)
 800c7e4:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800c7e8:	4933      	ldr	r1, [pc, #204]	@ (800c8b8 <pbuf_free+0x110>)
 800c7ea:	4832      	ldr	r0, [pc, #200]	@ (800c8b4 <pbuf_free+0x10c>)
 800c7ec:	f008 fc02 	bl	8014ff4 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	7b9b      	ldrb	r3, [r3, #14]
 800c7f4:	3b01      	subs	r3, #1
 800c7f6:	b2da      	uxtb	r2, r3
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	739a      	strb	r2, [r3, #14]
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	7b9b      	ldrb	r3, [r3, #14]
 800c800:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800c802:	69b8      	ldr	r0, [r7, #24]
 800c804:	f008 fae6 	bl	8014dd4 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800c808:	7dfb      	ldrb	r3, [r7, #23]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d143      	bne.n	800c896 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	7b1b      	ldrb	r3, [r3, #12]
 800c818:	f003 030f 	and.w	r3, r3, #15
 800c81c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	7b5b      	ldrb	r3, [r3, #13]
 800c822:	f003 0302 	and.w	r3, r3, #2
 800c826:	2b00      	cmp	r3, #0
 800c828:	d011      	beq.n	800c84e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800c82e:	68bb      	ldr	r3, [r7, #8]
 800c830:	691b      	ldr	r3, [r3, #16]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d106      	bne.n	800c844 <pbuf_free+0x9c>
 800c836:	4b1d      	ldr	r3, [pc, #116]	@ (800c8ac <pbuf_free+0x104>)
 800c838:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800c83c:	491f      	ldr	r1, [pc, #124]	@ (800c8bc <pbuf_free+0x114>)
 800c83e:	481d      	ldr	r0, [pc, #116]	@ (800c8b4 <pbuf_free+0x10c>)
 800c840:	f008 fbd8 	bl	8014ff4 <iprintf>
        pc->custom_free_function(p);
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	691b      	ldr	r3, [r3, #16]
 800c848:	6878      	ldr	r0, [r7, #4]
 800c84a:	4798      	blx	r3
 800c84c:	e01d      	b.n	800c88a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800c84e:	7bfb      	ldrb	r3, [r7, #15]
 800c850:	2b02      	cmp	r3, #2
 800c852:	d104      	bne.n	800c85e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800c854:	6879      	ldr	r1, [r7, #4]
 800c856:	200c      	movs	r0, #12
 800c858:	f7ff f8f8 	bl	800ba4c <memp_free>
 800c85c:	e015      	b.n	800c88a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800c85e:	7bfb      	ldrb	r3, [r7, #15]
 800c860:	2b01      	cmp	r3, #1
 800c862:	d104      	bne.n	800c86e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800c864:	6879      	ldr	r1, [r7, #4]
 800c866:	200b      	movs	r0, #11
 800c868:	f7ff f8f0 	bl	800ba4c <memp_free>
 800c86c:	e00d      	b.n	800c88a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800c86e:	7bfb      	ldrb	r3, [r7, #15]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d103      	bne.n	800c87c <pbuf_free+0xd4>
          mem_free(p);
 800c874:	6878      	ldr	r0, [r7, #4]
 800c876:	f7fe fd45 	bl	800b304 <mem_free>
 800c87a:	e006      	b.n	800c88a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800c87c:	4b0b      	ldr	r3, [pc, #44]	@ (800c8ac <pbuf_free+0x104>)
 800c87e:	f240 320f 	movw	r2, #783	@ 0x30f
 800c882:	490f      	ldr	r1, [pc, #60]	@ (800c8c0 <pbuf_free+0x118>)
 800c884:	480b      	ldr	r0, [pc, #44]	@ (800c8b4 <pbuf_free+0x10c>)
 800c886:	f008 fbb5 	bl	8014ff4 <iprintf>
        }
      }
      count++;
 800c88a:	7ffb      	ldrb	r3, [r7, #31]
 800c88c:	3301      	adds	r3, #1
 800c88e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800c890:	693b      	ldr	r3, [r7, #16]
 800c892:	607b      	str	r3, [r7, #4]
 800c894:	e001      	b.n	800c89a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800c896:	2300      	movs	r3, #0
 800c898:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d199      	bne.n	800c7d4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800c8a0:	7ffb      	ldrb	r3, [r7, #31]
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3720      	adds	r7, #32
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}
 800c8aa:	bf00      	nop
 800c8ac:	08016564 	.word	0x08016564
 800c8b0:	080166c8 	.word	0x080166c8
 800c8b4:	080165c4 	.word	0x080165c4
 800c8b8:	080166f4 	.word	0x080166f4
 800c8bc:	0801670c 	.word	0x0801670c
 800c8c0:	08016730 	.word	0x08016730

0800c8c4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800c8c4:	b480      	push	{r7}
 800c8c6:	b085      	sub	sp, #20
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800c8d0:	e005      	b.n	800c8de <pbuf_clen+0x1a>
    ++len;
 800c8d2:	89fb      	ldrh	r3, [r7, #14]
 800c8d4:	3301      	adds	r3, #1
 800c8d6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d1f6      	bne.n	800c8d2 <pbuf_clen+0xe>
  }
  return len;
 800c8e4:	89fb      	ldrh	r3, [r7, #14]
}
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	3714      	adds	r7, #20
 800c8ea:	46bd      	mov	sp, r7
 800c8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f0:	4770      	bx	lr
	...

0800c8f4 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d016      	beq.n	800c930 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800c902:	f008 fa59 	bl	8014db8 <sys_arch_protect>
 800c906:	60f8      	str	r0, [r7, #12]
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	7b9b      	ldrb	r3, [r3, #14]
 800c90c:	3301      	adds	r3, #1
 800c90e:	b2da      	uxtb	r2, r3
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	739a      	strb	r2, [r3, #14]
 800c914:	68f8      	ldr	r0, [r7, #12]
 800c916:	f008 fa5d 	bl	8014dd4 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	7b9b      	ldrb	r3, [r3, #14]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d106      	bne.n	800c930 <pbuf_ref+0x3c>
 800c922:	4b05      	ldr	r3, [pc, #20]	@ (800c938 <pbuf_ref+0x44>)
 800c924:	f240 3242 	movw	r2, #834	@ 0x342
 800c928:	4904      	ldr	r1, [pc, #16]	@ (800c93c <pbuf_ref+0x48>)
 800c92a:	4805      	ldr	r0, [pc, #20]	@ (800c940 <pbuf_ref+0x4c>)
 800c92c:	f008 fb62 	bl	8014ff4 <iprintf>
  }
}
 800c930:	bf00      	nop
 800c932:	3710      	adds	r7, #16
 800c934:	46bd      	mov	sp, r7
 800c936:	bd80      	pop	{r7, pc}
 800c938:	08016564 	.word	0x08016564
 800c93c:	08016744 	.word	0x08016744
 800c940:	080165c4 	.word	0x080165c4

0800c944 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d002      	beq.n	800c95a <pbuf_cat+0x16>
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d107      	bne.n	800c96a <pbuf_cat+0x26>
 800c95a:	4b20      	ldr	r3, [pc, #128]	@ (800c9dc <pbuf_cat+0x98>)
 800c95c:	f240 3259 	movw	r2, #857	@ 0x359
 800c960:	491f      	ldr	r1, [pc, #124]	@ (800c9e0 <pbuf_cat+0x9c>)
 800c962:	4820      	ldr	r0, [pc, #128]	@ (800c9e4 <pbuf_cat+0xa0>)
 800c964:	f008 fb46 	bl	8014ff4 <iprintf>
 800c968:	e034      	b.n	800c9d4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	60fb      	str	r3, [r7, #12]
 800c96e:	e00a      	b.n	800c986 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	891a      	ldrh	r2, [r3, #8]
 800c974:	683b      	ldr	r3, [r7, #0]
 800c976:	891b      	ldrh	r3, [r3, #8]
 800c978:	4413      	add	r3, r2
 800c97a:	b29a      	uxth	r2, r3
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	60fb      	str	r3, [r7, #12]
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d1f0      	bne.n	800c970 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	891a      	ldrh	r2, [r3, #8]
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	895b      	ldrh	r3, [r3, #10]
 800c996:	429a      	cmp	r2, r3
 800c998:	d006      	beq.n	800c9a8 <pbuf_cat+0x64>
 800c99a:	4b10      	ldr	r3, [pc, #64]	@ (800c9dc <pbuf_cat+0x98>)
 800c99c:	f240 3262 	movw	r2, #866	@ 0x362
 800c9a0:	4911      	ldr	r1, [pc, #68]	@ (800c9e8 <pbuf_cat+0xa4>)
 800c9a2:	4810      	ldr	r0, [pc, #64]	@ (800c9e4 <pbuf_cat+0xa0>)
 800c9a4:	f008 fb26 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d006      	beq.n	800c9be <pbuf_cat+0x7a>
 800c9b0:	4b0a      	ldr	r3, [pc, #40]	@ (800c9dc <pbuf_cat+0x98>)
 800c9b2:	f240 3263 	movw	r2, #867	@ 0x363
 800c9b6:	490d      	ldr	r1, [pc, #52]	@ (800c9ec <pbuf_cat+0xa8>)
 800c9b8:	480a      	ldr	r0, [pc, #40]	@ (800c9e4 <pbuf_cat+0xa0>)
 800c9ba:	f008 fb1b 	bl	8014ff4 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	891a      	ldrh	r2, [r3, #8]
 800c9c2:	683b      	ldr	r3, [r7, #0]
 800c9c4:	891b      	ldrh	r3, [r3, #8]
 800c9c6:	4413      	add	r3, r2
 800c9c8:	b29a      	uxth	r2, r3
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	683a      	ldr	r2, [r7, #0]
 800c9d2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800c9d4:	3710      	adds	r7, #16
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bd80      	pop	{r7, pc}
 800c9da:	bf00      	nop
 800c9dc:	08016564 	.word	0x08016564
 800c9e0:	08016758 	.word	0x08016758
 800c9e4:	080165c4 	.word	0x080165c4
 800c9e8:	08016790 	.word	0x08016790
 800c9ec:	080167c0 	.word	0x080167c0

0800c9f0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b086      	sub	sp, #24
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
 800c9f8:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	617b      	str	r3, [r7, #20]
 800c9fe:	2300      	movs	r3, #0
 800ca00:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d008      	beq.n	800ca1a <pbuf_copy+0x2a>
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d005      	beq.n	800ca1a <pbuf_copy+0x2a>
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	891a      	ldrh	r2, [r3, #8]
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	891b      	ldrh	r3, [r3, #8]
 800ca16:	429a      	cmp	r2, r3
 800ca18:	d209      	bcs.n	800ca2e <pbuf_copy+0x3e>
 800ca1a:	4b57      	ldr	r3, [pc, #348]	@ (800cb78 <pbuf_copy+0x188>)
 800ca1c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800ca20:	4956      	ldr	r1, [pc, #344]	@ (800cb7c <pbuf_copy+0x18c>)
 800ca22:	4857      	ldr	r0, [pc, #348]	@ (800cb80 <pbuf_copy+0x190>)
 800ca24:	f008 fae6 	bl	8014ff4 <iprintf>
 800ca28:	f06f 030f 	mvn.w	r3, #15
 800ca2c:	e09f      	b.n	800cb6e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	895b      	ldrh	r3, [r3, #10]
 800ca32:	461a      	mov	r2, r3
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	1ad2      	subs	r2, r2, r3
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	895b      	ldrh	r3, [r3, #10]
 800ca3c:	4619      	mov	r1, r3
 800ca3e:	693b      	ldr	r3, [r7, #16]
 800ca40:	1acb      	subs	r3, r1, r3
 800ca42:	429a      	cmp	r2, r3
 800ca44:	d306      	bcc.n	800ca54 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	895b      	ldrh	r3, [r3, #10]
 800ca4a:	461a      	mov	r2, r3
 800ca4c:	693b      	ldr	r3, [r7, #16]
 800ca4e:	1ad3      	subs	r3, r2, r3
 800ca50:	60fb      	str	r3, [r7, #12]
 800ca52:	e005      	b.n	800ca60 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	895b      	ldrh	r3, [r3, #10]
 800ca58:	461a      	mov	r2, r3
 800ca5a:	697b      	ldr	r3, [r7, #20]
 800ca5c:	1ad3      	subs	r3, r2, r3
 800ca5e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	685a      	ldr	r2, [r3, #4]
 800ca64:	697b      	ldr	r3, [r7, #20]
 800ca66:	18d0      	adds	r0, r2, r3
 800ca68:	683b      	ldr	r3, [r7, #0]
 800ca6a:	685a      	ldr	r2, [r3, #4]
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	4413      	add	r3, r2
 800ca70:	68fa      	ldr	r2, [r7, #12]
 800ca72:	4619      	mov	r1, r3
 800ca74:	f008 fb99 	bl	80151aa <memcpy>
    offset_to += len;
 800ca78:	697a      	ldr	r2, [r7, #20]
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	4413      	add	r3, r2
 800ca7e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800ca80:	693a      	ldr	r2, [r7, #16]
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	4413      	add	r3, r2
 800ca86:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	895b      	ldrh	r3, [r3, #10]
 800ca8c:	461a      	mov	r2, r3
 800ca8e:	697b      	ldr	r3, [r7, #20]
 800ca90:	4293      	cmp	r3, r2
 800ca92:	d906      	bls.n	800caa2 <pbuf_copy+0xb2>
 800ca94:	4b38      	ldr	r3, [pc, #224]	@ (800cb78 <pbuf_copy+0x188>)
 800ca96:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800ca9a:	493a      	ldr	r1, [pc, #232]	@ (800cb84 <pbuf_copy+0x194>)
 800ca9c:	4838      	ldr	r0, [pc, #224]	@ (800cb80 <pbuf_copy+0x190>)
 800ca9e:	f008 faa9 	bl	8014ff4 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	895b      	ldrh	r3, [r3, #10]
 800caa6:	461a      	mov	r2, r3
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	4293      	cmp	r3, r2
 800caac:	d906      	bls.n	800cabc <pbuf_copy+0xcc>
 800caae:	4b32      	ldr	r3, [pc, #200]	@ (800cb78 <pbuf_copy+0x188>)
 800cab0:	f240 32da 	movw	r2, #986	@ 0x3da
 800cab4:	4934      	ldr	r1, [pc, #208]	@ (800cb88 <pbuf_copy+0x198>)
 800cab6:	4832      	ldr	r0, [pc, #200]	@ (800cb80 <pbuf_copy+0x190>)
 800cab8:	f008 fa9c 	bl	8014ff4 <iprintf>
    if (offset_from >= p_from->len) {
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	895b      	ldrh	r3, [r3, #10]
 800cac0:	461a      	mov	r2, r3
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	4293      	cmp	r3, r2
 800cac6:	d304      	bcc.n	800cad2 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800cac8:	2300      	movs	r3, #0
 800caca:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	895b      	ldrh	r3, [r3, #10]
 800cad6:	461a      	mov	r2, r3
 800cad8:	697b      	ldr	r3, [r7, #20]
 800cada:	4293      	cmp	r3, r2
 800cadc:	d114      	bne.n	800cb08 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800cade:	2300      	movs	r3, #0
 800cae0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d10c      	bne.n	800cb08 <pbuf_copy+0x118>
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d009      	beq.n	800cb08 <pbuf_copy+0x118>
 800caf4:	4b20      	ldr	r3, [pc, #128]	@ (800cb78 <pbuf_copy+0x188>)
 800caf6:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800cafa:	4924      	ldr	r1, [pc, #144]	@ (800cb8c <pbuf_copy+0x19c>)
 800cafc:	4820      	ldr	r0, [pc, #128]	@ (800cb80 <pbuf_copy+0x190>)
 800cafe:	f008 fa79 	bl	8014ff4 <iprintf>
 800cb02:	f06f 030f 	mvn.w	r3, #15
 800cb06:	e032      	b.n	800cb6e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d013      	beq.n	800cb36 <pbuf_copy+0x146>
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	895a      	ldrh	r2, [r3, #10]
 800cb12:	683b      	ldr	r3, [r7, #0]
 800cb14:	891b      	ldrh	r3, [r3, #8]
 800cb16:	429a      	cmp	r2, r3
 800cb18:	d10d      	bne.n	800cb36 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d009      	beq.n	800cb36 <pbuf_copy+0x146>
 800cb22:	4b15      	ldr	r3, [pc, #84]	@ (800cb78 <pbuf_copy+0x188>)
 800cb24:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800cb28:	4919      	ldr	r1, [pc, #100]	@ (800cb90 <pbuf_copy+0x1a0>)
 800cb2a:	4815      	ldr	r0, [pc, #84]	@ (800cb80 <pbuf_copy+0x190>)
 800cb2c:	f008 fa62 	bl	8014ff4 <iprintf>
 800cb30:	f06f 0305 	mvn.w	r3, #5
 800cb34:	e01b      	b.n	800cb6e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d013      	beq.n	800cb64 <pbuf_copy+0x174>
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	895a      	ldrh	r2, [r3, #10]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	891b      	ldrh	r3, [r3, #8]
 800cb44:	429a      	cmp	r2, r3
 800cb46:	d10d      	bne.n	800cb64 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d009      	beq.n	800cb64 <pbuf_copy+0x174>
 800cb50:	4b09      	ldr	r3, [pc, #36]	@ (800cb78 <pbuf_copy+0x188>)
 800cb52:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800cb56:	490e      	ldr	r1, [pc, #56]	@ (800cb90 <pbuf_copy+0x1a0>)
 800cb58:	4809      	ldr	r0, [pc, #36]	@ (800cb80 <pbuf_copy+0x190>)
 800cb5a:	f008 fa4b 	bl	8014ff4 <iprintf>
 800cb5e:	f06f 0305 	mvn.w	r3, #5
 800cb62:	e004      	b.n	800cb6e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	f47f af61 	bne.w	800ca2e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800cb6c:	2300      	movs	r3, #0
}
 800cb6e:	4618      	mov	r0, r3
 800cb70:	3718      	adds	r7, #24
 800cb72:	46bd      	mov	sp, r7
 800cb74:	bd80      	pop	{r7, pc}
 800cb76:	bf00      	nop
 800cb78:	08016564 	.word	0x08016564
 800cb7c:	0801680c 	.word	0x0801680c
 800cb80:	080165c4 	.word	0x080165c4
 800cb84:	0801683c 	.word	0x0801683c
 800cb88:	08016854 	.word	0x08016854
 800cb8c:	08016870 	.word	0x08016870
 800cb90:	08016880 	.word	0x08016880

0800cb94 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b088      	sub	sp, #32
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	60f8      	str	r0, [r7, #12]
 800cb9c:	60b9      	str	r1, [r7, #8]
 800cb9e:	4611      	mov	r1, r2
 800cba0:	461a      	mov	r2, r3
 800cba2:	460b      	mov	r3, r1
 800cba4:	80fb      	strh	r3, [r7, #6]
 800cba6:	4613      	mov	r3, r2
 800cba8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800cbaa:	2300      	movs	r3, #0
 800cbac:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d108      	bne.n	800cbca <pbuf_copy_partial+0x36>
 800cbb8:	4b2b      	ldr	r3, [pc, #172]	@ (800cc68 <pbuf_copy_partial+0xd4>)
 800cbba:	f240 420a 	movw	r2, #1034	@ 0x40a
 800cbbe:	492b      	ldr	r1, [pc, #172]	@ (800cc6c <pbuf_copy_partial+0xd8>)
 800cbc0:	482b      	ldr	r0, [pc, #172]	@ (800cc70 <pbuf_copy_partial+0xdc>)
 800cbc2:	f008 fa17 	bl	8014ff4 <iprintf>
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	e04a      	b.n	800cc60 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800cbca:	68bb      	ldr	r3, [r7, #8]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d108      	bne.n	800cbe2 <pbuf_copy_partial+0x4e>
 800cbd0:	4b25      	ldr	r3, [pc, #148]	@ (800cc68 <pbuf_copy_partial+0xd4>)
 800cbd2:	f240 420b 	movw	r2, #1035	@ 0x40b
 800cbd6:	4927      	ldr	r1, [pc, #156]	@ (800cc74 <pbuf_copy_partial+0xe0>)
 800cbd8:	4825      	ldr	r0, [pc, #148]	@ (800cc70 <pbuf_copy_partial+0xdc>)
 800cbda:	f008 fa0b 	bl	8014ff4 <iprintf>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	e03e      	b.n	800cc60 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	61fb      	str	r3, [r7, #28]
 800cbe6:	e034      	b.n	800cc52 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800cbe8:	88bb      	ldrh	r3, [r7, #4]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d00a      	beq.n	800cc04 <pbuf_copy_partial+0x70>
 800cbee:	69fb      	ldr	r3, [r7, #28]
 800cbf0:	895b      	ldrh	r3, [r3, #10]
 800cbf2:	88ba      	ldrh	r2, [r7, #4]
 800cbf4:	429a      	cmp	r2, r3
 800cbf6:	d305      	bcc.n	800cc04 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800cbf8:	69fb      	ldr	r3, [r7, #28]
 800cbfa:	895b      	ldrh	r3, [r3, #10]
 800cbfc:	88ba      	ldrh	r2, [r7, #4]
 800cbfe:	1ad3      	subs	r3, r2, r3
 800cc00:	80bb      	strh	r3, [r7, #4]
 800cc02:	e023      	b.n	800cc4c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800cc04:	69fb      	ldr	r3, [r7, #28]
 800cc06:	895a      	ldrh	r2, [r3, #10]
 800cc08:	88bb      	ldrh	r3, [r7, #4]
 800cc0a:	1ad3      	subs	r3, r2, r3
 800cc0c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800cc0e:	8b3a      	ldrh	r2, [r7, #24]
 800cc10:	88fb      	ldrh	r3, [r7, #6]
 800cc12:	429a      	cmp	r2, r3
 800cc14:	d901      	bls.n	800cc1a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800cc16:	88fb      	ldrh	r3, [r7, #6]
 800cc18:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800cc1a:	8b7b      	ldrh	r3, [r7, #26]
 800cc1c:	68ba      	ldr	r2, [r7, #8]
 800cc1e:	18d0      	adds	r0, r2, r3
 800cc20:	69fb      	ldr	r3, [r7, #28]
 800cc22:	685a      	ldr	r2, [r3, #4]
 800cc24:	88bb      	ldrh	r3, [r7, #4]
 800cc26:	4413      	add	r3, r2
 800cc28:	8b3a      	ldrh	r2, [r7, #24]
 800cc2a:	4619      	mov	r1, r3
 800cc2c:	f008 fabd 	bl	80151aa <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800cc30:	8afa      	ldrh	r2, [r7, #22]
 800cc32:	8b3b      	ldrh	r3, [r7, #24]
 800cc34:	4413      	add	r3, r2
 800cc36:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800cc38:	8b7a      	ldrh	r2, [r7, #26]
 800cc3a:	8b3b      	ldrh	r3, [r7, #24]
 800cc3c:	4413      	add	r3, r2
 800cc3e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800cc40:	88fa      	ldrh	r2, [r7, #6]
 800cc42:	8b3b      	ldrh	r3, [r7, #24]
 800cc44:	1ad3      	subs	r3, r2, r3
 800cc46:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800cc48:	2300      	movs	r3, #0
 800cc4a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800cc4c:	69fb      	ldr	r3, [r7, #28]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	61fb      	str	r3, [r7, #28]
 800cc52:	88fb      	ldrh	r3, [r7, #6]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d002      	beq.n	800cc5e <pbuf_copy_partial+0xca>
 800cc58:	69fb      	ldr	r3, [r7, #28]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d1c4      	bne.n	800cbe8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800cc5e:	8afb      	ldrh	r3, [r7, #22]
}
 800cc60:	4618      	mov	r0, r3
 800cc62:	3720      	adds	r7, #32
 800cc64:	46bd      	mov	sp, r7
 800cc66:	bd80      	pop	{r7, pc}
 800cc68:	08016564 	.word	0x08016564
 800cc6c:	080168ac 	.word	0x080168ac
 800cc70:	080165c4 	.word	0x080165c4
 800cc74:	080168cc 	.word	0x080168cc

0800cc78 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b084      	sub	sp, #16
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	4603      	mov	r3, r0
 800cc80:	603a      	str	r2, [r7, #0]
 800cc82:	71fb      	strb	r3, [r7, #7]
 800cc84:	460b      	mov	r3, r1
 800cc86:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	8919      	ldrh	r1, [r3, #8]
 800cc8c:	88ba      	ldrh	r2, [r7, #4]
 800cc8e:	79fb      	ldrb	r3, [r7, #7]
 800cc90:	4618      	mov	r0, r3
 800cc92:	f7ff faa7 	bl	800c1e4 <pbuf_alloc>
 800cc96:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d101      	bne.n	800cca2 <pbuf_clone+0x2a>
    return NULL;
 800cc9e:	2300      	movs	r3, #0
 800cca0:	e011      	b.n	800ccc6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800cca2:	6839      	ldr	r1, [r7, #0]
 800cca4:	68f8      	ldr	r0, [r7, #12]
 800cca6:	f7ff fea3 	bl	800c9f0 <pbuf_copy>
 800ccaa:	4603      	mov	r3, r0
 800ccac:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800ccae:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d006      	beq.n	800ccc4 <pbuf_clone+0x4c>
 800ccb6:	4b06      	ldr	r3, [pc, #24]	@ (800ccd0 <pbuf_clone+0x58>)
 800ccb8:	f240 5224 	movw	r2, #1316	@ 0x524
 800ccbc:	4905      	ldr	r1, [pc, #20]	@ (800ccd4 <pbuf_clone+0x5c>)
 800ccbe:	4806      	ldr	r0, [pc, #24]	@ (800ccd8 <pbuf_clone+0x60>)
 800ccc0:	f008 f998 	bl	8014ff4 <iprintf>
  return q;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	3710      	adds	r7, #16
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bd80      	pop	{r7, pc}
 800ccce:	bf00      	nop
 800ccd0:	08016564 	.word	0x08016564
 800ccd4:	080169d8 	.word	0x080169d8
 800ccd8:	080165c4 	.word	0x080165c4

0800ccdc <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800cce0:	f008 f888 	bl	8014df4 <rand>
 800cce4:	4603      	mov	r3, r0
 800cce6:	b29b      	uxth	r3, r3
 800cce8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ccec:	b29b      	uxth	r3, r3
 800ccee:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800ccf2:	b29a      	uxth	r2, r3
 800ccf4:	4b01      	ldr	r3, [pc, #4]	@ (800ccfc <tcp_init+0x20>)
 800ccf6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800ccf8:	bf00      	nop
 800ccfa:	bd80      	pop	{r7, pc}
 800ccfc:	24000028 	.word	0x24000028

0800cd00 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b082      	sub	sp, #8
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	7d1b      	ldrb	r3, [r3, #20]
 800cd0c:	2b01      	cmp	r3, #1
 800cd0e:	d105      	bne.n	800cd1c <tcp_free+0x1c>
 800cd10:	4b06      	ldr	r3, [pc, #24]	@ (800cd2c <tcp_free+0x2c>)
 800cd12:	22d4      	movs	r2, #212	@ 0xd4
 800cd14:	4906      	ldr	r1, [pc, #24]	@ (800cd30 <tcp_free+0x30>)
 800cd16:	4807      	ldr	r0, [pc, #28]	@ (800cd34 <tcp_free+0x34>)
 800cd18:	f008 f96c 	bl	8014ff4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800cd1c:	6879      	ldr	r1, [r7, #4]
 800cd1e:	2001      	movs	r0, #1
 800cd20:	f7fe fe94 	bl	800ba4c <memp_free>
}
 800cd24:	bf00      	nop
 800cd26:	3708      	adds	r7, #8
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	bd80      	pop	{r7, pc}
 800cd2c:	08016a64 	.word	0x08016a64
 800cd30:	08016a94 	.word	0x08016a94
 800cd34:	08016aa8 	.word	0x08016aa8

0800cd38 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b082      	sub	sp, #8
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	7d1b      	ldrb	r3, [r3, #20]
 800cd44:	2b01      	cmp	r3, #1
 800cd46:	d105      	bne.n	800cd54 <tcp_free_listen+0x1c>
 800cd48:	4b06      	ldr	r3, [pc, #24]	@ (800cd64 <tcp_free_listen+0x2c>)
 800cd4a:	22df      	movs	r2, #223	@ 0xdf
 800cd4c:	4906      	ldr	r1, [pc, #24]	@ (800cd68 <tcp_free_listen+0x30>)
 800cd4e:	4807      	ldr	r0, [pc, #28]	@ (800cd6c <tcp_free_listen+0x34>)
 800cd50:	f008 f950 	bl	8014ff4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800cd54:	6879      	ldr	r1, [r7, #4]
 800cd56:	2002      	movs	r0, #2
 800cd58:	f7fe fe78 	bl	800ba4c <memp_free>
}
 800cd5c:	bf00      	nop
 800cd5e:	3708      	adds	r7, #8
 800cd60:	46bd      	mov	sp, r7
 800cd62:	bd80      	pop	{r7, pc}
 800cd64:	08016a64 	.word	0x08016a64
 800cd68:	08016ad0 	.word	0x08016ad0
 800cd6c:	08016aa8 	.word	0x08016aa8

0800cd70 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800cd70:	b580      	push	{r7, lr}
 800cd72:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800cd74:	f000 feaa 	bl	800dacc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800cd78:	4b07      	ldr	r3, [pc, #28]	@ (800cd98 <tcp_tmr+0x28>)
 800cd7a:	781b      	ldrb	r3, [r3, #0]
 800cd7c:	3301      	adds	r3, #1
 800cd7e:	b2da      	uxtb	r2, r3
 800cd80:	4b05      	ldr	r3, [pc, #20]	@ (800cd98 <tcp_tmr+0x28>)
 800cd82:	701a      	strb	r2, [r3, #0]
 800cd84:	4b04      	ldr	r3, [pc, #16]	@ (800cd98 <tcp_tmr+0x28>)
 800cd86:	781b      	ldrb	r3, [r3, #0]
 800cd88:	f003 0301 	and.w	r3, r3, #1
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d001      	beq.n	800cd94 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800cd90:	f000 fb5a 	bl	800d448 <tcp_slowtmr>
  }
}
 800cd94:	bf00      	nop
 800cd96:	bd80      	pop	{r7, pc}
 800cd98:	24007d55 	.word	0x24007d55

0800cd9c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b084      	sub	sp, #16
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
 800cda4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d105      	bne.n	800cdb8 <tcp_remove_listener+0x1c>
 800cdac:	4b0d      	ldr	r3, [pc, #52]	@ (800cde4 <tcp_remove_listener+0x48>)
 800cdae:	22ff      	movs	r2, #255	@ 0xff
 800cdb0:	490d      	ldr	r1, [pc, #52]	@ (800cde8 <tcp_remove_listener+0x4c>)
 800cdb2:	480e      	ldr	r0, [pc, #56]	@ (800cdec <tcp_remove_listener+0x50>)
 800cdb4:	f008 f91e 	bl	8014ff4 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	60fb      	str	r3, [r7, #12]
 800cdbc:	e00a      	b.n	800cdd4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cdc2:	683a      	ldr	r2, [r7, #0]
 800cdc4:	429a      	cmp	r2, r3
 800cdc6:	d102      	bne.n	800cdce <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	68db      	ldr	r3, [r3, #12]
 800cdd2:	60fb      	str	r3, [r7, #12]
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d1f1      	bne.n	800cdbe <tcp_remove_listener+0x22>
    }
  }
}
 800cdda:	bf00      	nop
 800cddc:	bf00      	nop
 800cdde:	3710      	adds	r7, #16
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	08016a64 	.word	0x08016a64
 800cde8:	08016aec 	.word	0x08016aec
 800cdec:	08016aa8 	.word	0x08016aa8

0800cdf0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b084      	sub	sp, #16
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d106      	bne.n	800ce0c <tcp_listen_closed+0x1c>
 800cdfe:	4b14      	ldr	r3, [pc, #80]	@ (800ce50 <tcp_listen_closed+0x60>)
 800ce00:	f240 1211 	movw	r2, #273	@ 0x111
 800ce04:	4913      	ldr	r1, [pc, #76]	@ (800ce54 <tcp_listen_closed+0x64>)
 800ce06:	4814      	ldr	r0, [pc, #80]	@ (800ce58 <tcp_listen_closed+0x68>)
 800ce08:	f008 f8f4 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	7d1b      	ldrb	r3, [r3, #20]
 800ce10:	2b01      	cmp	r3, #1
 800ce12:	d006      	beq.n	800ce22 <tcp_listen_closed+0x32>
 800ce14:	4b0e      	ldr	r3, [pc, #56]	@ (800ce50 <tcp_listen_closed+0x60>)
 800ce16:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800ce1a:	4910      	ldr	r1, [pc, #64]	@ (800ce5c <tcp_listen_closed+0x6c>)
 800ce1c:	480e      	ldr	r0, [pc, #56]	@ (800ce58 <tcp_listen_closed+0x68>)
 800ce1e:	f008 f8e9 	bl	8014ff4 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ce22:	2301      	movs	r3, #1
 800ce24:	60fb      	str	r3, [r7, #12]
 800ce26:	e00b      	b.n	800ce40 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800ce28:	4a0d      	ldr	r2, [pc, #52]	@ (800ce60 <tcp_listen_closed+0x70>)
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	6879      	ldr	r1, [r7, #4]
 800ce34:	4618      	mov	r0, r3
 800ce36:	f7ff ffb1 	bl	800cd9c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	3301      	adds	r3, #1
 800ce3e:	60fb      	str	r3, [r7, #12]
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2b03      	cmp	r3, #3
 800ce44:	d9f0      	bls.n	800ce28 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800ce46:	bf00      	nop
 800ce48:	bf00      	nop
 800ce4a:	3710      	adds	r7, #16
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}
 800ce50:	08016a64 	.word	0x08016a64
 800ce54:	08016b14 	.word	0x08016b14
 800ce58:	08016aa8 	.word	0x08016aa8
 800ce5c:	08016b20 	.word	0x08016b20
 800ce60:	08018aa0 	.word	0x08018aa0

0800ce64 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800ce64:	b5b0      	push	{r4, r5, r7, lr}
 800ce66:	b088      	sub	sp, #32
 800ce68:	af04      	add	r7, sp, #16
 800ce6a:	6078      	str	r0, [r7, #4]
 800ce6c:	460b      	mov	r3, r1
 800ce6e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d106      	bne.n	800ce84 <tcp_close_shutdown+0x20>
 800ce76:	4b63      	ldr	r3, [pc, #396]	@ (800d004 <tcp_close_shutdown+0x1a0>)
 800ce78:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800ce7c:	4962      	ldr	r1, [pc, #392]	@ (800d008 <tcp_close_shutdown+0x1a4>)
 800ce7e:	4863      	ldr	r0, [pc, #396]	@ (800d00c <tcp_close_shutdown+0x1a8>)
 800ce80:	f008 f8b8 	bl	8014ff4 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800ce84:	78fb      	ldrb	r3, [r7, #3]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d066      	beq.n	800cf58 <tcp_close_shutdown+0xf4>
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	7d1b      	ldrb	r3, [r3, #20]
 800ce8e:	2b04      	cmp	r3, #4
 800ce90:	d003      	beq.n	800ce9a <tcp_close_shutdown+0x36>
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	7d1b      	ldrb	r3, [r3, #20]
 800ce96:	2b07      	cmp	r3, #7
 800ce98:	d15e      	bne.n	800cf58 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d104      	bne.n	800ceac <tcp_close_shutdown+0x48>
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cea6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800ceaa:	d055      	beq.n	800cf58 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	8b5b      	ldrh	r3, [r3, #26]
 800ceb0:	f003 0310 	and.w	r3, r3, #16
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d106      	bne.n	800cec6 <tcp_close_shutdown+0x62>
 800ceb8:	4b52      	ldr	r3, [pc, #328]	@ (800d004 <tcp_close_shutdown+0x1a0>)
 800ceba:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800cebe:	4954      	ldr	r1, [pc, #336]	@ (800d010 <tcp_close_shutdown+0x1ac>)
 800cec0:	4852      	ldr	r0, [pc, #328]	@ (800d00c <tcp_close_shutdown+0x1a8>)
 800cec2:	f008 f897 	bl	8014ff4 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800cece:	687d      	ldr	r5, [r7, #4]
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	3304      	adds	r3, #4
 800ced4:	687a      	ldr	r2, [r7, #4]
 800ced6:	8ad2      	ldrh	r2, [r2, #22]
 800ced8:	6879      	ldr	r1, [r7, #4]
 800ceda:	8b09      	ldrh	r1, [r1, #24]
 800cedc:	9102      	str	r1, [sp, #8]
 800cede:	9201      	str	r2, [sp, #4]
 800cee0:	9300      	str	r3, [sp, #0]
 800cee2:	462b      	mov	r3, r5
 800cee4:	4622      	mov	r2, r4
 800cee6:	4601      	mov	r1, r0
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f004 fe99 	bl	8011c20 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800ceee:	6878      	ldr	r0, [r7, #4]
 800cef0:	f001 f8d0 	bl	800e094 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800cef4:	4b47      	ldr	r3, [pc, #284]	@ (800d014 <tcp_close_shutdown+0x1b0>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	687a      	ldr	r2, [r7, #4]
 800cefa:	429a      	cmp	r2, r3
 800cefc:	d105      	bne.n	800cf0a <tcp_close_shutdown+0xa6>
 800cefe:	4b45      	ldr	r3, [pc, #276]	@ (800d014 <tcp_close_shutdown+0x1b0>)
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	68db      	ldr	r3, [r3, #12]
 800cf04:	4a43      	ldr	r2, [pc, #268]	@ (800d014 <tcp_close_shutdown+0x1b0>)
 800cf06:	6013      	str	r3, [r2, #0]
 800cf08:	e013      	b.n	800cf32 <tcp_close_shutdown+0xce>
 800cf0a:	4b42      	ldr	r3, [pc, #264]	@ (800d014 <tcp_close_shutdown+0x1b0>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	60fb      	str	r3, [r7, #12]
 800cf10:	e00c      	b.n	800cf2c <tcp_close_shutdown+0xc8>
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	68db      	ldr	r3, [r3, #12]
 800cf16:	687a      	ldr	r2, [r7, #4]
 800cf18:	429a      	cmp	r2, r3
 800cf1a:	d104      	bne.n	800cf26 <tcp_close_shutdown+0xc2>
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	68da      	ldr	r2, [r3, #12]
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	60da      	str	r2, [r3, #12]
 800cf24:	e005      	b.n	800cf32 <tcp_close_shutdown+0xce>
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	68db      	ldr	r3, [r3, #12]
 800cf2a:	60fb      	str	r3, [r7, #12]
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d1ef      	bne.n	800cf12 <tcp_close_shutdown+0xae>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	2200      	movs	r2, #0
 800cf36:	60da      	str	r2, [r3, #12]
 800cf38:	4b37      	ldr	r3, [pc, #220]	@ (800d018 <tcp_close_shutdown+0x1b4>)
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800cf3e:	4b37      	ldr	r3, [pc, #220]	@ (800d01c <tcp_close_shutdown+0x1b8>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	687a      	ldr	r2, [r7, #4]
 800cf44:	429a      	cmp	r2, r3
 800cf46:	d102      	bne.n	800cf4e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800cf48:	f003 fd66 	bl	8010a18 <tcp_trigger_input_pcb_close>
 800cf4c:	e002      	b.n	800cf54 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800cf4e:	6878      	ldr	r0, [r7, #4]
 800cf50:	f7ff fed6 	bl	800cd00 <tcp_free>
      }
      return ERR_OK;
 800cf54:	2300      	movs	r3, #0
 800cf56:	e050      	b.n	800cffa <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	7d1b      	ldrb	r3, [r3, #20]
 800cf5c:	2b02      	cmp	r3, #2
 800cf5e:	d03b      	beq.n	800cfd8 <tcp_close_shutdown+0x174>
 800cf60:	2b02      	cmp	r3, #2
 800cf62:	dc44      	bgt.n	800cfee <tcp_close_shutdown+0x18a>
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d002      	beq.n	800cf6e <tcp_close_shutdown+0x10a>
 800cf68:	2b01      	cmp	r3, #1
 800cf6a:	d02a      	beq.n	800cfc2 <tcp_close_shutdown+0x15e>
 800cf6c:	e03f      	b.n	800cfee <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	8adb      	ldrh	r3, [r3, #22]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d021      	beq.n	800cfba <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cf76:	4b2a      	ldr	r3, [pc, #168]	@ (800d020 <tcp_close_shutdown+0x1bc>)
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	687a      	ldr	r2, [r7, #4]
 800cf7c:	429a      	cmp	r2, r3
 800cf7e:	d105      	bne.n	800cf8c <tcp_close_shutdown+0x128>
 800cf80:	4b27      	ldr	r3, [pc, #156]	@ (800d020 <tcp_close_shutdown+0x1bc>)
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	68db      	ldr	r3, [r3, #12]
 800cf86:	4a26      	ldr	r2, [pc, #152]	@ (800d020 <tcp_close_shutdown+0x1bc>)
 800cf88:	6013      	str	r3, [r2, #0]
 800cf8a:	e013      	b.n	800cfb4 <tcp_close_shutdown+0x150>
 800cf8c:	4b24      	ldr	r3, [pc, #144]	@ (800d020 <tcp_close_shutdown+0x1bc>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	60bb      	str	r3, [r7, #8]
 800cf92:	e00c      	b.n	800cfae <tcp_close_shutdown+0x14a>
 800cf94:	68bb      	ldr	r3, [r7, #8]
 800cf96:	68db      	ldr	r3, [r3, #12]
 800cf98:	687a      	ldr	r2, [r7, #4]
 800cf9a:	429a      	cmp	r2, r3
 800cf9c:	d104      	bne.n	800cfa8 <tcp_close_shutdown+0x144>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	68da      	ldr	r2, [r3, #12]
 800cfa2:	68bb      	ldr	r3, [r7, #8]
 800cfa4:	60da      	str	r2, [r3, #12]
 800cfa6:	e005      	b.n	800cfb4 <tcp_close_shutdown+0x150>
 800cfa8:	68bb      	ldr	r3, [r7, #8]
 800cfaa:	68db      	ldr	r3, [r3, #12]
 800cfac:	60bb      	str	r3, [r7, #8]
 800cfae:	68bb      	ldr	r3, [r7, #8]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d1ef      	bne.n	800cf94 <tcp_close_shutdown+0x130>
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800cfba:	6878      	ldr	r0, [r7, #4]
 800cfbc:	f7ff fea0 	bl	800cd00 <tcp_free>
      break;
 800cfc0:	e01a      	b.n	800cff8 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f7ff ff14 	bl	800cdf0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800cfc8:	6879      	ldr	r1, [r7, #4]
 800cfca:	4816      	ldr	r0, [pc, #88]	@ (800d024 <tcp_close_shutdown+0x1c0>)
 800cfcc:	f001 f8b2 	bl	800e134 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	f7ff feb1 	bl	800cd38 <tcp_free_listen>
      break;
 800cfd6:	e00f      	b.n	800cff8 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cfd8:	6879      	ldr	r1, [r7, #4]
 800cfda:	480e      	ldr	r0, [pc, #56]	@ (800d014 <tcp_close_shutdown+0x1b0>)
 800cfdc:	f001 f8aa 	bl	800e134 <tcp_pcb_remove>
 800cfe0:	4b0d      	ldr	r3, [pc, #52]	@ (800d018 <tcp_close_shutdown+0x1b4>)
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800cfe6:	6878      	ldr	r0, [r7, #4]
 800cfe8:	f7ff fe8a 	bl	800cd00 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800cfec:	e004      	b.n	800cff8 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f000 f81a 	bl	800d028 <tcp_close_shutdown_fin>
 800cff4:	4603      	mov	r3, r0
 800cff6:	e000      	b.n	800cffa <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800cff8:	2300      	movs	r3, #0
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	3710      	adds	r7, #16
 800cffe:	46bd      	mov	sp, r7
 800d000:	bdb0      	pop	{r4, r5, r7, pc}
 800d002:	bf00      	nop
 800d004:	08016a64 	.word	0x08016a64
 800d008:	08016b38 	.word	0x08016b38
 800d00c:	08016aa8 	.word	0x08016aa8
 800d010:	08016b58 	.word	0x08016b58
 800d014:	24007d4c 	.word	0x24007d4c
 800d018:	24007d54 	.word	0x24007d54
 800d01c:	24007d8c 	.word	0x24007d8c
 800d020:	24007d44 	.word	0x24007d44
 800d024:	24007d48 	.word	0x24007d48

0800d028 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b084      	sub	sp, #16
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d106      	bne.n	800d044 <tcp_close_shutdown_fin+0x1c>
 800d036:	4b2e      	ldr	r3, [pc, #184]	@ (800d0f0 <tcp_close_shutdown_fin+0xc8>)
 800d038:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800d03c:	492d      	ldr	r1, [pc, #180]	@ (800d0f4 <tcp_close_shutdown_fin+0xcc>)
 800d03e:	482e      	ldr	r0, [pc, #184]	@ (800d0f8 <tcp_close_shutdown_fin+0xd0>)
 800d040:	f007 ffd8 	bl	8014ff4 <iprintf>

  switch (pcb->state) {
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	7d1b      	ldrb	r3, [r3, #20]
 800d048:	2b07      	cmp	r3, #7
 800d04a:	d020      	beq.n	800d08e <tcp_close_shutdown_fin+0x66>
 800d04c:	2b07      	cmp	r3, #7
 800d04e:	dc2b      	bgt.n	800d0a8 <tcp_close_shutdown_fin+0x80>
 800d050:	2b03      	cmp	r3, #3
 800d052:	d002      	beq.n	800d05a <tcp_close_shutdown_fin+0x32>
 800d054:	2b04      	cmp	r3, #4
 800d056:	d00d      	beq.n	800d074 <tcp_close_shutdown_fin+0x4c>
 800d058:	e026      	b.n	800d0a8 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f003 feec 	bl	8010e38 <tcp_send_fin>
 800d060:	4603      	mov	r3, r0
 800d062:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d064:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d11f      	bne.n	800d0ac <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2205      	movs	r2, #5
 800d070:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d072:	e01b      	b.n	800d0ac <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f003 fedf 	bl	8010e38 <tcp_send_fin>
 800d07a:	4603      	mov	r3, r0
 800d07c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d07e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d114      	bne.n	800d0b0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	2205      	movs	r2, #5
 800d08a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d08c:	e010      	b.n	800d0b0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800d08e:	6878      	ldr	r0, [r7, #4]
 800d090:	f003 fed2 	bl	8010e38 <tcp_send_fin>
 800d094:	4603      	mov	r3, r0
 800d096:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d109      	bne.n	800d0b4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2209      	movs	r2, #9
 800d0a4:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d0a6:	e005      	b.n	800d0b4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	e01c      	b.n	800d0e6 <tcp_close_shutdown_fin+0xbe>
      break;
 800d0ac:	bf00      	nop
 800d0ae:	e002      	b.n	800d0b6 <tcp_close_shutdown_fin+0x8e>
      break;
 800d0b0:	bf00      	nop
 800d0b2:	e000      	b.n	800d0b6 <tcp_close_shutdown_fin+0x8e>
      break;
 800d0b4:	bf00      	nop
  }

  if (err == ERR_OK) {
 800d0b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d103      	bne.n	800d0c6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800d0be:	6878      	ldr	r0, [r7, #4]
 800d0c0:	f003 fff8 	bl	80110b4 <tcp_output>
 800d0c4:	e00d      	b.n	800d0e2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800d0c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d0ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0ce:	d108      	bne.n	800d0e2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	8b5b      	ldrh	r3, [r3, #26]
 800d0d4:	f043 0308 	orr.w	r3, r3, #8
 800d0d8:	b29a      	uxth	r2, r3
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800d0de:	2300      	movs	r3, #0
 800d0e0:	e001      	b.n	800d0e6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800d0e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	3710      	adds	r7, #16
 800d0ea:	46bd      	mov	sp, r7
 800d0ec:	bd80      	pop	{r7, pc}
 800d0ee:	bf00      	nop
 800d0f0:	08016a64 	.word	0x08016a64
 800d0f4:	08016b14 	.word	0x08016b14
 800d0f8:	08016aa8 	.word	0x08016aa8

0800d0fc <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	b082      	sub	sp, #8
 800d100:	af00      	add	r7, sp, #0
 800d102:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800d104:	f7f9 fe7c 	bl	8006e00 <sys_check_core_locking>

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d109      	bne.n	800d122 <tcp_close+0x26>
 800d10e:	4b0f      	ldr	r3, [pc, #60]	@ (800d14c <tcp_close+0x50>)
 800d110:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800d114:	490e      	ldr	r1, [pc, #56]	@ (800d150 <tcp_close+0x54>)
 800d116:	480f      	ldr	r0, [pc, #60]	@ (800d154 <tcp_close+0x58>)
 800d118:	f007 ff6c 	bl	8014ff4 <iprintf>
 800d11c:	f06f 030f 	mvn.w	r3, #15
 800d120:	e00f      	b.n	800d142 <tcp_close+0x46>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	7d1b      	ldrb	r3, [r3, #20]
 800d126:	2b01      	cmp	r3, #1
 800d128:	d006      	beq.n	800d138 <tcp_close+0x3c>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	8b5b      	ldrh	r3, [r3, #26]
 800d12e:	f043 0310 	orr.w	r3, r3, #16
 800d132:	b29a      	uxth	r2, r3
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800d138:	2101      	movs	r1, #1
 800d13a:	6878      	ldr	r0, [r7, #4]
 800d13c:	f7ff fe92 	bl	800ce64 <tcp_close_shutdown>
 800d140:	4603      	mov	r3, r0
}
 800d142:	4618      	mov	r0, r3
 800d144:	3708      	adds	r7, #8
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}
 800d14a:	bf00      	nop
 800d14c:	08016a64 	.word	0x08016a64
 800d150:	08016b74 	.word	0x08016b74
 800d154:	08016aa8 	.word	0x08016aa8

0800d158 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b08e      	sub	sp, #56	@ 0x38
 800d15c:	af04      	add	r7, sp, #16
 800d15e:	6078      	str	r0, [r7, #4]
 800d160:	6039      	str	r1, [r7, #0]
#if LWIP_CALLBACK_API
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();
 800d162:	f7f9 fe4d 	bl	8006e00 <sys_check_core_locking>

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d107      	bne.n	800d17c <tcp_abandon+0x24>
 800d16c:	4b52      	ldr	r3, [pc, #328]	@ (800d2b8 <tcp_abandon+0x160>)
 800d16e:	f240 223d 	movw	r2, #573	@ 0x23d
 800d172:	4952      	ldr	r1, [pc, #328]	@ (800d2bc <tcp_abandon+0x164>)
 800d174:	4852      	ldr	r0, [pc, #328]	@ (800d2c0 <tcp_abandon+0x168>)
 800d176:	f007 ff3d 	bl	8014ff4 <iprintf>
 800d17a:	e099      	b.n	800d2b0 <tcp_abandon+0x158>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	7d1b      	ldrb	r3, [r3, #20]
 800d180:	2b01      	cmp	r3, #1
 800d182:	d106      	bne.n	800d192 <tcp_abandon+0x3a>
 800d184:	4b4c      	ldr	r3, [pc, #304]	@ (800d2b8 <tcp_abandon+0x160>)
 800d186:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800d18a:	494e      	ldr	r1, [pc, #312]	@ (800d2c4 <tcp_abandon+0x16c>)
 800d18c:	484c      	ldr	r0, [pc, #304]	@ (800d2c0 <tcp_abandon+0x168>)
 800d18e:	f007 ff31 	bl	8014ff4 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	7d1b      	ldrb	r3, [r3, #20]
 800d196:	2b0a      	cmp	r3, #10
 800d198:	d107      	bne.n	800d1aa <tcp_abandon+0x52>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800d19a:	6879      	ldr	r1, [r7, #4]
 800d19c:	484a      	ldr	r0, [pc, #296]	@ (800d2c8 <tcp_abandon+0x170>)
 800d19e:	f000 ffc9 	bl	800e134 <tcp_pcb_remove>
    tcp_free(pcb);
 800d1a2:	6878      	ldr	r0, [r7, #4]
 800d1a4:	f7ff fdac 	bl	800cd00 <tcp_free>
 800d1a8:	e082      	b.n	800d2b0 <tcp_abandon+0x158>
  } else {
    int send_rst = 0;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1b6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1bc:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1c4:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	691b      	ldr	r3, [r3, #16]
 800d1ca:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	7d1b      	ldrb	r3, [r3, #20]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d126      	bne.n	800d222 <tcp_abandon+0xca>
      if (pcb->local_port != 0) {
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	8adb      	ldrh	r3, [r3, #22]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d02e      	beq.n	800d23a <tcp_abandon+0xe2>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d1dc:	4b3b      	ldr	r3, [pc, #236]	@ (800d2cc <tcp_abandon+0x174>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	687a      	ldr	r2, [r7, #4]
 800d1e2:	429a      	cmp	r2, r3
 800d1e4:	d105      	bne.n	800d1f2 <tcp_abandon+0x9a>
 800d1e6:	4b39      	ldr	r3, [pc, #228]	@ (800d2cc <tcp_abandon+0x174>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	68db      	ldr	r3, [r3, #12]
 800d1ec:	4a37      	ldr	r2, [pc, #220]	@ (800d2cc <tcp_abandon+0x174>)
 800d1ee:	6013      	str	r3, [r2, #0]
 800d1f0:	e013      	b.n	800d21a <tcp_abandon+0xc2>
 800d1f2:	4b36      	ldr	r3, [pc, #216]	@ (800d2cc <tcp_abandon+0x174>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	61fb      	str	r3, [r7, #28]
 800d1f8:	e00c      	b.n	800d214 <tcp_abandon+0xbc>
 800d1fa:	69fb      	ldr	r3, [r7, #28]
 800d1fc:	68db      	ldr	r3, [r3, #12]
 800d1fe:	687a      	ldr	r2, [r7, #4]
 800d200:	429a      	cmp	r2, r3
 800d202:	d104      	bne.n	800d20e <tcp_abandon+0xb6>
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	68da      	ldr	r2, [r3, #12]
 800d208:	69fb      	ldr	r3, [r7, #28]
 800d20a:	60da      	str	r2, [r3, #12]
 800d20c:	e005      	b.n	800d21a <tcp_abandon+0xc2>
 800d20e:	69fb      	ldr	r3, [r7, #28]
 800d210:	68db      	ldr	r3, [r3, #12]
 800d212:	61fb      	str	r3, [r7, #28]
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d1ef      	bne.n	800d1fa <tcp_abandon+0xa2>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	2200      	movs	r2, #0
 800d21e:	60da      	str	r2, [r3, #12]
 800d220:	e00b      	b.n	800d23a <tcp_abandon+0xe2>
      }
    } else {
      send_rst = reset;
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	8adb      	ldrh	r3, [r3, #22]
 800d22a:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d22c:	6879      	ldr	r1, [r7, #4]
 800d22e:	4828      	ldr	r0, [pc, #160]	@ (800d2d0 <tcp_abandon+0x178>)
 800d230:	f000 ff80 	bl	800e134 <tcp_pcb_remove>
 800d234:	4b27      	ldr	r3, [pc, #156]	@ (800d2d4 <tcp_abandon+0x17c>)
 800d236:	2201      	movs	r2, #1
 800d238:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d004      	beq.n	800d24c <tcp_abandon+0xf4>
      tcp_segs_free(pcb->unacked);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d246:	4618      	mov	r0, r3
 800d248:	f000 fd20 	bl	800dc8c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d250:	2b00      	cmp	r3, #0
 800d252:	d004      	beq.n	800d25e <tcp_abandon+0x106>
      tcp_segs_free(pcb->unsent);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d258:	4618      	mov	r0, r3
 800d25a:	f000 fd17 	bl	800dc8c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d262:	2b00      	cmp	r3, #0
 800d264:	d004      	beq.n	800d270 <tcp_abandon+0x118>
      tcp_segs_free(pcb->ooseq);
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d26a:	4618      	mov	r0, r3
 800d26c:	f000 fd0e 	bl	800dc8c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800d270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d272:	2b00      	cmp	r3, #0
 800d274:	d00e      	beq.n	800d294 <tcp_abandon+0x13c>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800d276:	6879      	ldr	r1, [r7, #4]
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	3304      	adds	r3, #4
 800d27c:	687a      	ldr	r2, [r7, #4]
 800d27e:	8b12      	ldrh	r2, [r2, #24]
 800d280:	9202      	str	r2, [sp, #8]
 800d282:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d284:	9201      	str	r2, [sp, #4]
 800d286:	9300      	str	r3, [sp, #0]
 800d288:	460b      	mov	r3, r1
 800d28a:	697a      	ldr	r2, [r7, #20]
 800d28c:	69b9      	ldr	r1, [r7, #24]
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f004 fcc6 	bl	8011c20 <tcp_rst>
    }
    last_state = pcb->state;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	7d1b      	ldrb	r3, [r3, #20]
 800d298:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	f7ff fd30 	bl	800cd00 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800d2a0:	693b      	ldr	r3, [r7, #16]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d004      	beq.n	800d2b0 <tcp_abandon+0x158>
 800d2a6:	693b      	ldr	r3, [r7, #16]
 800d2a8:	f06f 010c 	mvn.w	r1, #12
 800d2ac:	68f8      	ldr	r0, [r7, #12]
 800d2ae:	4798      	blx	r3
  }
}
 800d2b0:	3728      	adds	r7, #40	@ 0x28
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}
 800d2b6:	bf00      	nop
 800d2b8:	08016a64 	.word	0x08016a64
 800d2bc:	08016ba8 	.word	0x08016ba8
 800d2c0:	08016aa8 	.word	0x08016aa8
 800d2c4:	08016bc4 	.word	0x08016bc4
 800d2c8:	24007d50 	.word	0x24007d50
 800d2cc:	24007d44 	.word	0x24007d44
 800d2d0:	24007d4c 	.word	0x24007d4c
 800d2d4:	24007d54 	.word	0x24007d54

0800d2d8 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b082      	sub	sp, #8
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800d2e0:	2101      	movs	r1, #1
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f7ff ff38 	bl	800d158 <tcp_abandon>
}
 800d2e8:	bf00      	nop
 800d2ea:	3708      	adds	r7, #8
 800d2ec:	46bd      	mov	sp, r7
 800d2ee:	bd80      	pop	{r7, pc}

0800d2f0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b084      	sub	sp, #16
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d106      	bne.n	800d30c <tcp_update_rcv_ann_wnd+0x1c>
 800d2fe:	4b25      	ldr	r3, [pc, #148]	@ (800d394 <tcp_update_rcv_ann_wnd+0xa4>)
 800d300:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800d304:	4924      	ldr	r1, [pc, #144]	@ (800d398 <tcp_update_rcv_ann_wnd+0xa8>)
 800d306:	4825      	ldr	r0, [pc, #148]	@ (800d39c <tcp_update_rcv_ann_wnd+0xac>)
 800d308:	f007 fe74 	bl	8014ff4 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d310:	687a      	ldr	r2, [r7, #4]
 800d312:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800d314:	4413      	add	r3, r2
 800d316:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d31c:	687a      	ldr	r2, [r7, #4]
 800d31e:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800d320:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800d324:	bf28      	it	cs
 800d326:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800d32a:	b292      	uxth	r2, r2
 800d32c:	4413      	add	r3, r2
 800d32e:	68fa      	ldr	r2, [r7, #12]
 800d330:	1ad3      	subs	r3, r2, r3
 800d332:	2b00      	cmp	r3, #0
 800d334:	db08      	blt.n	800d348 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d342:	68fa      	ldr	r2, [r7, #12]
 800d344:	1ad3      	subs	r3, r2, r3
 800d346:	e020      	b.n	800d38a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d350:	1ad3      	subs	r3, r2, r3
 800d352:	2b00      	cmp	r3, #0
 800d354:	dd03      	ble.n	800d35e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	2200      	movs	r2, #0
 800d35a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800d35c:	e014      	b.n	800d388 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d366:	1ad3      	subs	r3, r2, r3
 800d368:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d370:	d306      	bcc.n	800d380 <tcp_update_rcv_ann_wnd+0x90>
 800d372:	4b08      	ldr	r3, [pc, #32]	@ (800d394 <tcp_update_rcv_ann_wnd+0xa4>)
 800d374:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800d378:	4909      	ldr	r1, [pc, #36]	@ (800d3a0 <tcp_update_rcv_ann_wnd+0xb0>)
 800d37a:	4808      	ldr	r0, [pc, #32]	@ (800d39c <tcp_update_rcv_ann_wnd+0xac>)
 800d37c:	f007 fe3a 	bl	8014ff4 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	b29a      	uxth	r2, r3
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800d388:	2300      	movs	r3, #0
  }
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	3710      	adds	r7, #16
 800d38e:	46bd      	mov	sp, r7
 800d390:	bd80      	pop	{r7, pc}
 800d392:	bf00      	nop
 800d394:	08016a64 	.word	0x08016a64
 800d398:	08016cc0 	.word	0x08016cc0
 800d39c:	08016aa8 	.word	0x08016aa8
 800d3a0:	08016ce4 	.word	0x08016ce4

0800d3a4 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b084      	sub	sp, #16
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();
 800d3b0:	f7f9 fd26 	bl	8006e00 <sys_check_core_locking>

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d107      	bne.n	800d3ca <tcp_recved+0x26>
 800d3ba:	4b1f      	ldr	r3, [pc, #124]	@ (800d438 <tcp_recved+0x94>)
 800d3bc:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800d3c0:	491e      	ldr	r1, [pc, #120]	@ (800d43c <tcp_recved+0x98>)
 800d3c2:	481f      	ldr	r0, [pc, #124]	@ (800d440 <tcp_recved+0x9c>)
 800d3c4:	f007 fe16 	bl	8014ff4 <iprintf>
 800d3c8:	e032      	b.n	800d430 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	7d1b      	ldrb	r3, [r3, #20]
 800d3ce:	2b01      	cmp	r3, #1
 800d3d0:	d106      	bne.n	800d3e0 <tcp_recved+0x3c>
 800d3d2:	4b19      	ldr	r3, [pc, #100]	@ (800d438 <tcp_recved+0x94>)
 800d3d4:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800d3d8:	491a      	ldr	r1, [pc, #104]	@ (800d444 <tcp_recved+0xa0>)
 800d3da:	4819      	ldr	r0, [pc, #100]	@ (800d440 <tcp_recved+0x9c>)
 800d3dc:	f007 fe0a 	bl	8014ff4 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d3e4:	887b      	ldrh	r3, [r7, #2]
 800d3e6:	4413      	add	r3, r2
 800d3e8:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800d3ea:	89fb      	ldrh	r3, [r7, #14]
 800d3ec:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d3f0:	d804      	bhi.n	800d3fc <tcp_recved+0x58>
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d3f6:	89fa      	ldrh	r2, [r7, #14]
 800d3f8:	429a      	cmp	r2, r3
 800d3fa:	d204      	bcs.n	800d406 <tcp_recved+0x62>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800d402:	851a      	strh	r2, [r3, #40]	@ 0x28
 800d404:	e002      	b.n	800d40c <tcp_recved+0x68>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	89fa      	ldrh	r2, [r7, #14]
 800d40a:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f7ff ff6f 	bl	800d2f0 <tcp_update_rcv_ann_wnd>
 800d412:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800d41a:	d309      	bcc.n	800d430 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	8b5b      	ldrh	r3, [r3, #26]
 800d420:	f043 0302 	orr.w	r3, r3, #2
 800d424:	b29a      	uxth	r2, r3
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800d42a:	6878      	ldr	r0, [r7, #4]
 800d42c:	f003 fe42 	bl	80110b4 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800d430:	3710      	adds	r7, #16
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}
 800d436:	bf00      	nop
 800d438:	08016a64 	.word	0x08016a64
 800d43c:	08016d00 	.word	0x08016d00
 800d440:	08016aa8 	.word	0x08016aa8
 800d444:	08016d18 	.word	0x08016d18

0800d448 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800d448:	b5b0      	push	{r4, r5, r7, lr}
 800d44a:	b090      	sub	sp, #64	@ 0x40
 800d44c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800d44e:	2300      	movs	r3, #0
 800d450:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800d454:	4b95      	ldr	r3, [pc, #596]	@ (800d6ac <tcp_slowtmr+0x264>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	3301      	adds	r3, #1
 800d45a:	4a94      	ldr	r2, [pc, #592]	@ (800d6ac <tcp_slowtmr+0x264>)
 800d45c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800d45e:	4b94      	ldr	r3, [pc, #592]	@ (800d6b0 <tcp_slowtmr+0x268>)
 800d460:	781b      	ldrb	r3, [r3, #0]
 800d462:	3301      	adds	r3, #1
 800d464:	b2da      	uxtb	r2, r3
 800d466:	4b92      	ldr	r3, [pc, #584]	@ (800d6b0 <tcp_slowtmr+0x268>)
 800d468:	701a      	strb	r2, [r3, #0]
 800d46a:	e000      	b.n	800d46e <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800d46c:	bf00      	nop
  prev = NULL;
 800d46e:	2300      	movs	r3, #0
 800d470:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800d472:	4b90      	ldr	r3, [pc, #576]	@ (800d6b4 <tcp_slowtmr+0x26c>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d478:	e29d      	b.n	800d9b6 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d47a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d47c:	7d1b      	ldrb	r3, [r3, #20]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d106      	bne.n	800d490 <tcp_slowtmr+0x48>
 800d482:	4b8d      	ldr	r3, [pc, #564]	@ (800d6b8 <tcp_slowtmr+0x270>)
 800d484:	f240 42be 	movw	r2, #1214	@ 0x4be
 800d488:	498c      	ldr	r1, [pc, #560]	@ (800d6bc <tcp_slowtmr+0x274>)
 800d48a:	488d      	ldr	r0, [pc, #564]	@ (800d6c0 <tcp_slowtmr+0x278>)
 800d48c:	f007 fdb2 	bl	8014ff4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800d490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d492:	7d1b      	ldrb	r3, [r3, #20]
 800d494:	2b01      	cmp	r3, #1
 800d496:	d106      	bne.n	800d4a6 <tcp_slowtmr+0x5e>
 800d498:	4b87      	ldr	r3, [pc, #540]	@ (800d6b8 <tcp_slowtmr+0x270>)
 800d49a:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800d49e:	4989      	ldr	r1, [pc, #548]	@ (800d6c4 <tcp_slowtmr+0x27c>)
 800d4a0:	4887      	ldr	r0, [pc, #540]	@ (800d6c0 <tcp_slowtmr+0x278>)
 800d4a2:	f007 fda7 	bl	8014ff4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800d4a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4a8:	7d1b      	ldrb	r3, [r3, #20]
 800d4aa:	2b0a      	cmp	r3, #10
 800d4ac:	d106      	bne.n	800d4bc <tcp_slowtmr+0x74>
 800d4ae:	4b82      	ldr	r3, [pc, #520]	@ (800d6b8 <tcp_slowtmr+0x270>)
 800d4b0:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800d4b4:	4984      	ldr	r1, [pc, #528]	@ (800d6c8 <tcp_slowtmr+0x280>)
 800d4b6:	4882      	ldr	r0, [pc, #520]	@ (800d6c0 <tcp_slowtmr+0x278>)
 800d4b8:	f007 fd9c 	bl	8014ff4 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800d4bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4be:	7f9a      	ldrb	r2, [r3, #30]
 800d4c0:	4b7b      	ldr	r3, [pc, #492]	@ (800d6b0 <tcp_slowtmr+0x268>)
 800d4c2:	781b      	ldrb	r3, [r3, #0]
 800d4c4:	429a      	cmp	r2, r3
 800d4c6:	d105      	bne.n	800d4d4 <tcp_slowtmr+0x8c>
      prev = pcb;
 800d4c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d4cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ce:	68db      	ldr	r3, [r3, #12]
 800d4d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800d4d2:	e270      	b.n	800d9b6 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800d4d4:	4b76      	ldr	r3, [pc, #472]	@ (800d6b0 <tcp_slowtmr+0x268>)
 800d4d6:	781a      	ldrb	r2, [r3, #0]
 800d4d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4da:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800d4e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ea:	7d1b      	ldrb	r3, [r3, #20]
 800d4ec:	2b02      	cmp	r3, #2
 800d4ee:	d10a      	bne.n	800d506 <tcp_slowtmr+0xbe>
 800d4f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d4f6:	2b05      	cmp	r3, #5
 800d4f8:	d905      	bls.n	800d506 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800d4fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4fe:	3301      	adds	r3, #1
 800d500:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d504:	e11e      	b.n	800d744 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800d506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d508:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d50c:	2b0b      	cmp	r3, #11
 800d50e:	d905      	bls.n	800d51c <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800d510:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d514:	3301      	adds	r3, #1
 800d516:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d51a:	e113      	b.n	800d744 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800d51c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d51e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d522:	2b00      	cmp	r3, #0
 800d524:	d075      	beq.n	800d612 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800d526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d006      	beq.n	800d53c <tcp_slowtmr+0xf4>
 800d52e:	4b62      	ldr	r3, [pc, #392]	@ (800d6b8 <tcp_slowtmr+0x270>)
 800d530:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800d534:	4965      	ldr	r1, [pc, #404]	@ (800d6cc <tcp_slowtmr+0x284>)
 800d536:	4862      	ldr	r0, [pc, #392]	@ (800d6c0 <tcp_slowtmr+0x278>)
 800d538:	f007 fd5c 	bl	8014ff4 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800d53c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d53e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d540:	2b00      	cmp	r3, #0
 800d542:	d106      	bne.n	800d552 <tcp_slowtmr+0x10a>
 800d544:	4b5c      	ldr	r3, [pc, #368]	@ (800d6b8 <tcp_slowtmr+0x270>)
 800d546:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800d54a:	4961      	ldr	r1, [pc, #388]	@ (800d6d0 <tcp_slowtmr+0x288>)
 800d54c:	485c      	ldr	r0, [pc, #368]	@ (800d6c0 <tcp_slowtmr+0x278>)
 800d54e:	f007 fd51 	bl	8014ff4 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800d552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d554:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800d558:	2b0b      	cmp	r3, #11
 800d55a:	d905      	bls.n	800d568 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800d55c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d560:	3301      	adds	r3, #1
 800d562:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d566:	e0ed      	b.n	800d744 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800d568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d56a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d56e:	3b01      	subs	r3, #1
 800d570:	4a58      	ldr	r2, [pc, #352]	@ (800d6d4 <tcp_slowtmr+0x28c>)
 800d572:	5cd3      	ldrb	r3, [r2, r3]
 800d574:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800d576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d578:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d57c:	7c7a      	ldrb	r2, [r7, #17]
 800d57e:	429a      	cmp	r2, r3
 800d580:	d907      	bls.n	800d592 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800d582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d584:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d588:	3301      	adds	r3, #1
 800d58a:	b2da      	uxtb	r2, r3
 800d58c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d58e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800d592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d594:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d598:	7c7a      	ldrb	r2, [r7, #17]
 800d59a:	429a      	cmp	r2, r3
 800d59c:	f200 80d2 	bhi.w	800d744 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800d5a0:	2301      	movs	r3, #1
 800d5a2:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800d5a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d108      	bne.n	800d5c0 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800d5ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d5b0:	f004 fc2a 	bl	8011e08 <tcp_zero_window_probe>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d014      	beq.n	800d5e4 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	623b      	str	r3, [r7, #32]
 800d5be:	e011      	b.n	800d5e4 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800d5c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d5c6:	4619      	mov	r1, r3
 800d5c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d5ca:	f003 faed 	bl	8010ba8 <tcp_split_unsent_seg>
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d107      	bne.n	800d5e4 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800d5d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d5d6:	f003 fd6d 	bl	80110b4 <tcp_output>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d101      	bne.n	800d5e4 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800d5e4:	6a3b      	ldr	r3, [r7, #32]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	f000 80ac 	beq.w	800d744 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800d5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800d5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d5fa:	2b06      	cmp	r3, #6
 800d5fc:	f200 80a2 	bhi.w	800d744 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800d600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d602:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d606:	3301      	adds	r3, #1
 800d608:	b2da      	uxtb	r2, r3
 800d60a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d60c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800d610:	e098      	b.n	800d744 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800d612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d614:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d618:	2b00      	cmp	r3, #0
 800d61a:	db0f      	blt.n	800d63c <tcp_slowtmr+0x1f4>
 800d61c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d61e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d622:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d626:	4293      	cmp	r3, r2
 800d628:	d008      	beq.n	800d63c <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800d62a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d62c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d630:	b29b      	uxth	r3, r3
 800d632:	3301      	adds	r3, #1
 800d634:	b29b      	uxth	r3, r3
 800d636:	b21a      	sxth	r2, r3
 800d638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d63a:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800d63c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d63e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800d642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d644:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800d648:	429a      	cmp	r2, r3
 800d64a:	db7b      	blt.n	800d744 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800d64c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d64e:	f004 f827 	bl	80116a0 <tcp_rexmit_rto_prepare>
 800d652:	4603      	mov	r3, r0
 800d654:	2b00      	cmp	r3, #0
 800d656:	d007      	beq.n	800d668 <tcp_slowtmr+0x220>
 800d658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d65a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d171      	bne.n	800d744 <tcp_slowtmr+0x2fc>
 800d660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d662:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d664:	2b00      	cmp	r3, #0
 800d666:	d06d      	beq.n	800d744 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800d668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d66a:	7d1b      	ldrb	r3, [r3, #20]
 800d66c:	2b02      	cmp	r3, #2
 800d66e:	d03a      	beq.n	800d6e6 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800d670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d672:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d676:	2b0c      	cmp	r3, #12
 800d678:	bf28      	it	cs
 800d67a:	230c      	movcs	r3, #12
 800d67c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800d67e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d680:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800d684:	10db      	asrs	r3, r3, #3
 800d686:	b21b      	sxth	r3, r3
 800d688:	461a      	mov	r2, r3
 800d68a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d68c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800d690:	4413      	add	r3, r2
 800d692:	7efa      	ldrb	r2, [r7, #27]
 800d694:	4910      	ldr	r1, [pc, #64]	@ (800d6d8 <tcp_slowtmr+0x290>)
 800d696:	5c8a      	ldrb	r2, [r1, r2]
 800d698:	4093      	lsls	r3, r2
 800d69a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800d69c:	697b      	ldr	r3, [r7, #20]
 800d69e:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800d6a2:	4293      	cmp	r3, r2
 800d6a4:	dc1a      	bgt.n	800d6dc <tcp_slowtmr+0x294>
 800d6a6:	697b      	ldr	r3, [r7, #20]
 800d6a8:	b21a      	sxth	r2, r3
 800d6aa:	e019      	b.n	800d6e0 <tcp_slowtmr+0x298>
 800d6ac:	24007d40 	.word	0x24007d40
 800d6b0:	24007d56 	.word	0x24007d56
 800d6b4:	24007d4c 	.word	0x24007d4c
 800d6b8:	08016a64 	.word	0x08016a64
 800d6bc:	08016da8 	.word	0x08016da8
 800d6c0:	08016aa8 	.word	0x08016aa8
 800d6c4:	08016dd4 	.word	0x08016dd4
 800d6c8:	08016e00 	.word	0x08016e00
 800d6cc:	08016e30 	.word	0x08016e30
 800d6d0:	08016e64 	.word	0x08016e64
 800d6d4:	08018a98 	.word	0x08018a98
 800d6d8:	08018a88 	.word	0x08018a88
 800d6dc:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d6e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800d6e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800d6ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ee:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800d6f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6f4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	bf28      	it	cs
 800d6fc:	4613      	movcs	r3, r2
 800d6fe:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800d700:	8a7b      	ldrh	r3, [r7, #18]
 800d702:	085b      	lsrs	r3, r3, #1
 800d704:	b29a      	uxth	r2, r3
 800d706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d708:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800d70c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d70e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800d712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d714:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d716:	005b      	lsls	r3, r3, #1
 800d718:	b29b      	uxth	r3, r3
 800d71a:	429a      	cmp	r2, r3
 800d71c:	d206      	bcs.n	800d72c <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800d71e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d720:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d722:	005b      	lsls	r3, r3, #1
 800d724:	b29a      	uxth	r2, r3
 800d726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d728:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800d72c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d72e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800d730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d732:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800d736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d738:	2200      	movs	r2, #0
 800d73a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800d73e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d740:	f004 f81e 	bl	8011780 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800d744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d746:	7d1b      	ldrb	r3, [r3, #20]
 800d748:	2b06      	cmp	r3, #6
 800d74a:	d111      	bne.n	800d770 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800d74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d74e:	8b5b      	ldrh	r3, [r3, #26]
 800d750:	f003 0310 	and.w	r3, r3, #16
 800d754:	2b00      	cmp	r3, #0
 800d756:	d00b      	beq.n	800d770 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d758:	4b9c      	ldr	r3, [pc, #624]	@ (800d9cc <tcp_slowtmr+0x584>)
 800d75a:	681a      	ldr	r2, [r3, #0]
 800d75c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d75e:	6a1b      	ldr	r3, [r3, #32]
 800d760:	1ad3      	subs	r3, r2, r3
 800d762:	2b28      	cmp	r3, #40	@ 0x28
 800d764:	d904      	bls.n	800d770 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800d766:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d76a:	3301      	adds	r3, #1
 800d76c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d772:	7a5b      	ldrb	r3, [r3, #9]
 800d774:	f003 0308 	and.w	r3, r3, #8
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d04a      	beq.n	800d812 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800d77c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d77e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d780:	2b04      	cmp	r3, #4
 800d782:	d003      	beq.n	800d78c <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800d784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d786:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800d788:	2b07      	cmp	r3, #7
 800d78a:	d142      	bne.n	800d812 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d78c:	4b8f      	ldr	r3, [pc, #572]	@ (800d9cc <tcp_slowtmr+0x584>)
 800d78e:	681a      	ldr	r2, [r3, #0]
 800d790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d792:	6a1b      	ldr	r3, [r3, #32]
 800d794:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800d796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d798:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800d79c:	4b8c      	ldr	r3, [pc, #560]	@ (800d9d0 <tcp_slowtmr+0x588>)
 800d79e:	440b      	add	r3, r1
 800d7a0:	498c      	ldr	r1, [pc, #560]	@ (800d9d4 <tcp_slowtmr+0x58c>)
 800d7a2:	fba1 1303 	umull	r1, r3, r1, r3
 800d7a6:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d7a8:	429a      	cmp	r2, r3
 800d7aa:	d90a      	bls.n	800d7c2 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800d7ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7b0:	3301      	adds	r3, #1
 800d7b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800d7b6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d7ba:	3301      	adds	r3, #1
 800d7bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d7c0:	e027      	b.n	800d812 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d7c2:	4b82      	ldr	r3, [pc, #520]	@ (800d9cc <tcp_slowtmr+0x584>)
 800d7c4:	681a      	ldr	r2, [r3, #0]
 800d7c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7c8:	6a1b      	ldr	r3, [r3, #32]
 800d7ca:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800d7cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7ce:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800d7d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7d4:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800d7d8:	4618      	mov	r0, r3
 800d7da:	4b7f      	ldr	r3, [pc, #508]	@ (800d9d8 <tcp_slowtmr+0x590>)
 800d7dc:	fb00 f303 	mul.w	r3, r0, r3
 800d7e0:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800d7e2:	497c      	ldr	r1, [pc, #496]	@ (800d9d4 <tcp_slowtmr+0x58c>)
 800d7e4:	fba1 1303 	umull	r1, r3, r1, r3
 800d7e8:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d7ea:	429a      	cmp	r2, r3
 800d7ec:	d911      	bls.n	800d812 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800d7ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d7f0:	f004 faca 	bl	8011d88 <tcp_keepalive>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800d7fa:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d107      	bne.n	800d812 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800d802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d804:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800d808:	3301      	adds	r3, #1
 800d80a:	b2da      	uxtb	r2, r3
 800d80c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d80e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800d812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d814:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d816:	2b00      	cmp	r3, #0
 800d818:	d011      	beq.n	800d83e <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800d81a:	4b6c      	ldr	r3, [pc, #432]	@ (800d9cc <tcp_slowtmr+0x584>)
 800d81c:	681a      	ldr	r2, [r3, #0]
 800d81e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d820:	6a1b      	ldr	r3, [r3, #32]
 800d822:	1ad2      	subs	r2, r2, r3
 800d824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d826:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800d82a:	4619      	mov	r1, r3
 800d82c:	460b      	mov	r3, r1
 800d82e:	005b      	lsls	r3, r3, #1
 800d830:	440b      	add	r3, r1
 800d832:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800d834:	429a      	cmp	r2, r3
 800d836:	d302      	bcc.n	800d83e <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800d838:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d83a:	f000 fddf 	bl	800e3fc <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800d83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d840:	7d1b      	ldrb	r3, [r3, #20]
 800d842:	2b03      	cmp	r3, #3
 800d844:	d10b      	bne.n	800d85e <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d846:	4b61      	ldr	r3, [pc, #388]	@ (800d9cc <tcp_slowtmr+0x584>)
 800d848:	681a      	ldr	r2, [r3, #0]
 800d84a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d84c:	6a1b      	ldr	r3, [r3, #32]
 800d84e:	1ad3      	subs	r3, r2, r3
 800d850:	2b28      	cmp	r3, #40	@ 0x28
 800d852:	d904      	bls.n	800d85e <tcp_slowtmr+0x416>
        ++pcb_remove;
 800d854:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d858:	3301      	adds	r3, #1
 800d85a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800d85e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d860:	7d1b      	ldrb	r3, [r3, #20]
 800d862:	2b09      	cmp	r3, #9
 800d864:	d10b      	bne.n	800d87e <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d866:	4b59      	ldr	r3, [pc, #356]	@ (800d9cc <tcp_slowtmr+0x584>)
 800d868:	681a      	ldr	r2, [r3, #0]
 800d86a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d86c:	6a1b      	ldr	r3, [r3, #32]
 800d86e:	1ad3      	subs	r3, r2, r3
 800d870:	2bf0      	cmp	r3, #240	@ 0xf0
 800d872:	d904      	bls.n	800d87e <tcp_slowtmr+0x436>
        ++pcb_remove;
 800d874:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d878:	3301      	adds	r3, #1
 800d87a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800d87e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d882:	2b00      	cmp	r3, #0
 800d884:	d060      	beq.n	800d948 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800d886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d88c:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800d88e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d890:	f000 fc00 	bl	800e094 <tcp_pcb_purge>
      if (prev != NULL) {
 800d894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d896:	2b00      	cmp	r3, #0
 800d898:	d010      	beq.n	800d8bc <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d89a:	4b50      	ldr	r3, [pc, #320]	@ (800d9dc <tcp_slowtmr+0x594>)
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8a0:	429a      	cmp	r2, r3
 800d8a2:	d106      	bne.n	800d8b2 <tcp_slowtmr+0x46a>
 800d8a4:	4b4e      	ldr	r3, [pc, #312]	@ (800d9e0 <tcp_slowtmr+0x598>)
 800d8a6:	f240 526d 	movw	r2, #1389	@ 0x56d
 800d8aa:	494e      	ldr	r1, [pc, #312]	@ (800d9e4 <tcp_slowtmr+0x59c>)
 800d8ac:	484e      	ldr	r0, [pc, #312]	@ (800d9e8 <tcp_slowtmr+0x5a0>)
 800d8ae:	f007 fba1 	bl	8014ff4 <iprintf>
        prev->next = pcb->next;
 800d8b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b4:	68da      	ldr	r2, [r3, #12]
 800d8b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8b8:	60da      	str	r2, [r3, #12]
 800d8ba:	e00f      	b.n	800d8dc <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800d8bc:	4b47      	ldr	r3, [pc, #284]	@ (800d9dc <tcp_slowtmr+0x594>)
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	d006      	beq.n	800d8d4 <tcp_slowtmr+0x48c>
 800d8c6:	4b46      	ldr	r3, [pc, #280]	@ (800d9e0 <tcp_slowtmr+0x598>)
 800d8c8:	f240 5271 	movw	r2, #1393	@ 0x571
 800d8cc:	4947      	ldr	r1, [pc, #284]	@ (800d9ec <tcp_slowtmr+0x5a4>)
 800d8ce:	4846      	ldr	r0, [pc, #280]	@ (800d9e8 <tcp_slowtmr+0x5a0>)
 800d8d0:	f007 fb90 	bl	8014ff4 <iprintf>
        tcp_active_pcbs = pcb->next;
 800d8d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8d6:	68db      	ldr	r3, [r3, #12]
 800d8d8:	4a40      	ldr	r2, [pc, #256]	@ (800d9dc <tcp_slowtmr+0x594>)
 800d8da:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800d8dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d013      	beq.n	800d90c <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d8e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8e6:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d8e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ea:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800d8ec:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800d8ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f0:	3304      	adds	r3, #4
 800d8f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8f4:	8ad2      	ldrh	r2, [r2, #22]
 800d8f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d8f8:	8b09      	ldrh	r1, [r1, #24]
 800d8fa:	9102      	str	r1, [sp, #8]
 800d8fc:	9201      	str	r2, [sp, #4]
 800d8fe:	9300      	str	r3, [sp, #0]
 800d900:	462b      	mov	r3, r5
 800d902:	4622      	mov	r2, r4
 800d904:	4601      	mov	r1, r0
 800d906:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d908:	f004 f98a 	bl	8011c20 <tcp_rst>
      err_arg = pcb->callback_arg;
 800d90c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d90e:	691b      	ldr	r3, [r3, #16]
 800d910:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800d912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d914:	7d1b      	ldrb	r3, [r3, #20]
 800d916:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800d918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d91a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800d91c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d91e:	68db      	ldr	r3, [r3, #12]
 800d920:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800d922:	6838      	ldr	r0, [r7, #0]
 800d924:	f7ff f9ec 	bl	800cd00 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800d928:	4b31      	ldr	r3, [pc, #196]	@ (800d9f0 <tcp_slowtmr+0x5a8>)
 800d92a:	2200      	movs	r2, #0
 800d92c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d004      	beq.n	800d93e <tcp_slowtmr+0x4f6>
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	f06f 010c 	mvn.w	r1, #12
 800d93a:	68b8      	ldr	r0, [r7, #8]
 800d93c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800d93e:	4b2c      	ldr	r3, [pc, #176]	@ (800d9f0 <tcp_slowtmr+0x5a8>)
 800d940:	781b      	ldrb	r3, [r3, #0]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d037      	beq.n	800d9b6 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800d946:	e592      	b.n	800d46e <tcp_slowtmr+0x26>
      prev = pcb;
 800d948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d94a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d94c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d94e:	68db      	ldr	r3, [r3, #12]
 800d950:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800d952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d954:	7f1b      	ldrb	r3, [r3, #28]
 800d956:	3301      	adds	r3, #1
 800d958:	b2da      	uxtb	r2, r3
 800d95a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d95c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800d95e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d960:	7f1a      	ldrb	r2, [r3, #28]
 800d962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d964:	7f5b      	ldrb	r3, [r3, #29]
 800d966:	429a      	cmp	r2, r3
 800d968:	d325      	bcc.n	800d9b6 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800d96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96c:	2200      	movs	r2, #0
 800d96e:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800d970:	4b1f      	ldr	r3, [pc, #124]	@ (800d9f0 <tcp_slowtmr+0x5a8>)
 800d972:	2200      	movs	r2, #0
 800d974:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800d976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d00b      	beq.n	800d998 <tcp_slowtmr+0x550>
 800d980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d982:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d986:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d988:	6912      	ldr	r2, [r2, #16]
 800d98a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d98c:	4610      	mov	r0, r2
 800d98e:	4798      	blx	r3
 800d990:	4603      	mov	r3, r0
 800d992:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800d996:	e002      	b.n	800d99e <tcp_slowtmr+0x556>
 800d998:	2300      	movs	r3, #0
 800d99a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800d99e:	4b14      	ldr	r3, [pc, #80]	@ (800d9f0 <tcp_slowtmr+0x5a8>)
 800d9a0:	781b      	ldrb	r3, [r3, #0]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	f47f ad62 	bne.w	800d46c <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800d9a8:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d102      	bne.n	800d9b6 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800d9b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d9b2:	f003 fb7f 	bl	80110b4 <tcp_output>
  while (pcb != NULL) {
 800d9b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	f47f ad5e 	bne.w	800d47a <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800d9be:	2300      	movs	r3, #0
 800d9c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800d9c2:	4b0c      	ldr	r3, [pc, #48]	@ (800d9f4 <tcp_slowtmr+0x5ac>)
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d9c8:	e069      	b.n	800da9e <tcp_slowtmr+0x656>
 800d9ca:	bf00      	nop
 800d9cc:	24007d40 	.word	0x24007d40
 800d9d0:	000a4cb8 	.word	0x000a4cb8
 800d9d4:	10624dd3 	.word	0x10624dd3
 800d9d8:	000124f8 	.word	0x000124f8
 800d9dc:	24007d4c 	.word	0x24007d4c
 800d9e0:	08016a64 	.word	0x08016a64
 800d9e4:	08016e9c 	.word	0x08016e9c
 800d9e8:	08016aa8 	.word	0x08016aa8
 800d9ec:	08016ec8 	.word	0x08016ec8
 800d9f0:	24007d54 	.word	0x24007d54
 800d9f4:	24007d50 	.word	0x24007d50
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9fa:	7d1b      	ldrb	r3, [r3, #20]
 800d9fc:	2b0a      	cmp	r3, #10
 800d9fe:	d006      	beq.n	800da0e <tcp_slowtmr+0x5c6>
 800da00:	4b2b      	ldr	r3, [pc, #172]	@ (800dab0 <tcp_slowtmr+0x668>)
 800da02:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800da06:	492b      	ldr	r1, [pc, #172]	@ (800dab4 <tcp_slowtmr+0x66c>)
 800da08:	482b      	ldr	r0, [pc, #172]	@ (800dab8 <tcp_slowtmr+0x670>)
 800da0a:	f007 faf3 	bl	8014ff4 <iprintf>
    pcb_remove = 0;
 800da0e:	2300      	movs	r3, #0
 800da10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800da14:	4b29      	ldr	r3, [pc, #164]	@ (800dabc <tcp_slowtmr+0x674>)
 800da16:	681a      	ldr	r2, [r3, #0]
 800da18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da1a:	6a1b      	ldr	r3, [r3, #32]
 800da1c:	1ad3      	subs	r3, r2, r3
 800da1e:	2bf0      	cmp	r3, #240	@ 0xf0
 800da20:	d904      	bls.n	800da2c <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800da22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da26:	3301      	adds	r3, #1
 800da28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800da2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da30:	2b00      	cmp	r3, #0
 800da32:	d02f      	beq.n	800da94 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800da34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800da36:	f000 fb2d 	bl	800e094 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800da3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d010      	beq.n	800da62 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800da40:	4b1f      	ldr	r3, [pc, #124]	@ (800dac0 <tcp_slowtmr+0x678>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da46:	429a      	cmp	r2, r3
 800da48:	d106      	bne.n	800da58 <tcp_slowtmr+0x610>
 800da4a:	4b19      	ldr	r3, [pc, #100]	@ (800dab0 <tcp_slowtmr+0x668>)
 800da4c:	f240 52af 	movw	r2, #1455	@ 0x5af
 800da50:	491c      	ldr	r1, [pc, #112]	@ (800dac4 <tcp_slowtmr+0x67c>)
 800da52:	4819      	ldr	r0, [pc, #100]	@ (800dab8 <tcp_slowtmr+0x670>)
 800da54:	f007 face 	bl	8014ff4 <iprintf>
        prev->next = pcb->next;
 800da58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da5a:	68da      	ldr	r2, [r3, #12]
 800da5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da5e:	60da      	str	r2, [r3, #12]
 800da60:	e00f      	b.n	800da82 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800da62:	4b17      	ldr	r3, [pc, #92]	@ (800dac0 <tcp_slowtmr+0x678>)
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da68:	429a      	cmp	r2, r3
 800da6a:	d006      	beq.n	800da7a <tcp_slowtmr+0x632>
 800da6c:	4b10      	ldr	r3, [pc, #64]	@ (800dab0 <tcp_slowtmr+0x668>)
 800da6e:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800da72:	4915      	ldr	r1, [pc, #84]	@ (800dac8 <tcp_slowtmr+0x680>)
 800da74:	4810      	ldr	r0, [pc, #64]	@ (800dab8 <tcp_slowtmr+0x670>)
 800da76:	f007 fabd 	bl	8014ff4 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800da7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da7c:	68db      	ldr	r3, [r3, #12]
 800da7e:	4a10      	ldr	r2, [pc, #64]	@ (800dac0 <tcp_slowtmr+0x678>)
 800da80:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800da82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da84:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800da86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da88:	68db      	ldr	r3, [r3, #12]
 800da8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800da8c:	69f8      	ldr	r0, [r7, #28]
 800da8e:	f7ff f937 	bl	800cd00 <tcp_free>
 800da92:	e004      	b.n	800da9e <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800da94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da96:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800da98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da9a:	68db      	ldr	r3, [r3, #12]
 800da9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800da9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d1a9      	bne.n	800d9f8 <tcp_slowtmr+0x5b0>
    }
  }
}
 800daa4:	bf00      	nop
 800daa6:	bf00      	nop
 800daa8:	3730      	adds	r7, #48	@ 0x30
 800daaa:	46bd      	mov	sp, r7
 800daac:	bdb0      	pop	{r4, r5, r7, pc}
 800daae:	bf00      	nop
 800dab0:	08016a64 	.word	0x08016a64
 800dab4:	08016ef4 	.word	0x08016ef4
 800dab8:	08016aa8 	.word	0x08016aa8
 800dabc:	24007d40 	.word	0x24007d40
 800dac0:	24007d50 	.word	0x24007d50
 800dac4:	08016f24 	.word	0x08016f24
 800dac8:	08016f4c 	.word	0x08016f4c

0800dacc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b082      	sub	sp, #8
 800dad0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800dad2:	4b2d      	ldr	r3, [pc, #180]	@ (800db88 <tcp_fasttmr+0xbc>)
 800dad4:	781b      	ldrb	r3, [r3, #0]
 800dad6:	3301      	adds	r3, #1
 800dad8:	b2da      	uxtb	r2, r3
 800dada:	4b2b      	ldr	r3, [pc, #172]	@ (800db88 <tcp_fasttmr+0xbc>)
 800dadc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800dade:	4b2b      	ldr	r3, [pc, #172]	@ (800db8c <tcp_fasttmr+0xc0>)
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800dae4:	e048      	b.n	800db78 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	7f9a      	ldrb	r2, [r3, #30]
 800daea:	4b27      	ldr	r3, [pc, #156]	@ (800db88 <tcp_fasttmr+0xbc>)
 800daec:	781b      	ldrb	r3, [r3, #0]
 800daee:	429a      	cmp	r2, r3
 800daf0:	d03f      	beq.n	800db72 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800daf2:	4b25      	ldr	r3, [pc, #148]	@ (800db88 <tcp_fasttmr+0xbc>)
 800daf4:	781a      	ldrb	r2, [r3, #0]
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	8b5b      	ldrh	r3, [r3, #26]
 800dafe:	f003 0301 	and.w	r3, r3, #1
 800db02:	2b00      	cmp	r3, #0
 800db04:	d010      	beq.n	800db28 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	8b5b      	ldrh	r3, [r3, #26]
 800db0a:	f043 0302 	orr.w	r3, r3, #2
 800db0e:	b29a      	uxth	r2, r3
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800db14:	6878      	ldr	r0, [r7, #4]
 800db16:	f003 facd 	bl	80110b4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	8b5b      	ldrh	r3, [r3, #26]
 800db1e:	f023 0303 	bic.w	r3, r3, #3
 800db22:	b29a      	uxth	r2, r3
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	8b5b      	ldrh	r3, [r3, #26]
 800db2c:	f003 0308 	and.w	r3, r3, #8
 800db30:	2b00      	cmp	r3, #0
 800db32:	d009      	beq.n	800db48 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	8b5b      	ldrh	r3, [r3, #26]
 800db38:	f023 0308 	bic.w	r3, r3, #8
 800db3c:	b29a      	uxth	r2, r3
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800db42:	6878      	ldr	r0, [r7, #4]
 800db44:	f7ff fa70 	bl	800d028 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	68db      	ldr	r3, [r3, #12]
 800db4c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800db52:	2b00      	cmp	r3, #0
 800db54:	d00a      	beq.n	800db6c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800db56:	4b0e      	ldr	r3, [pc, #56]	@ (800db90 <tcp_fasttmr+0xc4>)
 800db58:	2200      	movs	r2, #0
 800db5a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800db5c:	6878      	ldr	r0, [r7, #4]
 800db5e:	f000 f819 	bl	800db94 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800db62:	4b0b      	ldr	r3, [pc, #44]	@ (800db90 <tcp_fasttmr+0xc4>)
 800db64:	781b      	ldrb	r3, [r3, #0]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d000      	beq.n	800db6c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800db6a:	e7b8      	b.n	800dade <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	607b      	str	r3, [r7, #4]
 800db70:	e002      	b.n	800db78 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	68db      	ldr	r3, [r3, #12]
 800db76:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d1b3      	bne.n	800dae6 <tcp_fasttmr+0x1a>
    }
  }
}
 800db7e:	bf00      	nop
 800db80:	bf00      	nop
 800db82:	3708      	adds	r7, #8
 800db84:	46bd      	mov	sp, r7
 800db86:	bd80      	pop	{r7, pc}
 800db88:	24007d56 	.word	0x24007d56
 800db8c:	24007d4c 	.word	0x24007d4c
 800db90:	24007d54 	.word	0x24007d54

0800db94 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800db94:	b590      	push	{r4, r7, lr}
 800db96:	b085      	sub	sp, #20
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d109      	bne.n	800dbb6 <tcp_process_refused_data+0x22>
 800dba2:	4b37      	ldr	r3, [pc, #220]	@ (800dc80 <tcp_process_refused_data+0xec>)
 800dba4:	f240 6209 	movw	r2, #1545	@ 0x609
 800dba8:	4936      	ldr	r1, [pc, #216]	@ (800dc84 <tcp_process_refused_data+0xf0>)
 800dbaa:	4837      	ldr	r0, [pc, #220]	@ (800dc88 <tcp_process_refused_data+0xf4>)
 800dbac:	f007 fa22 	bl	8014ff4 <iprintf>
 800dbb0:	f06f 030f 	mvn.w	r3, #15
 800dbb4:	e060      	b.n	800dc78 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dbba:	7b5b      	ldrb	r3, [r3, #13]
 800dbbc:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dbc2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d00b      	beq.n	800dbec <tcp_process_refused_data+0x58>
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6918      	ldr	r0, [r3, #16]
 800dbde:	2300      	movs	r3, #0
 800dbe0:	68ba      	ldr	r2, [r7, #8]
 800dbe2:	6879      	ldr	r1, [r7, #4]
 800dbe4:	47a0      	blx	r4
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	73fb      	strb	r3, [r7, #15]
 800dbea:	e007      	b.n	800dbfc <tcp_process_refused_data+0x68>
 800dbec:	2300      	movs	r3, #0
 800dbee:	68ba      	ldr	r2, [r7, #8]
 800dbf0:	6879      	ldr	r1, [r7, #4]
 800dbf2:	2000      	movs	r0, #0
 800dbf4:	f000 f8a4 	bl	800dd40 <tcp_recv_null>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800dbfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d12a      	bne.n	800dc5a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800dc04:	7bbb      	ldrb	r3, [r7, #14]
 800dc06:	f003 0320 	and.w	r3, r3, #32
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d033      	beq.n	800dc76 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dc12:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800dc16:	d005      	beq.n	800dc24 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dc1c:	3301      	adds	r3, #1
 800dc1e:	b29a      	uxth	r2, r3
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d00b      	beq.n	800dc46 <tcp_process_refused_data+0xb2>
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	6918      	ldr	r0, [r3, #16]
 800dc38:	2300      	movs	r3, #0
 800dc3a:	2200      	movs	r2, #0
 800dc3c:	6879      	ldr	r1, [r7, #4]
 800dc3e:	47a0      	blx	r4
 800dc40:	4603      	mov	r3, r0
 800dc42:	73fb      	strb	r3, [r7, #15]
 800dc44:	e001      	b.n	800dc4a <tcp_process_refused_data+0xb6>
 800dc46:	2300      	movs	r3, #0
 800dc48:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800dc4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc4e:	f113 0f0d 	cmn.w	r3, #13
 800dc52:	d110      	bne.n	800dc76 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800dc54:	f06f 030c 	mvn.w	r3, #12
 800dc58:	e00e      	b.n	800dc78 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800dc5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc5e:	f113 0f0d 	cmn.w	r3, #13
 800dc62:	d102      	bne.n	800dc6a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800dc64:	f06f 030c 	mvn.w	r3, #12
 800dc68:	e006      	b.n	800dc78 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	68ba      	ldr	r2, [r7, #8]
 800dc6e:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800dc70:	f06f 0304 	mvn.w	r3, #4
 800dc74:	e000      	b.n	800dc78 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800dc76:	2300      	movs	r3, #0
}
 800dc78:	4618      	mov	r0, r3
 800dc7a:	3714      	adds	r7, #20
 800dc7c:	46bd      	mov	sp, r7
 800dc7e:	bd90      	pop	{r4, r7, pc}
 800dc80:	08016a64 	.word	0x08016a64
 800dc84:	08016f74 	.word	0x08016f74
 800dc88:	08016aa8 	.word	0x08016aa8

0800dc8c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b084      	sub	sp, #16
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800dc94:	e007      	b.n	800dca6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f000 f80a 	bl	800dcb6 <tcp_seg_free>
    seg = next;
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d1f4      	bne.n	800dc96 <tcp_segs_free+0xa>
  }
}
 800dcac:	bf00      	nop
 800dcae:	bf00      	nop
 800dcb0:	3710      	adds	r7, #16
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}

0800dcb6 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800dcb6:	b580      	push	{r7, lr}
 800dcb8:	b082      	sub	sp, #8
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d00c      	beq.n	800dcde <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	685b      	ldr	r3, [r3, #4]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d004      	beq.n	800dcd6 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	685b      	ldr	r3, [r3, #4]
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f7fe fd69 	bl	800c7a8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800dcd6:	6879      	ldr	r1, [r7, #4]
 800dcd8:	2003      	movs	r0, #3
 800dcda:	f7fd feb7 	bl	800ba4c <memp_free>
  }
}
 800dcde:	bf00      	nop
 800dce0:	3708      	adds	r7, #8
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd80      	pop	{r7, pc}
	...

0800dce8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b084      	sub	sp, #16
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d106      	bne.n	800dd04 <tcp_seg_copy+0x1c>
 800dcf6:	4b0f      	ldr	r3, [pc, #60]	@ (800dd34 <tcp_seg_copy+0x4c>)
 800dcf8:	f240 6282 	movw	r2, #1666	@ 0x682
 800dcfc:	490e      	ldr	r1, [pc, #56]	@ (800dd38 <tcp_seg_copy+0x50>)
 800dcfe:	480f      	ldr	r0, [pc, #60]	@ (800dd3c <tcp_seg_copy+0x54>)
 800dd00:	f007 f978 	bl	8014ff4 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800dd04:	2003      	movs	r0, #3
 800dd06:	f7fd fe2b 	bl	800b960 <memp_malloc>
 800dd0a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d101      	bne.n	800dd16 <tcp_seg_copy+0x2e>
    return NULL;
 800dd12:	2300      	movs	r3, #0
 800dd14:	e00a      	b.n	800dd2c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800dd16:	2210      	movs	r2, #16
 800dd18:	6879      	ldr	r1, [r7, #4]
 800dd1a:	68f8      	ldr	r0, [r7, #12]
 800dd1c:	f007 fa45 	bl	80151aa <memcpy>
  pbuf_ref(cseg->p);
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	685b      	ldr	r3, [r3, #4]
 800dd24:	4618      	mov	r0, r3
 800dd26:	f7fe fde5 	bl	800c8f4 <pbuf_ref>
  return cseg;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	3710      	adds	r7, #16
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bd80      	pop	{r7, pc}
 800dd34:	08016a64 	.word	0x08016a64
 800dd38:	08016fb8 	.word	0x08016fb8
 800dd3c:	08016aa8 	.word	0x08016aa8

0800dd40 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b084      	sub	sp, #16
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	60f8      	str	r0, [r7, #12]
 800dd48:	60b9      	str	r1, [r7, #8]
 800dd4a:	607a      	str	r2, [r7, #4]
 800dd4c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800dd4e:	68bb      	ldr	r3, [r7, #8]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d109      	bne.n	800dd68 <tcp_recv_null+0x28>
 800dd54:	4b12      	ldr	r3, [pc, #72]	@ (800dda0 <tcp_recv_null+0x60>)
 800dd56:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800dd5a:	4912      	ldr	r1, [pc, #72]	@ (800dda4 <tcp_recv_null+0x64>)
 800dd5c:	4812      	ldr	r0, [pc, #72]	@ (800dda8 <tcp_recv_null+0x68>)
 800dd5e:	f007 f949 	bl	8014ff4 <iprintf>
 800dd62:	f06f 030f 	mvn.w	r3, #15
 800dd66:	e016      	b.n	800dd96 <tcp_recv_null+0x56>

  if (p != NULL) {
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d009      	beq.n	800dd82 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	891b      	ldrh	r3, [r3, #8]
 800dd72:	4619      	mov	r1, r3
 800dd74:	68b8      	ldr	r0, [r7, #8]
 800dd76:	f7ff fb15 	bl	800d3a4 <tcp_recved>
    pbuf_free(p);
 800dd7a:	6878      	ldr	r0, [r7, #4]
 800dd7c:	f7fe fd14 	bl	800c7a8 <pbuf_free>
 800dd80:	e008      	b.n	800dd94 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800dd82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d104      	bne.n	800dd94 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800dd8a:	68b8      	ldr	r0, [r7, #8]
 800dd8c:	f7ff f9b6 	bl	800d0fc <tcp_close>
 800dd90:	4603      	mov	r3, r0
 800dd92:	e000      	b.n	800dd96 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800dd94:	2300      	movs	r3, #0
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	3710      	adds	r7, #16
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bd80      	pop	{r7, pc}
 800dd9e:	bf00      	nop
 800dda0:	08016a64 	.word	0x08016a64
 800dda4:	08016fd4 	.word	0x08016fd4
 800dda8:	08016aa8 	.word	0x08016aa8

0800ddac <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b086      	sub	sp, #24
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800ddb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	db01      	blt.n	800ddc2 <tcp_kill_prio+0x16>
 800ddbe:	79fb      	ldrb	r3, [r7, #7]
 800ddc0:	e000      	b.n	800ddc4 <tcp_kill_prio+0x18>
 800ddc2:	237f      	movs	r3, #127	@ 0x7f
 800ddc4:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800ddc6:	7afb      	ldrb	r3, [r7, #11]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d034      	beq.n	800de36 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800ddcc:	7afb      	ldrb	r3, [r7, #11]
 800ddce:	3b01      	subs	r3, #1
 800ddd0:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ddda:	4b19      	ldr	r3, [pc, #100]	@ (800de40 <tcp_kill_prio+0x94>)
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	617b      	str	r3, [r7, #20]
 800dde0:	e01f      	b.n	800de22 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800dde2:	697b      	ldr	r3, [r7, #20]
 800dde4:	7d5b      	ldrb	r3, [r3, #21]
 800dde6:	7afa      	ldrb	r2, [r7, #11]
 800dde8:	429a      	cmp	r2, r3
 800ddea:	d80c      	bhi.n	800de06 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ddec:	697b      	ldr	r3, [r7, #20]
 800ddee:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800ddf0:	7afa      	ldrb	r2, [r7, #11]
 800ddf2:	429a      	cmp	r2, r3
 800ddf4:	d112      	bne.n	800de1c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ddf6:	4b13      	ldr	r3, [pc, #76]	@ (800de44 <tcp_kill_prio+0x98>)
 800ddf8:	681a      	ldr	r2, [r3, #0]
 800ddfa:	697b      	ldr	r3, [r7, #20]
 800ddfc:	6a1b      	ldr	r3, [r3, #32]
 800ddfe:	1ad3      	subs	r3, r2, r3
 800de00:	68fa      	ldr	r2, [r7, #12]
 800de02:	429a      	cmp	r2, r3
 800de04:	d80a      	bhi.n	800de1c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800de06:	4b0f      	ldr	r3, [pc, #60]	@ (800de44 <tcp_kill_prio+0x98>)
 800de08:	681a      	ldr	r2, [r3, #0]
 800de0a:	697b      	ldr	r3, [r7, #20]
 800de0c:	6a1b      	ldr	r3, [r3, #32]
 800de0e:	1ad3      	subs	r3, r2, r3
 800de10:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800de12:	697b      	ldr	r3, [r7, #20]
 800de14:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	7d5b      	ldrb	r3, [r3, #21]
 800de1a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800de1c:	697b      	ldr	r3, [r7, #20]
 800de1e:	68db      	ldr	r3, [r3, #12]
 800de20:	617b      	str	r3, [r7, #20]
 800de22:	697b      	ldr	r3, [r7, #20]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d1dc      	bne.n	800dde2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800de28:	693b      	ldr	r3, [r7, #16]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d004      	beq.n	800de38 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800de2e:	6938      	ldr	r0, [r7, #16]
 800de30:	f7ff fa52 	bl	800d2d8 <tcp_abort>
 800de34:	e000      	b.n	800de38 <tcp_kill_prio+0x8c>
    return;
 800de36:	bf00      	nop
  }
}
 800de38:	3718      	adds	r7, #24
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	24007d4c 	.word	0x24007d4c
 800de44:	24007d40 	.word	0x24007d40

0800de48 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b086      	sub	sp, #24
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	4603      	mov	r3, r0
 800de50:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800de52:	79fb      	ldrb	r3, [r7, #7]
 800de54:	2b08      	cmp	r3, #8
 800de56:	d009      	beq.n	800de6c <tcp_kill_state+0x24>
 800de58:	79fb      	ldrb	r3, [r7, #7]
 800de5a:	2b09      	cmp	r3, #9
 800de5c:	d006      	beq.n	800de6c <tcp_kill_state+0x24>
 800de5e:	4b1a      	ldr	r3, [pc, #104]	@ (800dec8 <tcp_kill_state+0x80>)
 800de60:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800de64:	4919      	ldr	r1, [pc, #100]	@ (800decc <tcp_kill_state+0x84>)
 800de66:	481a      	ldr	r0, [pc, #104]	@ (800ded0 <tcp_kill_state+0x88>)
 800de68:	f007 f8c4 	bl	8014ff4 <iprintf>

  inactivity = 0;
 800de6c:	2300      	movs	r3, #0
 800de6e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800de70:	2300      	movs	r3, #0
 800de72:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800de74:	4b17      	ldr	r3, [pc, #92]	@ (800ded4 <tcp_kill_state+0x8c>)
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	617b      	str	r3, [r7, #20]
 800de7a:	e017      	b.n	800deac <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	7d1b      	ldrb	r3, [r3, #20]
 800de80:	79fa      	ldrb	r2, [r7, #7]
 800de82:	429a      	cmp	r2, r3
 800de84:	d10f      	bne.n	800dea6 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800de86:	4b14      	ldr	r3, [pc, #80]	@ (800ded8 <tcp_kill_state+0x90>)
 800de88:	681a      	ldr	r2, [r3, #0]
 800de8a:	697b      	ldr	r3, [r7, #20]
 800de8c:	6a1b      	ldr	r3, [r3, #32]
 800de8e:	1ad3      	subs	r3, r2, r3
 800de90:	68fa      	ldr	r2, [r7, #12]
 800de92:	429a      	cmp	r2, r3
 800de94:	d807      	bhi.n	800dea6 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800de96:	4b10      	ldr	r3, [pc, #64]	@ (800ded8 <tcp_kill_state+0x90>)
 800de98:	681a      	ldr	r2, [r3, #0]
 800de9a:	697b      	ldr	r3, [r7, #20]
 800de9c:	6a1b      	ldr	r3, [r3, #32]
 800de9e:	1ad3      	subs	r3, r2, r3
 800dea0:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	68db      	ldr	r3, [r3, #12]
 800deaa:	617b      	str	r3, [r7, #20]
 800deac:	697b      	ldr	r3, [r7, #20]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d1e4      	bne.n	800de7c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800deb2:	693b      	ldr	r3, [r7, #16]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d003      	beq.n	800dec0 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800deb8:	2100      	movs	r1, #0
 800deba:	6938      	ldr	r0, [r7, #16]
 800debc:	f7ff f94c 	bl	800d158 <tcp_abandon>
  }
}
 800dec0:	bf00      	nop
 800dec2:	3718      	adds	r7, #24
 800dec4:	46bd      	mov	sp, r7
 800dec6:	bd80      	pop	{r7, pc}
 800dec8:	08016a64 	.word	0x08016a64
 800decc:	08016ff0 	.word	0x08016ff0
 800ded0:	08016aa8 	.word	0x08016aa8
 800ded4:	24007d4c 	.word	0x24007d4c
 800ded8:	24007d40 	.word	0x24007d40

0800dedc <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b084      	sub	sp, #16
 800dee0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800dee2:	2300      	movs	r3, #0
 800dee4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800dee6:	2300      	movs	r3, #0
 800dee8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800deea:	4b12      	ldr	r3, [pc, #72]	@ (800df34 <tcp_kill_timewait+0x58>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	60fb      	str	r3, [r7, #12]
 800def0:	e012      	b.n	800df18 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800def2:	4b11      	ldr	r3, [pc, #68]	@ (800df38 <tcp_kill_timewait+0x5c>)
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	6a1b      	ldr	r3, [r3, #32]
 800defa:	1ad3      	subs	r3, r2, r3
 800defc:	687a      	ldr	r2, [r7, #4]
 800defe:	429a      	cmp	r2, r3
 800df00:	d807      	bhi.n	800df12 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800df02:	4b0d      	ldr	r3, [pc, #52]	@ (800df38 <tcp_kill_timewait+0x5c>)
 800df04:	681a      	ldr	r2, [r3, #0]
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	6a1b      	ldr	r3, [r3, #32]
 800df0a:	1ad3      	subs	r3, r2, r3
 800df0c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	68db      	ldr	r3, [r3, #12]
 800df16:	60fb      	str	r3, [r7, #12]
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d1e9      	bne.n	800def2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800df1e:	68bb      	ldr	r3, [r7, #8]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d002      	beq.n	800df2a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800df24:	68b8      	ldr	r0, [r7, #8]
 800df26:	f7ff f9d7 	bl	800d2d8 <tcp_abort>
  }
}
 800df2a:	bf00      	nop
 800df2c:	3710      	adds	r7, #16
 800df2e:	46bd      	mov	sp, r7
 800df30:	bd80      	pop	{r7, pc}
 800df32:	bf00      	nop
 800df34:	24007d50 	.word	0x24007d50
 800df38:	24007d40 	.word	0x24007d40

0800df3c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b082      	sub	sp, #8
 800df40:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800df42:	4b10      	ldr	r3, [pc, #64]	@ (800df84 <tcp_handle_closepend+0x48>)
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800df48:	e014      	b.n	800df74 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	68db      	ldr	r3, [r3, #12]
 800df4e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	8b5b      	ldrh	r3, [r3, #26]
 800df54:	f003 0308 	and.w	r3, r3, #8
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d009      	beq.n	800df70 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	8b5b      	ldrh	r3, [r3, #26]
 800df60:	f023 0308 	bic.w	r3, r3, #8
 800df64:	b29a      	uxth	r2, r3
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800df6a:	6878      	ldr	r0, [r7, #4]
 800df6c:	f7ff f85c 	bl	800d028 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800df70:	683b      	ldr	r3, [r7, #0]
 800df72:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d1e7      	bne.n	800df4a <tcp_handle_closepend+0xe>
  }
}
 800df7a:	bf00      	nop
 800df7c:	bf00      	nop
 800df7e:	3708      	adds	r7, #8
 800df80:	46bd      	mov	sp, r7
 800df82:	bd80      	pop	{r7, pc}
 800df84:	24007d4c 	.word	0x24007d4c

0800df88 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b084      	sub	sp, #16
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	4603      	mov	r3, r0
 800df90:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();
 800df92:	f7f8 ff35 	bl	8006e00 <sys_check_core_locking>

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800df96:	2001      	movs	r0, #1
 800df98:	f7fd fce2 	bl	800b960 <memp_malloc>
 800df9c:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d126      	bne.n	800dff2 <tcp_alloc+0x6a>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800dfa4:	f7ff ffca 	bl	800df3c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800dfa8:	f7ff ff98 	bl	800dedc <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800dfac:	2001      	movs	r0, #1
 800dfae:	f7fd fcd7 	bl	800b960 <memp_malloc>
 800dfb2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d11b      	bne.n	800dff2 <tcp_alloc+0x6a>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800dfba:	2009      	movs	r0, #9
 800dfbc:	f7ff ff44 	bl	800de48 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800dfc0:	2001      	movs	r0, #1
 800dfc2:	f7fd fccd 	bl	800b960 <memp_malloc>
 800dfc6:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d111      	bne.n	800dff2 <tcp_alloc+0x6a>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800dfce:	2008      	movs	r0, #8
 800dfd0:	f7ff ff3a 	bl	800de48 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800dfd4:	2001      	movs	r0, #1
 800dfd6:	f7fd fcc3 	bl	800b960 <memp_malloc>
 800dfda:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d107      	bne.n	800dff2 <tcp_alloc+0x6a>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800dfe2:	79fb      	ldrb	r3, [r7, #7]
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	f7ff fee1 	bl	800ddac <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800dfea:	2001      	movs	r0, #1
 800dfec:	f7fd fcb8 	bl	800b960 <memp_malloc>
 800dff0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d03f      	beq.n	800e078 <tcp_alloc+0xf0>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800dff8:	229c      	movs	r2, #156	@ 0x9c
 800dffa:	2100      	movs	r1, #0
 800dffc:	68f8      	ldr	r0, [r7, #12]
 800dffe:	f007 f85e 	bl	80150be <memset>
    pcb->prio = prio;
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	79fa      	ldrb	r2, [r7, #7]
 800e006:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e00e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800e018:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	22ff      	movs	r2, #255	@ 0xff
 800e026:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800e02e:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	2206      	movs	r2, #6
 800e034:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	2206      	movs	r2, #6
 800e03c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e044:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	2201      	movs	r2, #1
 800e04a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800e04e:	4b0d      	ldr	r3, [pc, #52]	@ (800e084 <tcp_alloc+0xfc>)
 800e050:	681a      	ldr	r2, [r3, #0]
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800e056:	4b0c      	ldr	r3, [pc, #48]	@ (800e088 <tcp_alloc+0x100>)
 800e058:	781a      	ldrb	r2, [r3, #0]
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e064:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	4a08      	ldr	r2, [pc, #32]	@ (800e08c <tcp_alloc+0x104>)
 800e06c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	4a07      	ldr	r2, [pc, #28]	@ (800e090 <tcp_alloc+0x108>)
 800e074:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800e078:	68fb      	ldr	r3, [r7, #12]
}
 800e07a:	4618      	mov	r0, r3
 800e07c:	3710      	adds	r7, #16
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}
 800e082:	bf00      	nop
 800e084:	24007d40 	.word	0x24007d40
 800e088:	24007d56 	.word	0x24007d56
 800e08c:	0800dd41 	.word	0x0800dd41
 800e090:	006ddd00 	.word	0x006ddd00

0800e094 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b082      	sub	sp, #8
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d107      	bne.n	800e0b2 <tcp_pcb_purge+0x1e>
 800e0a2:	4b21      	ldr	r3, [pc, #132]	@ (800e128 <tcp_pcb_purge+0x94>)
 800e0a4:	f640 0251 	movw	r2, #2129	@ 0x851
 800e0a8:	4920      	ldr	r1, [pc, #128]	@ (800e12c <tcp_pcb_purge+0x98>)
 800e0aa:	4821      	ldr	r0, [pc, #132]	@ (800e130 <tcp_pcb_purge+0x9c>)
 800e0ac:	f006 ffa2 	bl	8014ff4 <iprintf>
 800e0b0:	e037      	b.n	800e122 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	7d1b      	ldrb	r3, [r3, #20]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d033      	beq.n	800e122 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800e0be:	2b0a      	cmp	r3, #10
 800e0c0:	d02f      	beq.n	800e122 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800e0c6:	2b01      	cmp	r3, #1
 800e0c8:	d02b      	beq.n	800e122 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d007      	beq.n	800e0e2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	f7fe fb66 	bl	800c7a8 <pbuf_free>
      pcb->refused_data = NULL;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2200      	movs	r2, #0
 800e0e0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d002      	beq.n	800e0f0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800e0ea:	6878      	ldr	r0, [r7, #4]
 800e0ec:	f000 f986 	bl	800e3fc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e0f6:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	f7ff fdc5 	bl	800dc8c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e106:	4618      	mov	r0, r3
 800e108:	f7ff fdc0 	bl	800dc8c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2200      	movs	r2, #0
 800e110:	66da      	str	r2, [r3, #108]	@ 0x6c
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	2200      	movs	r2, #0
 800e11e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800e122:	3708      	adds	r7, #8
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}
 800e128:	08016a64 	.word	0x08016a64
 800e12c:	080170b0 	.word	0x080170b0
 800e130:	08016aa8 	.word	0x08016aa8

0800e134 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b084      	sub	sp, #16
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
 800e13c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d106      	bne.n	800e152 <tcp_pcb_remove+0x1e>
 800e144:	4b3e      	ldr	r3, [pc, #248]	@ (800e240 <tcp_pcb_remove+0x10c>)
 800e146:	f640 0283 	movw	r2, #2179	@ 0x883
 800e14a:	493e      	ldr	r1, [pc, #248]	@ (800e244 <tcp_pcb_remove+0x110>)
 800e14c:	483e      	ldr	r0, [pc, #248]	@ (800e248 <tcp_pcb_remove+0x114>)
 800e14e:	f006 ff51 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d106      	bne.n	800e166 <tcp_pcb_remove+0x32>
 800e158:	4b39      	ldr	r3, [pc, #228]	@ (800e240 <tcp_pcb_remove+0x10c>)
 800e15a:	f640 0284 	movw	r2, #2180	@ 0x884
 800e15e:	493b      	ldr	r1, [pc, #236]	@ (800e24c <tcp_pcb_remove+0x118>)
 800e160:	4839      	ldr	r0, [pc, #228]	@ (800e248 <tcp_pcb_remove+0x114>)
 800e162:	f006 ff47 	bl	8014ff4 <iprintf>

  TCP_RMV(pcblist, pcb);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	683a      	ldr	r2, [r7, #0]
 800e16c:	429a      	cmp	r2, r3
 800e16e:	d105      	bne.n	800e17c <tcp_pcb_remove+0x48>
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	68da      	ldr	r2, [r3, #12]
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	601a      	str	r2, [r3, #0]
 800e17a:	e013      	b.n	800e1a4 <tcp_pcb_remove+0x70>
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	60fb      	str	r3, [r7, #12]
 800e182:	e00c      	b.n	800e19e <tcp_pcb_remove+0x6a>
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	68db      	ldr	r3, [r3, #12]
 800e188:	683a      	ldr	r2, [r7, #0]
 800e18a:	429a      	cmp	r2, r3
 800e18c:	d104      	bne.n	800e198 <tcp_pcb_remove+0x64>
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	68da      	ldr	r2, [r3, #12]
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	60da      	str	r2, [r3, #12]
 800e196:	e005      	b.n	800e1a4 <tcp_pcb_remove+0x70>
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	68db      	ldr	r3, [r3, #12]
 800e19c:	60fb      	str	r3, [r7, #12]
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d1ef      	bne.n	800e184 <tcp_pcb_remove+0x50>
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800e1aa:	6838      	ldr	r0, [r7, #0]
 800e1ac:	f7ff ff72 	bl	800e094 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	7d1b      	ldrb	r3, [r3, #20]
 800e1b4:	2b0a      	cmp	r3, #10
 800e1b6:	d013      	beq.n	800e1e0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800e1bc:	2b01      	cmp	r3, #1
 800e1be:	d00f      	beq.n	800e1e0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800e1c0:	683b      	ldr	r3, [r7, #0]
 800e1c2:	8b5b      	ldrh	r3, [r3, #26]
 800e1c4:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d009      	beq.n	800e1e0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	8b5b      	ldrh	r3, [r3, #26]
 800e1d0:	f043 0302 	orr.w	r3, r3, #2
 800e1d4:	b29a      	uxth	r2, r3
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e1da:	6838      	ldr	r0, [r7, #0]
 800e1dc:	f002 ff6a 	bl	80110b4 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	7d1b      	ldrb	r3, [r3, #20]
 800e1e4:	2b01      	cmp	r3, #1
 800e1e6:	d020      	beq.n	800e22a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800e1e8:	683b      	ldr	r3, [r7, #0]
 800e1ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d006      	beq.n	800e1fe <tcp_pcb_remove+0xca>
 800e1f0:	4b13      	ldr	r3, [pc, #76]	@ (800e240 <tcp_pcb_remove+0x10c>)
 800e1f2:	f640 0293 	movw	r2, #2195	@ 0x893
 800e1f6:	4916      	ldr	r1, [pc, #88]	@ (800e250 <tcp_pcb_remove+0x11c>)
 800e1f8:	4813      	ldr	r0, [pc, #76]	@ (800e248 <tcp_pcb_remove+0x114>)
 800e1fa:	f006 fefb 	bl	8014ff4 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e202:	2b00      	cmp	r3, #0
 800e204:	d006      	beq.n	800e214 <tcp_pcb_remove+0xe0>
 800e206:	4b0e      	ldr	r3, [pc, #56]	@ (800e240 <tcp_pcb_remove+0x10c>)
 800e208:	f640 0294 	movw	r2, #2196	@ 0x894
 800e20c:	4911      	ldr	r1, [pc, #68]	@ (800e254 <tcp_pcb_remove+0x120>)
 800e20e:	480e      	ldr	r0, [pc, #56]	@ (800e248 <tcp_pcb_remove+0x114>)
 800e210:	f006 fef0 	bl	8014ff4 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800e214:	683b      	ldr	r3, [r7, #0]
 800e216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d006      	beq.n	800e22a <tcp_pcb_remove+0xf6>
 800e21c:	4b08      	ldr	r3, [pc, #32]	@ (800e240 <tcp_pcb_remove+0x10c>)
 800e21e:	f640 0296 	movw	r2, #2198	@ 0x896
 800e222:	490d      	ldr	r1, [pc, #52]	@ (800e258 <tcp_pcb_remove+0x124>)
 800e224:	4808      	ldr	r0, [pc, #32]	@ (800e248 <tcp_pcb_remove+0x114>)
 800e226:	f006 fee5 	bl	8014ff4 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	2200      	movs	r2, #0
 800e22e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	2200      	movs	r2, #0
 800e234:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800e236:	bf00      	nop
 800e238:	3710      	adds	r7, #16
 800e23a:	46bd      	mov	sp, r7
 800e23c:	bd80      	pop	{r7, pc}
 800e23e:	bf00      	nop
 800e240:	08016a64 	.word	0x08016a64
 800e244:	080170cc 	.word	0x080170cc
 800e248:	08016aa8 	.word	0x08016aa8
 800e24c:	080170e8 	.word	0x080170e8
 800e250:	08017108 	.word	0x08017108
 800e254:	08017120 	.word	0x08017120
 800e258:	0801713c 	.word	0x0801713c

0800e25c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b082      	sub	sp, #8
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d106      	bne.n	800e278 <tcp_next_iss+0x1c>
 800e26a:	4b0a      	ldr	r3, [pc, #40]	@ (800e294 <tcp_next_iss+0x38>)
 800e26c:	f640 02af 	movw	r2, #2223	@ 0x8af
 800e270:	4909      	ldr	r1, [pc, #36]	@ (800e298 <tcp_next_iss+0x3c>)
 800e272:	480a      	ldr	r0, [pc, #40]	@ (800e29c <tcp_next_iss+0x40>)
 800e274:	f006 febe 	bl	8014ff4 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800e278:	4b09      	ldr	r3, [pc, #36]	@ (800e2a0 <tcp_next_iss+0x44>)
 800e27a:	681a      	ldr	r2, [r3, #0]
 800e27c:	4b09      	ldr	r3, [pc, #36]	@ (800e2a4 <tcp_next_iss+0x48>)
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	4413      	add	r3, r2
 800e282:	4a07      	ldr	r2, [pc, #28]	@ (800e2a0 <tcp_next_iss+0x44>)
 800e284:	6013      	str	r3, [r2, #0]
  return iss;
 800e286:	4b06      	ldr	r3, [pc, #24]	@ (800e2a0 <tcp_next_iss+0x44>)
 800e288:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800e28a:	4618      	mov	r0, r3
 800e28c:	3708      	adds	r7, #8
 800e28e:	46bd      	mov	sp, r7
 800e290:	bd80      	pop	{r7, pc}
 800e292:	bf00      	nop
 800e294:	08016a64 	.word	0x08016a64
 800e298:	08017154 	.word	0x08017154
 800e29c:	08016aa8 	.word	0x08016aa8
 800e2a0:	2400002c 	.word	0x2400002c
 800e2a4:	24007d40 	.word	0x24007d40

0800e2a8 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b086      	sub	sp, #24
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	60b9      	str	r1, [r7, #8]
 800e2b2:	607a      	str	r2, [r7, #4]
 800e2b4:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d106      	bne.n	800e2ca <tcp_eff_send_mss_netif+0x22>
 800e2bc:	4b14      	ldr	r3, [pc, #80]	@ (800e310 <tcp_eff_send_mss_netif+0x68>)
 800e2be:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800e2c2:	4914      	ldr	r1, [pc, #80]	@ (800e314 <tcp_eff_send_mss_netif+0x6c>)
 800e2c4:	4814      	ldr	r0, [pc, #80]	@ (800e318 <tcp_eff_send_mss_netif+0x70>)
 800e2c6:	f006 fe95 	bl	8014ff4 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800e2ca:	68bb      	ldr	r3, [r7, #8]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d101      	bne.n	800e2d4 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800e2d0:	89fb      	ldrh	r3, [r7, #14]
 800e2d2:	e019      	b.n	800e308 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800e2d4:	68bb      	ldr	r3, [r7, #8]
 800e2d6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e2d8:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800e2da:	8afb      	ldrh	r3, [r7, #22]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d012      	beq.n	800e306 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800e2e0:	2328      	movs	r3, #40	@ 0x28
 800e2e2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800e2e4:	8afa      	ldrh	r2, [r7, #22]
 800e2e6:	8abb      	ldrh	r3, [r7, #20]
 800e2e8:	429a      	cmp	r2, r3
 800e2ea:	d904      	bls.n	800e2f6 <tcp_eff_send_mss_netif+0x4e>
 800e2ec:	8afa      	ldrh	r2, [r7, #22]
 800e2ee:	8abb      	ldrh	r3, [r7, #20]
 800e2f0:	1ad3      	subs	r3, r2, r3
 800e2f2:	b29b      	uxth	r3, r3
 800e2f4:	e000      	b.n	800e2f8 <tcp_eff_send_mss_netif+0x50>
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800e2fa:	8a7a      	ldrh	r2, [r7, #18]
 800e2fc:	89fb      	ldrh	r3, [r7, #14]
 800e2fe:	4293      	cmp	r3, r2
 800e300:	bf28      	it	cs
 800e302:	4613      	movcs	r3, r2
 800e304:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800e306:	89fb      	ldrh	r3, [r7, #14]
}
 800e308:	4618      	mov	r0, r3
 800e30a:	3718      	adds	r7, #24
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bd80      	pop	{r7, pc}
 800e310:	08016a64 	.word	0x08016a64
 800e314:	08017170 	.word	0x08017170
 800e318:	08016aa8 	.word	0x08016aa8

0800e31c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b084      	sub	sp, #16
 800e320:	af00      	add	r7, sp, #0
 800e322:	6078      	str	r0, [r7, #4]
 800e324:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d119      	bne.n	800e364 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800e330:	4b10      	ldr	r3, [pc, #64]	@ (800e374 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800e332:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800e336:	4910      	ldr	r1, [pc, #64]	@ (800e378 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800e338:	4810      	ldr	r0, [pc, #64]	@ (800e37c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800e33a:	f006 fe5b 	bl	8014ff4 <iprintf>

  while (pcb != NULL) {
 800e33e:	e011      	b.n	800e364 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	681a      	ldr	r2, [r3, #0]
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	429a      	cmp	r2, r3
 800e34a:	d108      	bne.n	800e35e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	68db      	ldr	r3, [r3, #12]
 800e350:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800e352:	68f8      	ldr	r0, [r7, #12]
 800e354:	f7fe ffc0 	bl	800d2d8 <tcp_abort>
      pcb = next;
 800e358:	68bb      	ldr	r3, [r7, #8]
 800e35a:	60fb      	str	r3, [r7, #12]
 800e35c:	e002      	b.n	800e364 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	68db      	ldr	r3, [r3, #12]
 800e362:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d1ea      	bne.n	800e340 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800e36a:	bf00      	nop
 800e36c:	bf00      	nop
 800e36e:	3710      	adds	r7, #16
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}
 800e374:	08016a64 	.word	0x08016a64
 800e378:	08017198 	.word	0x08017198
 800e37c:	08016aa8 	.word	0x08016aa8

0800e380 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b084      	sub	sp, #16
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
 800e388:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d02a      	beq.n	800e3e6 <tcp_netif_ip_addr_changed+0x66>
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d026      	beq.n	800e3e6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800e398:	4b15      	ldr	r3, [pc, #84]	@ (800e3f0 <tcp_netif_ip_addr_changed+0x70>)
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	4619      	mov	r1, r3
 800e39e:	6878      	ldr	r0, [r7, #4]
 800e3a0:	f7ff ffbc 	bl	800e31c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800e3a4:	4b13      	ldr	r3, [pc, #76]	@ (800e3f4 <tcp_netif_ip_addr_changed+0x74>)
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	4619      	mov	r1, r3
 800e3aa:	6878      	ldr	r0, [r7, #4]
 800e3ac:	f7ff ffb6 	bl	800e31c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d017      	beq.n	800e3e6 <tcp_netif_ip_addr_changed+0x66>
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d013      	beq.n	800e3e6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e3be:	4b0e      	ldr	r3, [pc, #56]	@ (800e3f8 <tcp_netif_ip_addr_changed+0x78>)
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	60fb      	str	r3, [r7, #12]
 800e3c4:	e00c      	b.n	800e3e0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	681a      	ldr	r2, [r3, #0]
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	429a      	cmp	r2, r3
 800e3d0:	d103      	bne.n	800e3da <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800e3d2:	683b      	ldr	r3, [r7, #0]
 800e3d4:	681a      	ldr	r2, [r3, #0]
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	68db      	ldr	r3, [r3, #12]
 800e3de:	60fb      	str	r3, [r7, #12]
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d1ef      	bne.n	800e3c6 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800e3e6:	bf00      	nop
 800e3e8:	3710      	adds	r7, #16
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	bd80      	pop	{r7, pc}
 800e3ee:	bf00      	nop
 800e3f0:	24007d4c 	.word	0x24007d4c
 800e3f4:	24007d44 	.word	0x24007d44
 800e3f8:	24007d48 	.word	0x24007d48

0800e3fc <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b082      	sub	sp, #8
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d007      	beq.n	800e41c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e410:	4618      	mov	r0, r3
 800e412:	f7ff fc3b 	bl	800dc8c <tcp_segs_free>
    pcb->ooseq = NULL;
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	2200      	movs	r2, #0
 800e41a:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800e41c:	bf00      	nop
 800e41e:	3708      	adds	r7, #8
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}

0800e424 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800e424:	b590      	push	{r4, r7, lr}
 800e426:	b08d      	sub	sp, #52	@ 0x34
 800e428:	af04      	add	r7, sp, #16
 800e42a:	6078      	str	r0, [r7, #4]
 800e42c:	6039      	str	r1, [r7, #0]
#endif /* SO_REUSE */
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
 800e42e:	f7f8 fce7 	bl	8006e00 <sys_check_core_locking>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d105      	bne.n	800e444 <tcp_input+0x20>
 800e438:	4b9b      	ldr	r3, [pc, #620]	@ (800e6a8 <tcp_input+0x284>)
 800e43a:	2283      	movs	r2, #131	@ 0x83
 800e43c:	499b      	ldr	r1, [pc, #620]	@ (800e6ac <tcp_input+0x288>)
 800e43e:	489c      	ldr	r0, [pc, #624]	@ (800e6b0 <tcp_input+0x28c>)
 800e440:	f006 fdd8 	bl	8014ff4 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	685b      	ldr	r3, [r3, #4]
 800e448:	4a9a      	ldr	r2, [pc, #616]	@ (800e6b4 <tcp_input+0x290>)
 800e44a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	895b      	ldrh	r3, [r3, #10]
 800e450:	2b13      	cmp	r3, #19
 800e452:	f240 83d1 	bls.w	800ebf8 <tcp_input+0x7d4>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e456:	4b98      	ldr	r3, [pc, #608]	@ (800e6b8 <tcp_input+0x294>)
 800e458:	695b      	ldr	r3, [r3, #20]
 800e45a:	4a97      	ldr	r2, [pc, #604]	@ (800e6b8 <tcp_input+0x294>)
 800e45c:	6812      	ldr	r2, [r2, #0]
 800e45e:	4611      	mov	r1, r2
 800e460:	4618      	mov	r0, r3
 800e462:	f005 fc7b 	bl	8013d5c <ip4_addr_isbroadcast_u32>
 800e466:	4603      	mov	r3, r0
 800e468:	2b00      	cmp	r3, #0
 800e46a:	f040 83c7 	bne.w	800ebfc <tcp_input+0x7d8>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800e46e:	4b92      	ldr	r3, [pc, #584]	@ (800e6b8 <tcp_input+0x294>)
 800e470:	695b      	ldr	r3, [r3, #20]
 800e472:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e476:	2be0      	cmp	r3, #224	@ 0xe0
 800e478:	f000 83c0 	beq.w	800ebfc <tcp_input+0x7d8>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800e47c:	4b8d      	ldr	r3, [pc, #564]	@ (800e6b4 <tcp_input+0x290>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	899b      	ldrh	r3, [r3, #12]
 800e482:	b29b      	uxth	r3, r3
 800e484:	4618      	mov	r0, r3
 800e486:	f7fc fced 	bl	800ae64 <lwip_htons>
 800e48a:	4603      	mov	r3, r0
 800e48c:	0b1b      	lsrs	r3, r3, #12
 800e48e:	b29b      	uxth	r3, r3
 800e490:	b2db      	uxtb	r3, r3
 800e492:	009b      	lsls	r3, r3, #2
 800e494:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800e496:	7cbb      	ldrb	r3, [r7, #18]
 800e498:	2b13      	cmp	r3, #19
 800e49a:	f240 83b1 	bls.w	800ec00 <tcp_input+0x7dc>
 800e49e:	7cbb      	ldrb	r3, [r7, #18]
 800e4a0:	b29a      	uxth	r2, r3
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	891b      	ldrh	r3, [r3, #8]
 800e4a6:	429a      	cmp	r2, r3
 800e4a8:	f200 83aa 	bhi.w	800ec00 <tcp_input+0x7dc>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800e4ac:	7cbb      	ldrb	r3, [r7, #18]
 800e4ae:	b29b      	uxth	r3, r3
 800e4b0:	3b14      	subs	r3, #20
 800e4b2:	b29a      	uxth	r2, r3
 800e4b4:	4b81      	ldr	r3, [pc, #516]	@ (800e6bc <tcp_input+0x298>)
 800e4b6:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800e4b8:	4b81      	ldr	r3, [pc, #516]	@ (800e6c0 <tcp_input+0x29c>)
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	895a      	ldrh	r2, [r3, #10]
 800e4c2:	7cbb      	ldrb	r3, [r7, #18]
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	429a      	cmp	r2, r3
 800e4c8:	d309      	bcc.n	800e4de <tcp_input+0xba>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800e4ca:	4b7c      	ldr	r3, [pc, #496]	@ (800e6bc <tcp_input+0x298>)
 800e4cc:	881a      	ldrh	r2, [r3, #0]
 800e4ce:	4b7d      	ldr	r3, [pc, #500]	@ (800e6c4 <tcp_input+0x2a0>)
 800e4d0:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e4d2:	7cbb      	ldrb	r3, [r7, #18]
 800e4d4:	4619      	mov	r1, r3
 800e4d6:	6878      	ldr	r0, [r7, #4]
 800e4d8:	f7fe f8e0 	bl	800c69c <pbuf_remove_header>
 800e4dc:	e04e      	b.n	800e57c <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d105      	bne.n	800e4f2 <tcp_input+0xce>
 800e4e6:	4b70      	ldr	r3, [pc, #448]	@ (800e6a8 <tcp_input+0x284>)
 800e4e8:	22c2      	movs	r2, #194	@ 0xc2
 800e4ea:	4977      	ldr	r1, [pc, #476]	@ (800e6c8 <tcp_input+0x2a4>)
 800e4ec:	4870      	ldr	r0, [pc, #448]	@ (800e6b0 <tcp_input+0x28c>)
 800e4ee:	f006 fd81 	bl	8014ff4 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800e4f2:	2114      	movs	r1, #20
 800e4f4:	6878      	ldr	r0, [r7, #4]
 800e4f6:	f7fe f8d1 	bl	800c69c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	895a      	ldrh	r2, [r3, #10]
 800e4fe:	4b71      	ldr	r3, [pc, #452]	@ (800e6c4 <tcp_input+0x2a0>)
 800e500:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800e502:	4b6e      	ldr	r3, [pc, #440]	@ (800e6bc <tcp_input+0x298>)
 800e504:	881a      	ldrh	r2, [r3, #0]
 800e506:	4b6f      	ldr	r3, [pc, #444]	@ (800e6c4 <tcp_input+0x2a0>)
 800e508:	881b      	ldrh	r3, [r3, #0]
 800e50a:	1ad3      	subs	r3, r2, r3
 800e50c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800e50e:	4b6d      	ldr	r3, [pc, #436]	@ (800e6c4 <tcp_input+0x2a0>)
 800e510:	881b      	ldrh	r3, [r3, #0]
 800e512:	4619      	mov	r1, r3
 800e514:	6878      	ldr	r0, [r7, #4]
 800e516:	f7fe f8c1 	bl	800c69c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	895b      	ldrh	r3, [r3, #10]
 800e520:	8a3a      	ldrh	r2, [r7, #16]
 800e522:	429a      	cmp	r2, r3
 800e524:	f200 836e 	bhi.w	800ec04 <tcp_input+0x7e0>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	685b      	ldr	r3, [r3, #4]
 800e52e:	4a64      	ldr	r2, [pc, #400]	@ (800e6c0 <tcp_input+0x29c>)
 800e530:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	8a3a      	ldrh	r2, [r7, #16]
 800e538:	4611      	mov	r1, r2
 800e53a:	4618      	mov	r0, r3
 800e53c:	f7fe f8ae 	bl	800c69c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	891a      	ldrh	r2, [r3, #8]
 800e544:	8a3b      	ldrh	r3, [r7, #16]
 800e546:	1ad3      	subs	r3, r2, r3
 800e548:	b29a      	uxth	r2, r3
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	895b      	ldrh	r3, [r3, #10]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d005      	beq.n	800e562 <tcp_input+0x13e>
 800e556:	4b54      	ldr	r3, [pc, #336]	@ (800e6a8 <tcp_input+0x284>)
 800e558:	22df      	movs	r2, #223	@ 0xdf
 800e55a:	495c      	ldr	r1, [pc, #368]	@ (800e6cc <tcp_input+0x2a8>)
 800e55c:	4854      	ldr	r0, [pc, #336]	@ (800e6b0 <tcp_input+0x28c>)
 800e55e:	f006 fd49 	bl	8014ff4 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	891a      	ldrh	r2, [r3, #8]
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	891b      	ldrh	r3, [r3, #8]
 800e56c:	429a      	cmp	r2, r3
 800e56e:	d005      	beq.n	800e57c <tcp_input+0x158>
 800e570:	4b4d      	ldr	r3, [pc, #308]	@ (800e6a8 <tcp_input+0x284>)
 800e572:	22e0      	movs	r2, #224	@ 0xe0
 800e574:	4956      	ldr	r1, [pc, #344]	@ (800e6d0 <tcp_input+0x2ac>)
 800e576:	484e      	ldr	r0, [pc, #312]	@ (800e6b0 <tcp_input+0x28c>)
 800e578:	f006 fd3c 	bl	8014ff4 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800e57c:	4b4d      	ldr	r3, [pc, #308]	@ (800e6b4 <tcp_input+0x290>)
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	881b      	ldrh	r3, [r3, #0]
 800e582:	b29b      	uxth	r3, r3
 800e584:	4a4b      	ldr	r2, [pc, #300]	@ (800e6b4 <tcp_input+0x290>)
 800e586:	6814      	ldr	r4, [r2, #0]
 800e588:	4618      	mov	r0, r3
 800e58a:	f7fc fc6b 	bl	800ae64 <lwip_htons>
 800e58e:	4603      	mov	r3, r0
 800e590:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800e592:	4b48      	ldr	r3, [pc, #288]	@ (800e6b4 <tcp_input+0x290>)
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	885b      	ldrh	r3, [r3, #2]
 800e598:	b29b      	uxth	r3, r3
 800e59a:	4a46      	ldr	r2, [pc, #280]	@ (800e6b4 <tcp_input+0x290>)
 800e59c:	6814      	ldr	r4, [r2, #0]
 800e59e:	4618      	mov	r0, r3
 800e5a0:	f7fc fc60 	bl	800ae64 <lwip_htons>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800e5a8:	4b42      	ldr	r3, [pc, #264]	@ (800e6b4 <tcp_input+0x290>)
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	685b      	ldr	r3, [r3, #4]
 800e5ae:	4a41      	ldr	r2, [pc, #260]	@ (800e6b4 <tcp_input+0x290>)
 800e5b0:	6814      	ldr	r4, [r2, #0]
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	f7fc fc6c 	bl	800ae90 <lwip_htonl>
 800e5b8:	4603      	mov	r3, r0
 800e5ba:	6063      	str	r3, [r4, #4]
 800e5bc:	6863      	ldr	r3, [r4, #4]
 800e5be:	4a45      	ldr	r2, [pc, #276]	@ (800e6d4 <tcp_input+0x2b0>)
 800e5c0:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800e5c2:	4b3c      	ldr	r3, [pc, #240]	@ (800e6b4 <tcp_input+0x290>)
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	689b      	ldr	r3, [r3, #8]
 800e5c8:	4a3a      	ldr	r2, [pc, #232]	@ (800e6b4 <tcp_input+0x290>)
 800e5ca:	6814      	ldr	r4, [r2, #0]
 800e5cc:	4618      	mov	r0, r3
 800e5ce:	f7fc fc5f 	bl	800ae90 <lwip_htonl>
 800e5d2:	4603      	mov	r3, r0
 800e5d4:	60a3      	str	r3, [r4, #8]
 800e5d6:	68a3      	ldr	r3, [r4, #8]
 800e5d8:	4a3f      	ldr	r2, [pc, #252]	@ (800e6d8 <tcp_input+0x2b4>)
 800e5da:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800e5dc:	4b35      	ldr	r3, [pc, #212]	@ (800e6b4 <tcp_input+0x290>)
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	89db      	ldrh	r3, [r3, #14]
 800e5e2:	b29b      	uxth	r3, r3
 800e5e4:	4a33      	ldr	r2, [pc, #204]	@ (800e6b4 <tcp_input+0x290>)
 800e5e6:	6814      	ldr	r4, [r2, #0]
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	f7fc fc3b 	bl	800ae64 <lwip_htons>
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800e5f2:	4b30      	ldr	r3, [pc, #192]	@ (800e6b4 <tcp_input+0x290>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	899b      	ldrh	r3, [r3, #12]
 800e5f8:	b29b      	uxth	r3, r3
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	f7fc fc32 	bl	800ae64 <lwip_htons>
 800e600:	4603      	mov	r3, r0
 800e602:	b2db      	uxtb	r3, r3
 800e604:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e608:	b2da      	uxtb	r2, r3
 800e60a:	4b34      	ldr	r3, [pc, #208]	@ (800e6dc <tcp_input+0x2b8>)
 800e60c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	891a      	ldrh	r2, [r3, #8]
 800e612:	4b33      	ldr	r3, [pc, #204]	@ (800e6e0 <tcp_input+0x2bc>)
 800e614:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800e616:	4b31      	ldr	r3, [pc, #196]	@ (800e6dc <tcp_input+0x2b8>)
 800e618:	781b      	ldrb	r3, [r3, #0]
 800e61a:	f003 0303 	and.w	r3, r3, #3
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d00c      	beq.n	800e63c <tcp_input+0x218>
    tcplen++;
 800e622:	4b2f      	ldr	r3, [pc, #188]	@ (800e6e0 <tcp_input+0x2bc>)
 800e624:	881b      	ldrh	r3, [r3, #0]
 800e626:	3301      	adds	r3, #1
 800e628:	b29a      	uxth	r2, r3
 800e62a:	4b2d      	ldr	r3, [pc, #180]	@ (800e6e0 <tcp_input+0x2bc>)
 800e62c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	891a      	ldrh	r2, [r3, #8]
 800e632:	4b2b      	ldr	r3, [pc, #172]	@ (800e6e0 <tcp_input+0x2bc>)
 800e634:	881b      	ldrh	r3, [r3, #0]
 800e636:	429a      	cmp	r2, r3
 800e638:	f200 82e6 	bhi.w	800ec08 <tcp_input+0x7e4>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800e63c:	2300      	movs	r3, #0
 800e63e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e640:	4b28      	ldr	r3, [pc, #160]	@ (800e6e4 <tcp_input+0x2c0>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	61fb      	str	r3, [r7, #28]
 800e646:	e09d      	b.n	800e784 <tcp_input+0x360>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800e648:	69fb      	ldr	r3, [r7, #28]
 800e64a:	7d1b      	ldrb	r3, [r3, #20]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d105      	bne.n	800e65c <tcp_input+0x238>
 800e650:	4b15      	ldr	r3, [pc, #84]	@ (800e6a8 <tcp_input+0x284>)
 800e652:	22fb      	movs	r2, #251	@ 0xfb
 800e654:	4924      	ldr	r1, [pc, #144]	@ (800e6e8 <tcp_input+0x2c4>)
 800e656:	4816      	ldr	r0, [pc, #88]	@ (800e6b0 <tcp_input+0x28c>)
 800e658:	f006 fccc 	bl	8014ff4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800e65c:	69fb      	ldr	r3, [r7, #28]
 800e65e:	7d1b      	ldrb	r3, [r3, #20]
 800e660:	2b0a      	cmp	r3, #10
 800e662:	d105      	bne.n	800e670 <tcp_input+0x24c>
 800e664:	4b10      	ldr	r3, [pc, #64]	@ (800e6a8 <tcp_input+0x284>)
 800e666:	22fc      	movs	r2, #252	@ 0xfc
 800e668:	4920      	ldr	r1, [pc, #128]	@ (800e6ec <tcp_input+0x2c8>)
 800e66a:	4811      	ldr	r0, [pc, #68]	@ (800e6b0 <tcp_input+0x28c>)
 800e66c:	f006 fcc2 	bl	8014ff4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800e670:	69fb      	ldr	r3, [r7, #28]
 800e672:	7d1b      	ldrb	r3, [r3, #20]
 800e674:	2b01      	cmp	r3, #1
 800e676:	d105      	bne.n	800e684 <tcp_input+0x260>
 800e678:	4b0b      	ldr	r3, [pc, #44]	@ (800e6a8 <tcp_input+0x284>)
 800e67a:	22fd      	movs	r2, #253	@ 0xfd
 800e67c:	491c      	ldr	r1, [pc, #112]	@ (800e6f0 <tcp_input+0x2cc>)
 800e67e:	480c      	ldr	r0, [pc, #48]	@ (800e6b0 <tcp_input+0x28c>)
 800e680:	f006 fcb8 	bl	8014ff4 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e684:	69fb      	ldr	r3, [r7, #28]
 800e686:	7a1b      	ldrb	r3, [r3, #8]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d033      	beq.n	800e6f4 <tcp_input+0x2d0>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e68c:	69fb      	ldr	r3, [r7, #28]
 800e68e:	7a1a      	ldrb	r2, [r3, #8]
 800e690:	4b09      	ldr	r3, [pc, #36]	@ (800e6b8 <tcp_input+0x294>)
 800e692:	685b      	ldr	r3, [r3, #4]
 800e694:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e698:	3301      	adds	r3, #1
 800e69a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e69c:	429a      	cmp	r2, r3
 800e69e:	d029      	beq.n	800e6f4 <tcp_input+0x2d0>
      prev = pcb;
 800e6a0:	69fb      	ldr	r3, [r7, #28]
 800e6a2:	61bb      	str	r3, [r7, #24]
      continue;
 800e6a4:	e06b      	b.n	800e77e <tcp_input+0x35a>
 800e6a6:	bf00      	nop
 800e6a8:	080171cc 	.word	0x080171cc
 800e6ac:	08017200 	.word	0x08017200
 800e6b0:	08017218 	.word	0x08017218
 800e6b4:	24007d68 	.word	0x24007d68
 800e6b8:	24004c40 	.word	0x24004c40
 800e6bc:	24007d6c 	.word	0x24007d6c
 800e6c0:	24007d70 	.word	0x24007d70
 800e6c4:	24007d6e 	.word	0x24007d6e
 800e6c8:	08017240 	.word	0x08017240
 800e6cc:	08017250 	.word	0x08017250
 800e6d0:	0801725c 	.word	0x0801725c
 800e6d4:	24007d78 	.word	0x24007d78
 800e6d8:	24007d7c 	.word	0x24007d7c
 800e6dc:	24007d84 	.word	0x24007d84
 800e6e0:	24007d82 	.word	0x24007d82
 800e6e4:	24007d4c 	.word	0x24007d4c
 800e6e8:	0801727c 	.word	0x0801727c
 800e6ec:	080172a4 	.word	0x080172a4
 800e6f0:	080172d0 	.word	0x080172d0
    }

    if (pcb->remote_port == tcphdr->src &&
 800e6f4:	69fb      	ldr	r3, [r7, #28]
 800e6f6:	8b1a      	ldrh	r2, [r3, #24]
 800e6f8:	4b72      	ldr	r3, [pc, #456]	@ (800e8c4 <tcp_input+0x4a0>)
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	881b      	ldrh	r3, [r3, #0]
 800e6fe:	b29b      	uxth	r3, r3
 800e700:	429a      	cmp	r2, r3
 800e702:	d13a      	bne.n	800e77a <tcp_input+0x356>
        pcb->local_port == tcphdr->dest &&
 800e704:	69fb      	ldr	r3, [r7, #28]
 800e706:	8ada      	ldrh	r2, [r3, #22]
 800e708:	4b6e      	ldr	r3, [pc, #440]	@ (800e8c4 <tcp_input+0x4a0>)
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	885b      	ldrh	r3, [r3, #2]
 800e70e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800e710:	429a      	cmp	r2, r3
 800e712:	d132      	bne.n	800e77a <tcp_input+0x356>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e714:	69fb      	ldr	r3, [r7, #28]
 800e716:	685a      	ldr	r2, [r3, #4]
 800e718:	4b6b      	ldr	r3, [pc, #428]	@ (800e8c8 <tcp_input+0x4a4>)
 800e71a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800e71c:	429a      	cmp	r2, r3
 800e71e:	d12c      	bne.n	800e77a <tcp_input+0x356>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e720:	69fb      	ldr	r3, [r7, #28]
 800e722:	681a      	ldr	r2, [r3, #0]
 800e724:	4b68      	ldr	r3, [pc, #416]	@ (800e8c8 <tcp_input+0x4a4>)
 800e726:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e728:	429a      	cmp	r2, r3
 800e72a:	d126      	bne.n	800e77a <tcp_input+0x356>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e72c:	69fb      	ldr	r3, [r7, #28]
 800e72e:	68db      	ldr	r3, [r3, #12]
 800e730:	69fa      	ldr	r2, [r7, #28]
 800e732:	429a      	cmp	r2, r3
 800e734:	d106      	bne.n	800e744 <tcp_input+0x320>
 800e736:	4b65      	ldr	r3, [pc, #404]	@ (800e8cc <tcp_input+0x4a8>)
 800e738:	f240 120d 	movw	r2, #269	@ 0x10d
 800e73c:	4964      	ldr	r1, [pc, #400]	@ (800e8d0 <tcp_input+0x4ac>)
 800e73e:	4865      	ldr	r0, [pc, #404]	@ (800e8d4 <tcp_input+0x4b0>)
 800e740:	f006 fc58 	bl	8014ff4 <iprintf>
      if (prev != NULL) {
 800e744:	69bb      	ldr	r3, [r7, #24]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d00a      	beq.n	800e760 <tcp_input+0x33c>
        prev->next = pcb->next;
 800e74a:	69fb      	ldr	r3, [r7, #28]
 800e74c:	68da      	ldr	r2, [r3, #12]
 800e74e:	69bb      	ldr	r3, [r7, #24]
 800e750:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800e752:	4b61      	ldr	r3, [pc, #388]	@ (800e8d8 <tcp_input+0x4b4>)
 800e754:	681a      	ldr	r2, [r3, #0]
 800e756:	69fb      	ldr	r3, [r7, #28]
 800e758:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800e75a:	4a5f      	ldr	r2, [pc, #380]	@ (800e8d8 <tcp_input+0x4b4>)
 800e75c:	69fb      	ldr	r3, [r7, #28]
 800e75e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e760:	69fb      	ldr	r3, [r7, #28]
 800e762:	68db      	ldr	r3, [r3, #12]
 800e764:	69fa      	ldr	r2, [r7, #28]
 800e766:	429a      	cmp	r2, r3
 800e768:	d111      	bne.n	800e78e <tcp_input+0x36a>
 800e76a:	4b58      	ldr	r3, [pc, #352]	@ (800e8cc <tcp_input+0x4a8>)
 800e76c:	f240 1215 	movw	r2, #277	@ 0x115
 800e770:	495a      	ldr	r1, [pc, #360]	@ (800e8dc <tcp_input+0x4b8>)
 800e772:	4858      	ldr	r0, [pc, #352]	@ (800e8d4 <tcp_input+0x4b0>)
 800e774:	f006 fc3e 	bl	8014ff4 <iprintf>
      break;
 800e778:	e009      	b.n	800e78e <tcp_input+0x36a>
    }
    prev = pcb;
 800e77a:	69fb      	ldr	r3, [r7, #28]
 800e77c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e77e:	69fb      	ldr	r3, [r7, #28]
 800e780:	68db      	ldr	r3, [r3, #12]
 800e782:	61fb      	str	r3, [r7, #28]
 800e784:	69fb      	ldr	r3, [r7, #28]
 800e786:	2b00      	cmp	r3, #0
 800e788:	f47f af5e 	bne.w	800e648 <tcp_input+0x224>
 800e78c:	e000      	b.n	800e790 <tcp_input+0x36c>
      break;
 800e78e:	bf00      	nop
  }

  if (pcb == NULL) {
 800e790:	69fb      	ldr	r3, [r7, #28]
 800e792:	2b00      	cmp	r3, #0
 800e794:	f040 80aa 	bne.w	800e8ec <tcp_input+0x4c8>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e798:	4b51      	ldr	r3, [pc, #324]	@ (800e8e0 <tcp_input+0x4bc>)
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	61fb      	str	r3, [r7, #28]
 800e79e:	e03f      	b.n	800e820 <tcp_input+0x3fc>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e7a0:	69fb      	ldr	r3, [r7, #28]
 800e7a2:	7d1b      	ldrb	r3, [r3, #20]
 800e7a4:	2b0a      	cmp	r3, #10
 800e7a6:	d006      	beq.n	800e7b6 <tcp_input+0x392>
 800e7a8:	4b48      	ldr	r3, [pc, #288]	@ (800e8cc <tcp_input+0x4a8>)
 800e7aa:	f240 121f 	movw	r2, #287	@ 0x11f
 800e7ae:	494d      	ldr	r1, [pc, #308]	@ (800e8e4 <tcp_input+0x4c0>)
 800e7b0:	4848      	ldr	r0, [pc, #288]	@ (800e8d4 <tcp_input+0x4b0>)
 800e7b2:	f006 fc1f 	bl	8014ff4 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e7b6:	69fb      	ldr	r3, [r7, #28]
 800e7b8:	7a1b      	ldrb	r3, [r3, #8]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d009      	beq.n	800e7d2 <tcp_input+0x3ae>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e7be:	69fb      	ldr	r3, [r7, #28]
 800e7c0:	7a1a      	ldrb	r2, [r3, #8]
 800e7c2:	4b41      	ldr	r3, [pc, #260]	@ (800e8c8 <tcp_input+0x4a4>)
 800e7c4:	685b      	ldr	r3, [r3, #4]
 800e7c6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e7ca:	3301      	adds	r3, #1
 800e7cc:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e7ce:	429a      	cmp	r2, r3
 800e7d0:	d122      	bne.n	800e818 <tcp_input+0x3f4>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800e7d2:	69fb      	ldr	r3, [r7, #28]
 800e7d4:	8b1a      	ldrh	r2, [r3, #24]
 800e7d6:	4b3b      	ldr	r3, [pc, #236]	@ (800e8c4 <tcp_input+0x4a0>)
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	881b      	ldrh	r3, [r3, #0]
 800e7dc:	b29b      	uxth	r3, r3
 800e7de:	429a      	cmp	r2, r3
 800e7e0:	d11b      	bne.n	800e81a <tcp_input+0x3f6>
          pcb->local_port == tcphdr->dest &&
 800e7e2:	69fb      	ldr	r3, [r7, #28]
 800e7e4:	8ada      	ldrh	r2, [r3, #22]
 800e7e6:	4b37      	ldr	r3, [pc, #220]	@ (800e8c4 <tcp_input+0x4a0>)
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	885b      	ldrh	r3, [r3, #2]
 800e7ec:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800e7ee:	429a      	cmp	r2, r3
 800e7f0:	d113      	bne.n	800e81a <tcp_input+0x3f6>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e7f2:	69fb      	ldr	r3, [r7, #28]
 800e7f4:	685a      	ldr	r2, [r3, #4]
 800e7f6:	4b34      	ldr	r3, [pc, #208]	@ (800e8c8 <tcp_input+0x4a4>)
 800e7f8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800e7fa:	429a      	cmp	r2, r3
 800e7fc:	d10d      	bne.n	800e81a <tcp_input+0x3f6>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e7fe:	69fb      	ldr	r3, [r7, #28]
 800e800:	681a      	ldr	r2, [r3, #0]
 800e802:	4b31      	ldr	r3, [pc, #196]	@ (800e8c8 <tcp_input+0x4a4>)
 800e804:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e806:	429a      	cmp	r2, r3
 800e808:	d107      	bne.n	800e81a <tcp_input+0x3f6>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800e80a:	69f8      	ldr	r0, [r7, #28]
 800e80c:	f000 fb56 	bl	800eebc <tcp_timewait_input>
        }
        pbuf_free(p);
 800e810:	6878      	ldr	r0, [r7, #4]
 800e812:	f7fd ffc9 	bl	800c7a8 <pbuf_free>
        return;
 800e816:	e1fd      	b.n	800ec14 <tcp_input+0x7f0>
        continue;
 800e818:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e81a:	69fb      	ldr	r3, [r7, #28]
 800e81c:	68db      	ldr	r3, [r3, #12]
 800e81e:	61fb      	str	r3, [r7, #28]
 800e820:	69fb      	ldr	r3, [r7, #28]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d1bc      	bne.n	800e7a0 <tcp_input+0x37c>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800e826:	2300      	movs	r3, #0
 800e828:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e82a:	4b2f      	ldr	r3, [pc, #188]	@ (800e8e8 <tcp_input+0x4c4>)
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	617b      	str	r3, [r7, #20]
 800e830:	e02a      	b.n	800e888 <tcp_input+0x464>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e832:	697b      	ldr	r3, [r7, #20]
 800e834:	7a1b      	ldrb	r3, [r3, #8]
 800e836:	2b00      	cmp	r3, #0
 800e838:	d00c      	beq.n	800e854 <tcp_input+0x430>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e83a:	697b      	ldr	r3, [r7, #20]
 800e83c:	7a1a      	ldrb	r2, [r3, #8]
 800e83e:	4b22      	ldr	r3, [pc, #136]	@ (800e8c8 <tcp_input+0x4a4>)
 800e840:	685b      	ldr	r3, [r3, #4]
 800e842:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e846:	3301      	adds	r3, #1
 800e848:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e84a:	429a      	cmp	r2, r3
 800e84c:	d002      	beq.n	800e854 <tcp_input+0x430>
        prev = (struct tcp_pcb *)lpcb;
 800e84e:	697b      	ldr	r3, [r7, #20]
 800e850:	61bb      	str	r3, [r7, #24]
        continue;
 800e852:	e016      	b.n	800e882 <tcp_input+0x45e>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800e854:	697b      	ldr	r3, [r7, #20]
 800e856:	8ada      	ldrh	r2, [r3, #22]
 800e858:	4b1a      	ldr	r3, [pc, #104]	@ (800e8c4 <tcp_input+0x4a0>)
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	885b      	ldrh	r3, [r3, #2]
 800e85e:	b29b      	uxth	r3, r3
 800e860:	429a      	cmp	r2, r3
 800e862:	d10c      	bne.n	800e87e <tcp_input+0x45a>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e864:	697b      	ldr	r3, [r7, #20]
 800e866:	681a      	ldr	r2, [r3, #0]
 800e868:	4b17      	ldr	r3, [pc, #92]	@ (800e8c8 <tcp_input+0x4a4>)
 800e86a:	695b      	ldr	r3, [r3, #20]
 800e86c:	429a      	cmp	r2, r3
 800e86e:	d00f      	beq.n	800e890 <tcp_input+0x46c>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e870:	697b      	ldr	r3, [r7, #20]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d00d      	beq.n	800e892 <tcp_input+0x46e>
 800e876:	697b      	ldr	r3, [r7, #20]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d009      	beq.n	800e892 <tcp_input+0x46e>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800e87e:	697b      	ldr	r3, [r7, #20]
 800e880:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e882:	697b      	ldr	r3, [r7, #20]
 800e884:	68db      	ldr	r3, [r3, #12]
 800e886:	617b      	str	r3, [r7, #20]
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d1d1      	bne.n	800e832 <tcp_input+0x40e>
 800e88e:	e000      	b.n	800e892 <tcp_input+0x46e>
            break;
 800e890:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d029      	beq.n	800e8ec <tcp_input+0x4c8>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800e898:	69bb      	ldr	r3, [r7, #24]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d00a      	beq.n	800e8b4 <tcp_input+0x490>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e89e:	697b      	ldr	r3, [r7, #20]
 800e8a0:	68da      	ldr	r2, [r3, #12]
 800e8a2:	69bb      	ldr	r3, [r7, #24]
 800e8a4:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e8a6:	4b10      	ldr	r3, [pc, #64]	@ (800e8e8 <tcp_input+0x4c4>)
 800e8a8:	681a      	ldr	r2, [r3, #0]
 800e8aa:	697b      	ldr	r3, [r7, #20]
 800e8ac:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e8ae:	4a0e      	ldr	r2, [pc, #56]	@ (800e8e8 <tcp_input+0x4c4>)
 800e8b0:	697b      	ldr	r3, [r7, #20]
 800e8b2:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800e8b4:	6978      	ldr	r0, [r7, #20]
 800e8b6:	f000 fa03 	bl	800ecc0 <tcp_listen_input>
      }
      pbuf_free(p);
 800e8ba:	6878      	ldr	r0, [r7, #4]
 800e8bc:	f7fd ff74 	bl	800c7a8 <pbuf_free>
      return;
 800e8c0:	e1a8      	b.n	800ec14 <tcp_input+0x7f0>
 800e8c2:	bf00      	nop
 800e8c4:	24007d68 	.word	0x24007d68
 800e8c8:	24004c40 	.word	0x24004c40
 800e8cc:	080171cc 	.word	0x080171cc
 800e8d0:	080172f8 	.word	0x080172f8
 800e8d4:	08017218 	.word	0x08017218
 800e8d8:	24007d4c 	.word	0x24007d4c
 800e8dc:	08017324 	.word	0x08017324
 800e8e0:	24007d50 	.word	0x24007d50
 800e8e4:	08017350 	.word	0x08017350
 800e8e8:	24007d48 	.word	0x24007d48
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800e8ec:	69fb      	ldr	r3, [r7, #28]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	f000 8158 	beq.w	800eba4 <tcp_input+0x780>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800e8f4:	4b95      	ldr	r3, [pc, #596]	@ (800eb4c <tcp_input+0x728>)
 800e8f6:	2200      	movs	r2, #0
 800e8f8:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	891a      	ldrh	r2, [r3, #8]
 800e8fe:	4b93      	ldr	r3, [pc, #588]	@ (800eb4c <tcp_input+0x728>)
 800e900:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800e902:	4a92      	ldr	r2, [pc, #584]	@ (800eb4c <tcp_input+0x728>)
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800e908:	4b91      	ldr	r3, [pc, #580]	@ (800eb50 <tcp_input+0x72c>)
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	4a8f      	ldr	r2, [pc, #572]	@ (800eb4c <tcp_input+0x728>)
 800e90e:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800e910:	4b90      	ldr	r3, [pc, #576]	@ (800eb54 <tcp_input+0x730>)
 800e912:	2200      	movs	r2, #0
 800e914:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800e916:	4b90      	ldr	r3, [pc, #576]	@ (800eb58 <tcp_input+0x734>)
 800e918:	2200      	movs	r2, #0
 800e91a:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800e91c:	4b8f      	ldr	r3, [pc, #572]	@ (800eb5c <tcp_input+0x738>)
 800e91e:	2200      	movs	r2, #0
 800e920:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800e922:	4b8f      	ldr	r3, [pc, #572]	@ (800eb60 <tcp_input+0x73c>)
 800e924:	781b      	ldrb	r3, [r3, #0]
 800e926:	f003 0308 	and.w	r3, r3, #8
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d006      	beq.n	800e93c <tcp_input+0x518>
      p->flags |= PBUF_FLAG_PUSH;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	7b5b      	ldrb	r3, [r3, #13]
 800e932:	f043 0301 	orr.w	r3, r3, #1
 800e936:	b2da      	uxtb	r2, r3
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800e93c:	69fb      	ldr	r3, [r7, #28]
 800e93e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e940:	2b00      	cmp	r3, #0
 800e942:	d017      	beq.n	800e974 <tcp_input+0x550>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e944:	69f8      	ldr	r0, [r7, #28]
 800e946:	f7ff f925 	bl	800db94 <tcp_process_refused_data>
 800e94a:	4603      	mov	r3, r0
 800e94c:	f113 0f0d 	cmn.w	r3, #13
 800e950:	d007      	beq.n	800e962 <tcp_input+0x53e>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e952:	69fb      	ldr	r3, [r7, #28]
 800e954:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e956:	2b00      	cmp	r3, #0
 800e958:	d00c      	beq.n	800e974 <tcp_input+0x550>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e95a:	4b82      	ldr	r3, [pc, #520]	@ (800eb64 <tcp_input+0x740>)
 800e95c:	881b      	ldrh	r3, [r3, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d008      	beq.n	800e974 <tcp_input+0x550>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800e962:	69fb      	ldr	r3, [r7, #28]
 800e964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e966:	2b00      	cmp	r3, #0
 800e968:	f040 80e3 	bne.w	800eb32 <tcp_input+0x70e>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800e96c:	69f8      	ldr	r0, [r7, #28]
 800e96e:	f003 f9a9 	bl	8011cc4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800e972:	e0de      	b.n	800eb32 <tcp_input+0x70e>
      }
    }
    tcp_input_pcb = pcb;
 800e974:	4a7c      	ldr	r2, [pc, #496]	@ (800eb68 <tcp_input+0x744>)
 800e976:	69fb      	ldr	r3, [r7, #28]
 800e978:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800e97a:	69f8      	ldr	r0, [r7, #28]
 800e97c:	f000 fb18 	bl	800efb0 <tcp_process>
 800e980:	4603      	mov	r3, r0
 800e982:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800e984:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e988:	f113 0f0d 	cmn.w	r3, #13
 800e98c:	f000 80d3 	beq.w	800eb36 <tcp_input+0x712>
      if (recv_flags & TF_RESET) {
 800e990:	4b71      	ldr	r3, [pc, #452]	@ (800eb58 <tcp_input+0x734>)
 800e992:	781b      	ldrb	r3, [r3, #0]
 800e994:	f003 0308 	and.w	r3, r3, #8
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d015      	beq.n	800e9c8 <tcp_input+0x5a4>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800e99c:	69fb      	ldr	r3, [r7, #28]
 800e99e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d008      	beq.n	800e9b8 <tcp_input+0x594>
 800e9a6:	69fb      	ldr	r3, [r7, #28]
 800e9a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9ac:	69fa      	ldr	r2, [r7, #28]
 800e9ae:	6912      	ldr	r2, [r2, #16]
 800e9b0:	f06f 010d 	mvn.w	r1, #13
 800e9b4:	4610      	mov	r0, r2
 800e9b6:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e9b8:	69f9      	ldr	r1, [r7, #28]
 800e9ba:	486c      	ldr	r0, [pc, #432]	@ (800eb6c <tcp_input+0x748>)
 800e9bc:	f7ff fbba 	bl	800e134 <tcp_pcb_remove>
        tcp_free(pcb);
 800e9c0:	69f8      	ldr	r0, [r7, #28]
 800e9c2:	f7fe f99d 	bl	800cd00 <tcp_free>
 800e9c6:	e0da      	b.n	800eb7e <tcp_input+0x75a>
      } else {
        err = ERR_OK;
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800e9cc:	4b63      	ldr	r3, [pc, #396]	@ (800eb5c <tcp_input+0x738>)
 800e9ce:	881b      	ldrh	r3, [r3, #0]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d01d      	beq.n	800ea10 <tcp_input+0x5ec>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800e9d4:	4b61      	ldr	r3, [pc, #388]	@ (800eb5c <tcp_input+0x738>)
 800e9d6:	881b      	ldrh	r3, [r3, #0]
 800e9d8:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e9da:	69fb      	ldr	r3, [r7, #28]
 800e9dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d00a      	beq.n	800e9fa <tcp_input+0x5d6>
 800e9e4:	69fb      	ldr	r3, [r7, #28]
 800e9e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9ea:	69fa      	ldr	r2, [r7, #28]
 800e9ec:	6910      	ldr	r0, [r2, #16]
 800e9ee:	89fa      	ldrh	r2, [r7, #14]
 800e9f0:	69f9      	ldr	r1, [r7, #28]
 800e9f2:	4798      	blx	r3
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	74fb      	strb	r3, [r7, #19]
 800e9f8:	e001      	b.n	800e9fe <tcp_input+0x5da>
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e9fe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ea02:	f113 0f0d 	cmn.w	r3, #13
 800ea06:	f000 8098 	beq.w	800eb3a <tcp_input+0x716>
              goto aborted;
            }
          }
          recv_acked = 0;
 800ea0a:	4b54      	ldr	r3, [pc, #336]	@ (800eb5c <tcp_input+0x738>)
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800ea10:	69f8      	ldr	r0, [r7, #28]
 800ea12:	f000 f915 	bl	800ec40 <tcp_input_delayed_close>
 800ea16:	4603      	mov	r3, r0
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	f040 8090 	bne.w	800eb3e <tcp_input+0x71a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800ea1e:	4b4d      	ldr	r3, [pc, #308]	@ (800eb54 <tcp_input+0x730>)
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d041      	beq.n	800eaaa <tcp_input+0x686>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800ea26:	69fb      	ldr	r3, [r7, #28]
 800ea28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d006      	beq.n	800ea3c <tcp_input+0x618>
 800ea2e:	4b50      	ldr	r3, [pc, #320]	@ (800eb70 <tcp_input+0x74c>)
 800ea30:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800ea34:	494f      	ldr	r1, [pc, #316]	@ (800eb74 <tcp_input+0x750>)
 800ea36:	4850      	ldr	r0, [pc, #320]	@ (800eb78 <tcp_input+0x754>)
 800ea38:	f006 fadc 	bl	8014ff4 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800ea3c:	69fb      	ldr	r3, [r7, #28]
 800ea3e:	8b5b      	ldrh	r3, [r3, #26]
 800ea40:	f003 0310 	and.w	r3, r3, #16
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d008      	beq.n	800ea5a <tcp_input+0x636>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800ea48:	4b42      	ldr	r3, [pc, #264]	@ (800eb54 <tcp_input+0x730>)
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f7fd feab 	bl	800c7a8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800ea52:	69f8      	ldr	r0, [r7, #28]
 800ea54:	f7fe fc40 	bl	800d2d8 <tcp_abort>
            goto aborted;
 800ea58:	e091      	b.n	800eb7e <tcp_input+0x75a>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800ea5a:	69fb      	ldr	r3, [r7, #28]
 800ea5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d00c      	beq.n	800ea7e <tcp_input+0x65a>
 800ea64:	69fb      	ldr	r3, [r7, #28]
 800ea66:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800ea6a:	69fb      	ldr	r3, [r7, #28]
 800ea6c:	6918      	ldr	r0, [r3, #16]
 800ea6e:	4b39      	ldr	r3, [pc, #228]	@ (800eb54 <tcp_input+0x730>)
 800ea70:	681a      	ldr	r2, [r3, #0]
 800ea72:	2300      	movs	r3, #0
 800ea74:	69f9      	ldr	r1, [r7, #28]
 800ea76:	47a0      	blx	r4
 800ea78:	4603      	mov	r3, r0
 800ea7a:	74fb      	strb	r3, [r7, #19]
 800ea7c:	e008      	b.n	800ea90 <tcp_input+0x66c>
 800ea7e:	4b35      	ldr	r3, [pc, #212]	@ (800eb54 <tcp_input+0x730>)
 800ea80:	681a      	ldr	r2, [r3, #0]
 800ea82:	2300      	movs	r3, #0
 800ea84:	69f9      	ldr	r1, [r7, #28]
 800ea86:	2000      	movs	r0, #0
 800ea88:	f7ff f95a 	bl	800dd40 <tcp_recv_null>
 800ea8c:	4603      	mov	r3, r0
 800ea8e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800ea90:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ea94:	f113 0f0d 	cmn.w	r3, #13
 800ea98:	d053      	beq.n	800eb42 <tcp_input+0x71e>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800ea9a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d003      	beq.n	800eaaa <tcp_input+0x686>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800eaa2:	4b2c      	ldr	r3, [pc, #176]	@ (800eb54 <tcp_input+0x730>)
 800eaa4:	681a      	ldr	r2, [r3, #0]
 800eaa6:	69fb      	ldr	r3, [r7, #28]
 800eaa8:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800eaaa:	4b2b      	ldr	r3, [pc, #172]	@ (800eb58 <tcp_input+0x734>)
 800eaac:	781b      	ldrb	r3, [r3, #0]
 800eaae:	f003 0320 	and.w	r3, r3, #32
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d030      	beq.n	800eb18 <tcp_input+0x6f4>
          if (pcb->refused_data != NULL) {
 800eab6:	69fb      	ldr	r3, [r7, #28]
 800eab8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d009      	beq.n	800ead2 <tcp_input+0x6ae>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800eabe:	69fb      	ldr	r3, [r7, #28]
 800eac0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eac2:	7b5a      	ldrb	r2, [r3, #13]
 800eac4:	69fb      	ldr	r3, [r7, #28]
 800eac6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eac8:	f042 0220 	orr.w	r2, r2, #32
 800eacc:	b2d2      	uxtb	r2, r2
 800eace:	735a      	strb	r2, [r3, #13]
 800ead0:	e022      	b.n	800eb18 <tcp_input+0x6f4>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ead2:	69fb      	ldr	r3, [r7, #28]
 800ead4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ead6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800eada:	d005      	beq.n	800eae8 <tcp_input+0x6c4>
              pcb->rcv_wnd++;
 800eadc:	69fb      	ldr	r3, [r7, #28]
 800eade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eae0:	3301      	adds	r3, #1
 800eae2:	b29a      	uxth	r2, r3
 800eae4:	69fb      	ldr	r3, [r7, #28]
 800eae6:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800eae8:	69fb      	ldr	r3, [r7, #28]
 800eaea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d00b      	beq.n	800eb0a <tcp_input+0x6e6>
 800eaf2:	69fb      	ldr	r3, [r7, #28]
 800eaf4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800eaf8:	69fb      	ldr	r3, [r7, #28]
 800eafa:	6918      	ldr	r0, [r3, #16]
 800eafc:	2300      	movs	r3, #0
 800eafe:	2200      	movs	r2, #0
 800eb00:	69f9      	ldr	r1, [r7, #28]
 800eb02:	47a0      	blx	r4
 800eb04:	4603      	mov	r3, r0
 800eb06:	74fb      	strb	r3, [r7, #19]
 800eb08:	e001      	b.n	800eb0e <tcp_input+0x6ea>
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800eb0e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800eb12:	f113 0f0d 	cmn.w	r3, #13
 800eb16:	d016      	beq.n	800eb46 <tcp_input+0x722>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800eb18:	4b13      	ldr	r3, [pc, #76]	@ (800eb68 <tcp_input+0x744>)
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800eb1e:	69f8      	ldr	r0, [r7, #28]
 800eb20:	f000 f88e 	bl	800ec40 <tcp_input_delayed_close>
 800eb24:	4603      	mov	r3, r0
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d128      	bne.n	800eb7c <tcp_input+0x758>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800eb2a:	69f8      	ldr	r0, [r7, #28]
 800eb2c:	f002 fac2 	bl	80110b4 <tcp_output>
 800eb30:	e025      	b.n	800eb7e <tcp_input+0x75a>
        goto aborted;
 800eb32:	bf00      	nop
 800eb34:	e023      	b.n	800eb7e <tcp_input+0x75a>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800eb36:	bf00      	nop
 800eb38:	e021      	b.n	800eb7e <tcp_input+0x75a>
              goto aborted;
 800eb3a:	bf00      	nop
 800eb3c:	e01f      	b.n	800eb7e <tcp_input+0x75a>
          goto aborted;
 800eb3e:	bf00      	nop
 800eb40:	e01d      	b.n	800eb7e <tcp_input+0x75a>
            goto aborted;
 800eb42:	bf00      	nop
 800eb44:	e01b      	b.n	800eb7e <tcp_input+0x75a>
              goto aborted;
 800eb46:	bf00      	nop
 800eb48:	e019      	b.n	800eb7e <tcp_input+0x75a>
 800eb4a:	bf00      	nop
 800eb4c:	24007d58 	.word	0x24007d58
 800eb50:	24007d68 	.word	0x24007d68
 800eb54:	24007d88 	.word	0x24007d88
 800eb58:	24007d85 	.word	0x24007d85
 800eb5c:	24007d80 	.word	0x24007d80
 800eb60:	24007d84 	.word	0x24007d84
 800eb64:	24007d82 	.word	0x24007d82
 800eb68:	24007d8c 	.word	0x24007d8c
 800eb6c:	24007d4c 	.word	0x24007d4c
 800eb70:	080171cc 	.word	0x080171cc
 800eb74:	08017380 	.word	0x08017380
 800eb78:	08017218 	.word	0x08017218
          goto aborted;
 800eb7c:	bf00      	nop
    tcp_input_pcb = NULL;
 800eb7e:	4b27      	ldr	r3, [pc, #156]	@ (800ec1c <tcp_input+0x7f8>)
 800eb80:	2200      	movs	r2, #0
 800eb82:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800eb84:	4b26      	ldr	r3, [pc, #152]	@ (800ec20 <tcp_input+0x7fc>)
 800eb86:	2200      	movs	r2, #0
 800eb88:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800eb8a:	4b26      	ldr	r3, [pc, #152]	@ (800ec24 <tcp_input+0x800>)
 800eb8c:	685b      	ldr	r3, [r3, #4]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d03f      	beq.n	800ec12 <tcp_input+0x7ee>
      pbuf_free(inseg.p);
 800eb92:	4b24      	ldr	r3, [pc, #144]	@ (800ec24 <tcp_input+0x800>)
 800eb94:	685b      	ldr	r3, [r3, #4]
 800eb96:	4618      	mov	r0, r3
 800eb98:	f7fd fe06 	bl	800c7a8 <pbuf_free>
      inseg.p = NULL;
 800eb9c:	4b21      	ldr	r3, [pc, #132]	@ (800ec24 <tcp_input+0x800>)
 800eb9e:	2200      	movs	r2, #0
 800eba0:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800eba2:	e036      	b.n	800ec12 <tcp_input+0x7ee>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800eba4:	4b20      	ldr	r3, [pc, #128]	@ (800ec28 <tcp_input+0x804>)
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	899b      	ldrh	r3, [r3, #12]
 800ebaa:	b29b      	uxth	r3, r3
 800ebac:	4618      	mov	r0, r3
 800ebae:	f7fc f959 	bl	800ae64 <lwip_htons>
 800ebb2:	4603      	mov	r3, r0
 800ebb4:	b2db      	uxtb	r3, r3
 800ebb6:	f003 0304 	and.w	r3, r3, #4
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d118      	bne.n	800ebf0 <tcp_input+0x7cc>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ebbe:	4b1b      	ldr	r3, [pc, #108]	@ (800ec2c <tcp_input+0x808>)
 800ebc0:	6819      	ldr	r1, [r3, #0]
 800ebc2:	4b1b      	ldr	r3, [pc, #108]	@ (800ec30 <tcp_input+0x80c>)
 800ebc4:	881b      	ldrh	r3, [r3, #0]
 800ebc6:	461a      	mov	r2, r3
 800ebc8:	4b1a      	ldr	r3, [pc, #104]	@ (800ec34 <tcp_input+0x810>)
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ebce:	4b16      	ldr	r3, [pc, #88]	@ (800ec28 <tcp_input+0x804>)
 800ebd0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ebd2:	885b      	ldrh	r3, [r3, #2]
 800ebd4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ebd6:	4a14      	ldr	r2, [pc, #80]	@ (800ec28 <tcp_input+0x804>)
 800ebd8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ebda:	8812      	ldrh	r2, [r2, #0]
 800ebdc:	b292      	uxth	r2, r2
 800ebde:	9202      	str	r2, [sp, #8]
 800ebe0:	9301      	str	r3, [sp, #4]
 800ebe2:	4b15      	ldr	r3, [pc, #84]	@ (800ec38 <tcp_input+0x814>)
 800ebe4:	9300      	str	r3, [sp, #0]
 800ebe6:	4b15      	ldr	r3, [pc, #84]	@ (800ec3c <tcp_input+0x818>)
 800ebe8:	4602      	mov	r2, r0
 800ebea:	2000      	movs	r0, #0
 800ebec:	f003 f818 	bl	8011c20 <tcp_rst>
    pbuf_free(p);
 800ebf0:	6878      	ldr	r0, [r7, #4]
 800ebf2:	f7fd fdd9 	bl	800c7a8 <pbuf_free>
  return;
 800ebf6:	e00c      	b.n	800ec12 <tcp_input+0x7ee>
    goto dropped;
 800ebf8:	bf00      	nop
 800ebfa:	e006      	b.n	800ec0a <tcp_input+0x7e6>
    goto dropped;
 800ebfc:	bf00      	nop
 800ebfe:	e004      	b.n	800ec0a <tcp_input+0x7e6>
    goto dropped;
 800ec00:	bf00      	nop
 800ec02:	e002      	b.n	800ec0a <tcp_input+0x7e6>
      goto dropped;
 800ec04:	bf00      	nop
 800ec06:	e000      	b.n	800ec0a <tcp_input+0x7e6>
      goto dropped;
 800ec08:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800ec0a:	6878      	ldr	r0, [r7, #4]
 800ec0c:	f7fd fdcc 	bl	800c7a8 <pbuf_free>
 800ec10:	e000      	b.n	800ec14 <tcp_input+0x7f0>
  return;
 800ec12:	bf00      	nop
}
 800ec14:	3724      	adds	r7, #36	@ 0x24
 800ec16:	46bd      	mov	sp, r7
 800ec18:	bd90      	pop	{r4, r7, pc}
 800ec1a:	bf00      	nop
 800ec1c:	24007d8c 	.word	0x24007d8c
 800ec20:	24007d88 	.word	0x24007d88
 800ec24:	24007d58 	.word	0x24007d58
 800ec28:	24007d68 	.word	0x24007d68
 800ec2c:	24007d7c 	.word	0x24007d7c
 800ec30:	24007d82 	.word	0x24007d82
 800ec34:	24007d78 	.word	0x24007d78
 800ec38:	24004c50 	.word	0x24004c50
 800ec3c:	24004c54 	.word	0x24004c54

0800ec40 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b082      	sub	sp, #8
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d106      	bne.n	800ec5c <tcp_input_delayed_close+0x1c>
 800ec4e:	4b17      	ldr	r3, [pc, #92]	@ (800ecac <tcp_input_delayed_close+0x6c>)
 800ec50:	f240 225a 	movw	r2, #602	@ 0x25a
 800ec54:	4916      	ldr	r1, [pc, #88]	@ (800ecb0 <tcp_input_delayed_close+0x70>)
 800ec56:	4817      	ldr	r0, [pc, #92]	@ (800ecb4 <tcp_input_delayed_close+0x74>)
 800ec58:	f006 f9cc 	bl	8014ff4 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800ec5c:	4b16      	ldr	r3, [pc, #88]	@ (800ecb8 <tcp_input_delayed_close+0x78>)
 800ec5e:	781b      	ldrb	r3, [r3, #0]
 800ec60:	f003 0310 	and.w	r3, r3, #16
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d01c      	beq.n	800eca2 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	8b5b      	ldrh	r3, [r3, #26]
 800ec6c:	f003 0310 	and.w	r3, r3, #16
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d10d      	bne.n	800ec90 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d008      	beq.n	800ec90 <tcp_input_delayed_close+0x50>
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec84:	687a      	ldr	r2, [r7, #4]
 800ec86:	6912      	ldr	r2, [r2, #16]
 800ec88:	f06f 010e 	mvn.w	r1, #14
 800ec8c:	4610      	mov	r0, r2
 800ec8e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ec90:	6879      	ldr	r1, [r7, #4]
 800ec92:	480a      	ldr	r0, [pc, #40]	@ (800ecbc <tcp_input_delayed_close+0x7c>)
 800ec94:	f7ff fa4e 	bl	800e134 <tcp_pcb_remove>
    tcp_free(pcb);
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f7fe f831 	bl	800cd00 <tcp_free>
    return 1;
 800ec9e:	2301      	movs	r3, #1
 800eca0:	e000      	b.n	800eca4 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800eca2:	2300      	movs	r3, #0
}
 800eca4:	4618      	mov	r0, r3
 800eca6:	3708      	adds	r7, #8
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}
 800ecac:	080171cc 	.word	0x080171cc
 800ecb0:	0801739c 	.word	0x0801739c
 800ecb4:	08017218 	.word	0x08017218
 800ecb8:	24007d85 	.word	0x24007d85
 800ecbc:	24007d4c 	.word	0x24007d4c

0800ecc0 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800ecc0:	b590      	push	{r4, r7, lr}
 800ecc2:	b08b      	sub	sp, #44	@ 0x2c
 800ecc4:	af04      	add	r7, sp, #16
 800ecc6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800ecc8:	4b6f      	ldr	r3, [pc, #444]	@ (800ee88 <tcp_listen_input+0x1c8>)
 800ecca:	781b      	ldrb	r3, [r3, #0]
 800eccc:	f003 0304 	and.w	r3, r3, #4
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	f040 80d2 	bne.w	800ee7a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d106      	bne.n	800ecea <tcp_listen_input+0x2a>
 800ecdc:	4b6b      	ldr	r3, [pc, #428]	@ (800ee8c <tcp_listen_input+0x1cc>)
 800ecde:	f240 2281 	movw	r2, #641	@ 0x281
 800ece2:	496b      	ldr	r1, [pc, #428]	@ (800ee90 <tcp_listen_input+0x1d0>)
 800ece4:	486b      	ldr	r0, [pc, #428]	@ (800ee94 <tcp_listen_input+0x1d4>)
 800ece6:	f006 f985 	bl	8014ff4 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800ecea:	4b67      	ldr	r3, [pc, #412]	@ (800ee88 <tcp_listen_input+0x1c8>)
 800ecec:	781b      	ldrb	r3, [r3, #0]
 800ecee:	f003 0310 	and.w	r3, r3, #16
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d019      	beq.n	800ed2a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ecf6:	4b68      	ldr	r3, [pc, #416]	@ (800ee98 <tcp_listen_input+0x1d8>)
 800ecf8:	6819      	ldr	r1, [r3, #0]
 800ecfa:	4b68      	ldr	r3, [pc, #416]	@ (800ee9c <tcp_listen_input+0x1dc>)
 800ecfc:	881b      	ldrh	r3, [r3, #0]
 800ecfe:	461a      	mov	r2, r3
 800ed00:	4b67      	ldr	r3, [pc, #412]	@ (800eea0 <tcp_listen_input+0x1e0>)
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed06:	4b67      	ldr	r3, [pc, #412]	@ (800eea4 <tcp_listen_input+0x1e4>)
 800ed08:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed0a:	885b      	ldrh	r3, [r3, #2]
 800ed0c:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed0e:	4a65      	ldr	r2, [pc, #404]	@ (800eea4 <tcp_listen_input+0x1e4>)
 800ed10:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed12:	8812      	ldrh	r2, [r2, #0]
 800ed14:	b292      	uxth	r2, r2
 800ed16:	9202      	str	r2, [sp, #8]
 800ed18:	9301      	str	r3, [sp, #4]
 800ed1a:	4b63      	ldr	r3, [pc, #396]	@ (800eea8 <tcp_listen_input+0x1e8>)
 800ed1c:	9300      	str	r3, [sp, #0]
 800ed1e:	4b63      	ldr	r3, [pc, #396]	@ (800eeac <tcp_listen_input+0x1ec>)
 800ed20:	4602      	mov	r2, r0
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f002 ff7c 	bl	8011c20 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800ed28:	e0a9      	b.n	800ee7e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800ed2a:	4b57      	ldr	r3, [pc, #348]	@ (800ee88 <tcp_listen_input+0x1c8>)
 800ed2c:	781b      	ldrb	r3, [r3, #0]
 800ed2e:	f003 0302 	and.w	r3, r3, #2
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	f000 80a3 	beq.w	800ee7e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	7d5b      	ldrb	r3, [r3, #21]
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	f7ff f923 	bl	800df88 <tcp_alloc>
 800ed42:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800ed44:	697b      	ldr	r3, [r7, #20]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d111      	bne.n	800ed6e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	699b      	ldr	r3, [r3, #24]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d00a      	beq.n	800ed68 <tcp_listen_input+0xa8>
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	699b      	ldr	r3, [r3, #24]
 800ed56:	687a      	ldr	r2, [r7, #4]
 800ed58:	6910      	ldr	r0, [r2, #16]
 800ed5a:	f04f 32ff 	mov.w	r2, #4294967295
 800ed5e:	2100      	movs	r1, #0
 800ed60:	4798      	blx	r3
 800ed62:	4603      	mov	r3, r0
 800ed64:	73bb      	strb	r3, [r7, #14]
      return;
 800ed66:	e08b      	b.n	800ee80 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800ed68:	23f0      	movs	r3, #240	@ 0xf0
 800ed6a:	73bb      	strb	r3, [r7, #14]
      return;
 800ed6c:	e088      	b.n	800ee80 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800ed6e:	4b50      	ldr	r3, [pc, #320]	@ (800eeb0 <tcp_listen_input+0x1f0>)
 800ed70:	695a      	ldr	r2, [r3, #20]
 800ed72:	697b      	ldr	r3, [r7, #20]
 800ed74:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800ed76:	4b4e      	ldr	r3, [pc, #312]	@ (800eeb0 <tcp_listen_input+0x1f0>)
 800ed78:	691a      	ldr	r2, [r3, #16]
 800ed7a:	697b      	ldr	r3, [r7, #20]
 800ed7c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	8ada      	ldrh	r2, [r3, #22]
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800ed86:	4b47      	ldr	r3, [pc, #284]	@ (800eea4 <tcp_listen_input+0x1e4>)
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	881b      	ldrh	r3, [r3, #0]
 800ed8c:	b29a      	uxth	r2, r3
 800ed8e:	697b      	ldr	r3, [r7, #20]
 800ed90:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800ed92:	697b      	ldr	r3, [r7, #20]
 800ed94:	2203      	movs	r2, #3
 800ed96:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800ed98:	4b41      	ldr	r3, [pc, #260]	@ (800eea0 <tcp_listen_input+0x1e0>)
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	1c5a      	adds	r2, r3, #1
 800ed9e:	697b      	ldr	r3, [r7, #20]
 800eda0:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800eda2:	697b      	ldr	r3, [r7, #20]
 800eda4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eda6:	697b      	ldr	r3, [r7, #20]
 800eda8:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800edaa:	6978      	ldr	r0, [r7, #20]
 800edac:	f7ff fa56 	bl	800e25c <tcp_next_iss>
 800edb0:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	693a      	ldr	r2, [r7, #16]
 800edb6:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800edb8:	697b      	ldr	r3, [r7, #20]
 800edba:	693a      	ldr	r2, [r7, #16]
 800edbc:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800edbe:	697b      	ldr	r3, [r7, #20]
 800edc0:	693a      	ldr	r2, [r7, #16]
 800edc2:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800edc4:	697b      	ldr	r3, [r7, #20]
 800edc6:	693a      	ldr	r2, [r7, #16]
 800edc8:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800edca:	4b35      	ldr	r3, [pc, #212]	@ (800eea0 <tcp_listen_input+0x1e0>)
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	1e5a      	subs	r2, r3, #1
 800edd0:	697b      	ldr	r3, [r7, #20]
 800edd2:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	691a      	ldr	r2, [r3, #16]
 800edd8:	697b      	ldr	r3, [r7, #20]
 800edda:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800eddc:	697b      	ldr	r3, [r7, #20]
 800edde:	687a      	ldr	r2, [r7, #4]
 800ede0:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	7a5b      	ldrb	r3, [r3, #9]
 800ede6:	f003 030c 	and.w	r3, r3, #12
 800edea:	b2da      	uxtb	r2, r3
 800edec:	697b      	ldr	r3, [r7, #20]
 800edee:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	7a1a      	ldrb	r2, [r3, #8]
 800edf4:	697b      	ldr	r3, [r7, #20]
 800edf6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800edf8:	4b2e      	ldr	r3, [pc, #184]	@ (800eeb4 <tcp_listen_input+0x1f4>)
 800edfa:	681a      	ldr	r2, [r3, #0]
 800edfc:	697b      	ldr	r3, [r7, #20]
 800edfe:	60da      	str	r2, [r3, #12]
 800ee00:	4a2c      	ldr	r2, [pc, #176]	@ (800eeb4 <tcp_listen_input+0x1f4>)
 800ee02:	697b      	ldr	r3, [r7, #20]
 800ee04:	6013      	str	r3, [r2, #0]
 800ee06:	f003 f8cd 	bl	8011fa4 <tcp_timer_needed>
 800ee0a:	4b2b      	ldr	r3, [pc, #172]	@ (800eeb8 <tcp_listen_input+0x1f8>)
 800ee0c:	2201      	movs	r2, #1
 800ee0e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800ee10:	6978      	ldr	r0, [r7, #20]
 800ee12:	f001 fd8b 	bl	801092c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800ee16:	4b23      	ldr	r3, [pc, #140]	@ (800eea4 <tcp_listen_input+0x1e4>)
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	89db      	ldrh	r3, [r3, #14]
 800ee1c:	b29a      	uxth	r2, r3
 800ee1e:	697b      	ldr	r3, [r7, #20]
 800ee20:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800ee24:	697b      	ldr	r3, [r7, #20]
 800ee26:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800ee2a:	697b      	ldr	r3, [r7, #20]
 800ee2c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ee30:	697b      	ldr	r3, [r7, #20]
 800ee32:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800ee34:	697b      	ldr	r3, [r7, #20]
 800ee36:	3304      	adds	r3, #4
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f004 fcf5 	bl	8013828 <ip4_route>
 800ee3e:	4601      	mov	r1, r0
 800ee40:	697b      	ldr	r3, [r7, #20]
 800ee42:	3304      	adds	r3, #4
 800ee44:	461a      	mov	r2, r3
 800ee46:	4620      	mov	r0, r4
 800ee48:	f7ff fa2e 	bl	800e2a8 <tcp_eff_send_mss_netif>
 800ee4c:	4603      	mov	r3, r0
 800ee4e:	461a      	mov	r2, r3
 800ee50:	697b      	ldr	r3, [r7, #20]
 800ee52:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800ee54:	2112      	movs	r1, #18
 800ee56:	6978      	ldr	r0, [r7, #20]
 800ee58:	f002 f83e 	bl	8010ed8 <tcp_enqueue_flags>
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800ee60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d004      	beq.n	800ee72 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800ee68:	2100      	movs	r1, #0
 800ee6a:	6978      	ldr	r0, [r7, #20]
 800ee6c:	f7fe f974 	bl	800d158 <tcp_abandon>
      return;
 800ee70:	e006      	b.n	800ee80 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800ee72:	6978      	ldr	r0, [r7, #20]
 800ee74:	f002 f91e 	bl	80110b4 <tcp_output>
  return;
 800ee78:	e001      	b.n	800ee7e <tcp_listen_input+0x1be>
    return;
 800ee7a:	bf00      	nop
 800ee7c:	e000      	b.n	800ee80 <tcp_listen_input+0x1c0>
  return;
 800ee7e:	bf00      	nop
}
 800ee80:	371c      	adds	r7, #28
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd90      	pop	{r4, r7, pc}
 800ee86:	bf00      	nop
 800ee88:	24007d84 	.word	0x24007d84
 800ee8c:	080171cc 	.word	0x080171cc
 800ee90:	080173c4 	.word	0x080173c4
 800ee94:	08017218 	.word	0x08017218
 800ee98:	24007d7c 	.word	0x24007d7c
 800ee9c:	24007d82 	.word	0x24007d82
 800eea0:	24007d78 	.word	0x24007d78
 800eea4:	24007d68 	.word	0x24007d68
 800eea8:	24004c50 	.word	0x24004c50
 800eeac:	24004c54 	.word	0x24004c54
 800eeb0:	24004c40 	.word	0x24004c40
 800eeb4:	24007d4c 	.word	0x24007d4c
 800eeb8:	24007d54 	.word	0x24007d54

0800eebc <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800eebc:	b580      	push	{r7, lr}
 800eebe:	b086      	sub	sp, #24
 800eec0:	af04      	add	r7, sp, #16
 800eec2:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800eec4:	4b2f      	ldr	r3, [pc, #188]	@ (800ef84 <tcp_timewait_input+0xc8>)
 800eec6:	781b      	ldrb	r3, [r3, #0]
 800eec8:	f003 0304 	and.w	r3, r3, #4
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d153      	bne.n	800ef78 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d106      	bne.n	800eee4 <tcp_timewait_input+0x28>
 800eed6:	4b2c      	ldr	r3, [pc, #176]	@ (800ef88 <tcp_timewait_input+0xcc>)
 800eed8:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800eedc:	492b      	ldr	r1, [pc, #172]	@ (800ef8c <tcp_timewait_input+0xd0>)
 800eede:	482c      	ldr	r0, [pc, #176]	@ (800ef90 <tcp_timewait_input+0xd4>)
 800eee0:	f006 f888 	bl	8014ff4 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800eee4:	4b27      	ldr	r3, [pc, #156]	@ (800ef84 <tcp_timewait_input+0xc8>)
 800eee6:	781b      	ldrb	r3, [r3, #0]
 800eee8:	f003 0302 	and.w	r3, r3, #2
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d02a      	beq.n	800ef46 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800eef0:	4b28      	ldr	r3, [pc, #160]	@ (800ef94 <tcp_timewait_input+0xd8>)
 800eef2:	681a      	ldr	r2, [r3, #0]
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eef8:	1ad3      	subs	r3, r2, r3
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	db2d      	blt.n	800ef5a <tcp_timewait_input+0x9e>
 800eefe:	4b25      	ldr	r3, [pc, #148]	@ (800ef94 <tcp_timewait_input+0xd8>)
 800ef00:	681a      	ldr	r2, [r3, #0]
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef06:	6879      	ldr	r1, [r7, #4]
 800ef08:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800ef0a:	440b      	add	r3, r1
 800ef0c:	1ad3      	subs	r3, r2, r3
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	dc23      	bgt.n	800ef5a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ef12:	4b21      	ldr	r3, [pc, #132]	@ (800ef98 <tcp_timewait_input+0xdc>)
 800ef14:	6819      	ldr	r1, [r3, #0]
 800ef16:	4b21      	ldr	r3, [pc, #132]	@ (800ef9c <tcp_timewait_input+0xe0>)
 800ef18:	881b      	ldrh	r3, [r3, #0]
 800ef1a:	461a      	mov	r2, r3
 800ef1c:	4b1d      	ldr	r3, [pc, #116]	@ (800ef94 <tcp_timewait_input+0xd8>)
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ef22:	4b1f      	ldr	r3, [pc, #124]	@ (800efa0 <tcp_timewait_input+0xe4>)
 800ef24:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ef26:	885b      	ldrh	r3, [r3, #2]
 800ef28:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ef2a:	4a1d      	ldr	r2, [pc, #116]	@ (800efa0 <tcp_timewait_input+0xe4>)
 800ef2c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ef2e:	8812      	ldrh	r2, [r2, #0]
 800ef30:	b292      	uxth	r2, r2
 800ef32:	9202      	str	r2, [sp, #8]
 800ef34:	9301      	str	r3, [sp, #4]
 800ef36:	4b1b      	ldr	r3, [pc, #108]	@ (800efa4 <tcp_timewait_input+0xe8>)
 800ef38:	9300      	str	r3, [sp, #0]
 800ef3a:	4b1b      	ldr	r3, [pc, #108]	@ (800efa8 <tcp_timewait_input+0xec>)
 800ef3c:	4602      	mov	r2, r0
 800ef3e:	6878      	ldr	r0, [r7, #4]
 800ef40:	f002 fe6e 	bl	8011c20 <tcp_rst>
      return;
 800ef44:	e01b      	b.n	800ef7e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800ef46:	4b0f      	ldr	r3, [pc, #60]	@ (800ef84 <tcp_timewait_input+0xc8>)
 800ef48:	781b      	ldrb	r3, [r3, #0]
 800ef4a:	f003 0301 	and.w	r3, r3, #1
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d003      	beq.n	800ef5a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800ef52:	4b16      	ldr	r3, [pc, #88]	@ (800efac <tcp_timewait_input+0xf0>)
 800ef54:	681a      	ldr	r2, [r3, #0]
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800ef5a:	4b10      	ldr	r3, [pc, #64]	@ (800ef9c <tcp_timewait_input+0xe0>)
 800ef5c:	881b      	ldrh	r3, [r3, #0]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d00c      	beq.n	800ef7c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	8b5b      	ldrh	r3, [r3, #26]
 800ef66:	f043 0302 	orr.w	r3, r3, #2
 800ef6a:	b29a      	uxth	r2, r3
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800ef70:	6878      	ldr	r0, [r7, #4]
 800ef72:	f002 f89f 	bl	80110b4 <tcp_output>
  }
  return;
 800ef76:	e001      	b.n	800ef7c <tcp_timewait_input+0xc0>
    return;
 800ef78:	bf00      	nop
 800ef7a:	e000      	b.n	800ef7e <tcp_timewait_input+0xc2>
  return;
 800ef7c:	bf00      	nop
}
 800ef7e:	3708      	adds	r7, #8
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}
 800ef84:	24007d84 	.word	0x24007d84
 800ef88:	080171cc 	.word	0x080171cc
 800ef8c:	080173e4 	.word	0x080173e4
 800ef90:	08017218 	.word	0x08017218
 800ef94:	24007d78 	.word	0x24007d78
 800ef98:	24007d7c 	.word	0x24007d7c
 800ef9c:	24007d82 	.word	0x24007d82
 800efa0:	24007d68 	.word	0x24007d68
 800efa4:	24004c50 	.word	0x24004c50
 800efa8:	24004c54 	.word	0x24004c54
 800efac:	24007d40 	.word	0x24007d40

0800efb0 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800efb0:	b590      	push	{r4, r7, lr}
 800efb2:	b08d      	sub	sp, #52	@ 0x34
 800efb4:	af04      	add	r7, sp, #16
 800efb6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800efb8:	2300      	movs	r3, #0
 800efba:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800efbc:	2300      	movs	r3, #0
 800efbe:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d106      	bne.n	800efd4 <tcp_process+0x24>
 800efc6:	4b9d      	ldr	r3, [pc, #628]	@ (800f23c <tcp_process+0x28c>)
 800efc8:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800efcc:	499c      	ldr	r1, [pc, #624]	@ (800f240 <tcp_process+0x290>)
 800efce:	489d      	ldr	r0, [pc, #628]	@ (800f244 <tcp_process+0x294>)
 800efd0:	f006 f810 	bl	8014ff4 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800efd4:	4b9c      	ldr	r3, [pc, #624]	@ (800f248 <tcp_process+0x298>)
 800efd6:	781b      	ldrb	r3, [r3, #0]
 800efd8:	f003 0304 	and.w	r3, r3, #4
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d04e      	beq.n	800f07e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	7d1b      	ldrb	r3, [r3, #20]
 800efe4:	2b02      	cmp	r3, #2
 800efe6:	d108      	bne.n	800effa <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800efec:	4b97      	ldr	r3, [pc, #604]	@ (800f24c <tcp_process+0x29c>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	429a      	cmp	r2, r3
 800eff2:	d123      	bne.n	800f03c <tcp_process+0x8c>
        acceptable = 1;
 800eff4:	2301      	movs	r3, #1
 800eff6:	76fb      	strb	r3, [r7, #27]
 800eff8:	e020      	b.n	800f03c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800effe:	4b94      	ldr	r3, [pc, #592]	@ (800f250 <tcp_process+0x2a0>)
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	429a      	cmp	r2, r3
 800f004:	d102      	bne.n	800f00c <tcp_process+0x5c>
        acceptable = 1;
 800f006:	2301      	movs	r3, #1
 800f008:	76fb      	strb	r3, [r7, #27]
 800f00a:	e017      	b.n	800f03c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f00c:	4b90      	ldr	r3, [pc, #576]	@ (800f250 <tcp_process+0x2a0>)
 800f00e:	681a      	ldr	r2, [r3, #0]
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f014:	1ad3      	subs	r3, r2, r3
 800f016:	2b00      	cmp	r3, #0
 800f018:	db10      	blt.n	800f03c <tcp_process+0x8c>
 800f01a:	4b8d      	ldr	r3, [pc, #564]	@ (800f250 <tcp_process+0x2a0>)
 800f01c:	681a      	ldr	r2, [r3, #0]
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f022:	6879      	ldr	r1, [r7, #4]
 800f024:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800f026:	440b      	add	r3, r1
 800f028:	1ad3      	subs	r3, r2, r3
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	dc06      	bgt.n	800f03c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	8b5b      	ldrh	r3, [r3, #26]
 800f032:	f043 0302 	orr.w	r3, r3, #2
 800f036:	b29a      	uxth	r2, r3
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800f03c:	7efb      	ldrb	r3, [r7, #27]
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d01b      	beq.n	800f07a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	7d1b      	ldrb	r3, [r3, #20]
 800f046:	2b00      	cmp	r3, #0
 800f048:	d106      	bne.n	800f058 <tcp_process+0xa8>
 800f04a:	4b7c      	ldr	r3, [pc, #496]	@ (800f23c <tcp_process+0x28c>)
 800f04c:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800f050:	4980      	ldr	r1, [pc, #512]	@ (800f254 <tcp_process+0x2a4>)
 800f052:	487c      	ldr	r0, [pc, #496]	@ (800f244 <tcp_process+0x294>)
 800f054:	f005 ffce 	bl	8014ff4 <iprintf>
      recv_flags |= TF_RESET;
 800f058:	4b7f      	ldr	r3, [pc, #508]	@ (800f258 <tcp_process+0x2a8>)
 800f05a:	781b      	ldrb	r3, [r3, #0]
 800f05c:	f043 0308 	orr.w	r3, r3, #8
 800f060:	b2da      	uxtb	r2, r3
 800f062:	4b7d      	ldr	r3, [pc, #500]	@ (800f258 <tcp_process+0x2a8>)
 800f064:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	8b5b      	ldrh	r3, [r3, #26]
 800f06a:	f023 0301 	bic.w	r3, r3, #1
 800f06e:	b29a      	uxth	r2, r3
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800f074:	f06f 030d 	mvn.w	r3, #13
 800f078:	e37a      	b.n	800f770 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800f07a:	2300      	movs	r3, #0
 800f07c:	e378      	b.n	800f770 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800f07e:	4b72      	ldr	r3, [pc, #456]	@ (800f248 <tcp_process+0x298>)
 800f080:	781b      	ldrb	r3, [r3, #0]
 800f082:	f003 0302 	and.w	r3, r3, #2
 800f086:	2b00      	cmp	r3, #0
 800f088:	d010      	beq.n	800f0ac <tcp_process+0xfc>
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	7d1b      	ldrb	r3, [r3, #20]
 800f08e:	2b02      	cmp	r3, #2
 800f090:	d00c      	beq.n	800f0ac <tcp_process+0xfc>
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	7d1b      	ldrb	r3, [r3, #20]
 800f096:	2b03      	cmp	r3, #3
 800f098:	d008      	beq.n	800f0ac <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	8b5b      	ldrh	r3, [r3, #26]
 800f09e:	f043 0302 	orr.w	r3, r3, #2
 800f0a2:	b29a      	uxth	r2, r3
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	e361      	b.n	800f770 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	8b5b      	ldrh	r3, [r3, #26]
 800f0b0:	f003 0310 	and.w	r3, r3, #16
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d103      	bne.n	800f0c0 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800f0b8:	4b68      	ldr	r3, [pc, #416]	@ (800f25c <tcp_process+0x2ac>)
 800f0ba:	681a      	ldr	r2, [r3, #0]
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f001 fc2b 	bl	801092c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	7d1b      	ldrb	r3, [r3, #20]
 800f0da:	3b02      	subs	r3, #2
 800f0dc:	2b07      	cmp	r3, #7
 800f0de:	f200 8337 	bhi.w	800f750 <tcp_process+0x7a0>
 800f0e2:	a201      	add	r2, pc, #4	@ (adr r2, 800f0e8 <tcp_process+0x138>)
 800f0e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0e8:	0800f109 	.word	0x0800f109
 800f0ec:	0800f339 	.word	0x0800f339
 800f0f0:	0800f4b1 	.word	0x0800f4b1
 800f0f4:	0800f4db 	.word	0x0800f4db
 800f0f8:	0800f5ff 	.word	0x0800f5ff
 800f0fc:	0800f4b1 	.word	0x0800f4b1
 800f100:	0800f68b 	.word	0x0800f68b
 800f104:	0800f71b 	.word	0x0800f71b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800f108:	4b4f      	ldr	r3, [pc, #316]	@ (800f248 <tcp_process+0x298>)
 800f10a:	781b      	ldrb	r3, [r3, #0]
 800f10c:	f003 0310 	and.w	r3, r3, #16
 800f110:	2b00      	cmp	r3, #0
 800f112:	f000 80e4 	beq.w	800f2de <tcp_process+0x32e>
 800f116:	4b4c      	ldr	r3, [pc, #304]	@ (800f248 <tcp_process+0x298>)
 800f118:	781b      	ldrb	r3, [r3, #0]
 800f11a:	f003 0302 	and.w	r3, r3, #2
 800f11e:	2b00      	cmp	r3, #0
 800f120:	f000 80dd 	beq.w	800f2de <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f128:	1c5a      	adds	r2, r3, #1
 800f12a:	4b48      	ldr	r3, [pc, #288]	@ (800f24c <tcp_process+0x29c>)
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	429a      	cmp	r2, r3
 800f130:	f040 80d5 	bne.w	800f2de <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800f134:	4b46      	ldr	r3, [pc, #280]	@ (800f250 <tcp_process+0x2a0>)
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	1c5a      	adds	r2, r3, #1
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800f146:	4b41      	ldr	r3, [pc, #260]	@ (800f24c <tcp_process+0x29c>)
 800f148:	681a      	ldr	r2, [r3, #0]
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800f14e:	4b44      	ldr	r3, [pc, #272]	@ (800f260 <tcp_process+0x2b0>)
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	89db      	ldrh	r3, [r3, #14]
 800f154:	b29a      	uxth	r2, r3
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800f168:	4b39      	ldr	r3, [pc, #228]	@ (800f250 <tcp_process+0x2a0>)
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	1e5a      	subs	r2, r3, #1
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	2204      	movs	r2, #4
 800f176:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	3304      	adds	r3, #4
 800f180:	4618      	mov	r0, r3
 800f182:	f004 fb51 	bl	8013828 <ip4_route>
 800f186:	4601      	mov	r1, r0
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	3304      	adds	r3, #4
 800f18c:	461a      	mov	r2, r3
 800f18e:	4620      	mov	r0, r4
 800f190:	f7ff f88a 	bl	800e2a8 <tcp_eff_send_mss_netif>
 800f194:	4603      	mov	r3, r0
 800f196:	461a      	mov	r2, r3
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f1a0:	009a      	lsls	r2, r3, #2
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f1a6:	005b      	lsls	r3, r3, #1
 800f1a8:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f1ac:	428b      	cmp	r3, r1
 800f1ae:	bf38      	it	cc
 800f1b0:	460b      	movcc	r3, r1
 800f1b2:	429a      	cmp	r2, r3
 800f1b4:	d204      	bcs.n	800f1c0 <tcp_process+0x210>
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f1ba:	009b      	lsls	r3, r3, #2
 800f1bc:	b29b      	uxth	r3, r3
 800f1be:	e00d      	b.n	800f1dc <tcp_process+0x22c>
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f1c4:	005b      	lsls	r3, r3, #1
 800f1c6:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f1ca:	4293      	cmp	r3, r2
 800f1cc:	d904      	bls.n	800f1d8 <tcp_process+0x228>
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f1d2:	005b      	lsls	r3, r3, #1
 800f1d4:	b29b      	uxth	r3, r3
 800f1d6:	e001      	b.n	800f1dc <tcp_process+0x22c>
 800f1d8:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f1dc:	687a      	ldr	r2, [r7, #4]
 800f1de:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d106      	bne.n	800f1fa <tcp_process+0x24a>
 800f1ec:	4b13      	ldr	r3, [pc, #76]	@ (800f23c <tcp_process+0x28c>)
 800f1ee:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800f1f2:	491c      	ldr	r1, [pc, #112]	@ (800f264 <tcp_process+0x2b4>)
 800f1f4:	4813      	ldr	r0, [pc, #76]	@ (800f244 <tcp_process+0x294>)
 800f1f6:	f005 fefd 	bl	8014ff4 <iprintf>
        --pcb->snd_queuelen;
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f200:	3b01      	subs	r3, #1
 800f202:	b29a      	uxth	r2, r3
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f20e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800f210:	69fb      	ldr	r3, [r7, #28]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d12a      	bne.n	800f26c <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f21a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800f21c:	69fb      	ldr	r3, [r7, #28]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d106      	bne.n	800f230 <tcp_process+0x280>
 800f222:	4b06      	ldr	r3, [pc, #24]	@ (800f23c <tcp_process+0x28c>)
 800f224:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800f228:	490f      	ldr	r1, [pc, #60]	@ (800f268 <tcp_process+0x2b8>)
 800f22a:	4806      	ldr	r0, [pc, #24]	@ (800f244 <tcp_process+0x294>)
 800f22c:	f005 fee2 	bl	8014ff4 <iprintf>
          pcb->unsent = rseg->next;
 800f230:	69fb      	ldr	r3, [r7, #28]
 800f232:	681a      	ldr	r2, [r3, #0]
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	66da      	str	r2, [r3, #108]	@ 0x6c
 800f238:	e01c      	b.n	800f274 <tcp_process+0x2c4>
 800f23a:	bf00      	nop
 800f23c:	080171cc 	.word	0x080171cc
 800f240:	08017404 	.word	0x08017404
 800f244:	08017218 	.word	0x08017218
 800f248:	24007d84 	.word	0x24007d84
 800f24c:	24007d7c 	.word	0x24007d7c
 800f250:	24007d78 	.word	0x24007d78
 800f254:	08017420 	.word	0x08017420
 800f258:	24007d85 	.word	0x24007d85
 800f25c:	24007d40 	.word	0x24007d40
 800f260:	24007d68 	.word	0x24007d68
 800f264:	08017440 	.word	0x08017440
 800f268:	08017458 	.word	0x08017458
        } else {
          pcb->unacked = rseg->next;
 800f26c:	69fb      	ldr	r3, [r7, #28]
 800f26e:	681a      	ldr	r2, [r3, #0]
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800f274:	69f8      	ldr	r0, [r7, #28]
 800f276:	f7fe fd1e 	bl	800dcb6 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d104      	bne.n	800f28c <tcp_process+0x2dc>
          pcb->rtime = -1;
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f288:	861a      	strh	r2, [r3, #48]	@ 0x30
 800f28a:	e006      	b.n	800f29a <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	2200      	movs	r2, #0
 800f290:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2200      	movs	r2, #0
 800f296:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d00a      	beq.n	800f2ba <tcp_process+0x30a>
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f2aa:	687a      	ldr	r2, [r7, #4]
 800f2ac:	6910      	ldr	r0, [r2, #16]
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	6879      	ldr	r1, [r7, #4]
 800f2b2:	4798      	blx	r3
 800f2b4:	4603      	mov	r3, r0
 800f2b6:	76bb      	strb	r3, [r7, #26]
 800f2b8:	e001      	b.n	800f2be <tcp_process+0x30e>
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800f2be:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f2c2:	f113 0f0d 	cmn.w	r3, #13
 800f2c6:	d102      	bne.n	800f2ce <tcp_process+0x31e>
          return ERR_ABRT;
 800f2c8:	f06f 030c 	mvn.w	r3, #12
 800f2cc:	e250      	b.n	800f770 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	8b5b      	ldrh	r3, [r3, #26]
 800f2d2:	f043 0302 	orr.w	r3, r3, #2
 800f2d6:	b29a      	uxth	r2, r3
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800f2dc:	e23a      	b.n	800f754 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800f2de:	4b98      	ldr	r3, [pc, #608]	@ (800f540 <tcp_process+0x590>)
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	f003 0310 	and.w	r3, r3, #16
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	f000 8234 	beq.w	800f754 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f2ec:	4b95      	ldr	r3, [pc, #596]	@ (800f544 <tcp_process+0x594>)
 800f2ee:	6819      	ldr	r1, [r3, #0]
 800f2f0:	4b95      	ldr	r3, [pc, #596]	@ (800f548 <tcp_process+0x598>)
 800f2f2:	881b      	ldrh	r3, [r3, #0]
 800f2f4:	461a      	mov	r2, r3
 800f2f6:	4b95      	ldr	r3, [pc, #596]	@ (800f54c <tcp_process+0x59c>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f2fc:	4b94      	ldr	r3, [pc, #592]	@ (800f550 <tcp_process+0x5a0>)
 800f2fe:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f300:	885b      	ldrh	r3, [r3, #2]
 800f302:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f304:	4a92      	ldr	r2, [pc, #584]	@ (800f550 <tcp_process+0x5a0>)
 800f306:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f308:	8812      	ldrh	r2, [r2, #0]
 800f30a:	b292      	uxth	r2, r2
 800f30c:	9202      	str	r2, [sp, #8]
 800f30e:	9301      	str	r3, [sp, #4]
 800f310:	4b90      	ldr	r3, [pc, #576]	@ (800f554 <tcp_process+0x5a4>)
 800f312:	9300      	str	r3, [sp, #0]
 800f314:	4b90      	ldr	r3, [pc, #576]	@ (800f558 <tcp_process+0x5a8>)
 800f316:	4602      	mov	r2, r0
 800f318:	6878      	ldr	r0, [r7, #4]
 800f31a:	f002 fc81 	bl	8011c20 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f324:	2b05      	cmp	r3, #5
 800f326:	f200 8215 	bhi.w	800f754 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	2200      	movs	r2, #0
 800f32e:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800f330:	6878      	ldr	r0, [r7, #4]
 800f332:	f002 fa4d 	bl	80117d0 <tcp_rexmit_rto>
      break;
 800f336:	e20d      	b.n	800f754 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800f338:	4b81      	ldr	r3, [pc, #516]	@ (800f540 <tcp_process+0x590>)
 800f33a:	781b      	ldrb	r3, [r3, #0]
 800f33c:	f003 0310 	and.w	r3, r3, #16
 800f340:	2b00      	cmp	r3, #0
 800f342:	f000 80a1 	beq.w	800f488 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f346:	4b7f      	ldr	r3, [pc, #508]	@ (800f544 <tcp_process+0x594>)
 800f348:	681a      	ldr	r2, [r3, #0]
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f34e:	1ad3      	subs	r3, r2, r3
 800f350:	3b01      	subs	r3, #1
 800f352:	2b00      	cmp	r3, #0
 800f354:	db7e      	blt.n	800f454 <tcp_process+0x4a4>
 800f356:	4b7b      	ldr	r3, [pc, #492]	@ (800f544 <tcp_process+0x594>)
 800f358:	681a      	ldr	r2, [r3, #0]
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f35e:	1ad3      	subs	r3, r2, r3
 800f360:	2b00      	cmp	r3, #0
 800f362:	dc77      	bgt.n	800f454 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	2204      	movs	r2, #4
 800f368:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d102      	bne.n	800f378 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800f372:	23fa      	movs	r3, #250	@ 0xfa
 800f374:	76bb      	strb	r3, [r7, #26]
 800f376:	e01d      	b.n	800f3b4 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f37c:	699b      	ldr	r3, [r3, #24]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d106      	bne.n	800f390 <tcp_process+0x3e0>
 800f382:	4b76      	ldr	r3, [pc, #472]	@ (800f55c <tcp_process+0x5ac>)
 800f384:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800f388:	4975      	ldr	r1, [pc, #468]	@ (800f560 <tcp_process+0x5b0>)
 800f38a:	4876      	ldr	r0, [pc, #472]	@ (800f564 <tcp_process+0x5b4>)
 800f38c:	f005 fe32 	bl	8014ff4 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f394:	699b      	ldr	r3, [r3, #24]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d00a      	beq.n	800f3b0 <tcp_process+0x400>
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f39e:	699b      	ldr	r3, [r3, #24]
 800f3a0:	687a      	ldr	r2, [r7, #4]
 800f3a2:	6910      	ldr	r0, [r2, #16]
 800f3a4:	2200      	movs	r2, #0
 800f3a6:	6879      	ldr	r1, [r7, #4]
 800f3a8:	4798      	blx	r3
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	76bb      	strb	r3, [r7, #26]
 800f3ae:	e001      	b.n	800f3b4 <tcp_process+0x404>
 800f3b0:	23f0      	movs	r3, #240	@ 0xf0
 800f3b2:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800f3b4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d00a      	beq.n	800f3d2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800f3bc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f3c0:	f113 0f0d 	cmn.w	r3, #13
 800f3c4:	d002      	beq.n	800f3cc <tcp_process+0x41c>
              tcp_abort(pcb);
 800f3c6:	6878      	ldr	r0, [r7, #4]
 800f3c8:	f7fd ff86 	bl	800d2d8 <tcp_abort>
            }
            return ERR_ABRT;
 800f3cc:	f06f 030c 	mvn.w	r3, #12
 800f3d0:	e1ce      	b.n	800f770 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800f3d2:	6878      	ldr	r0, [r7, #4]
 800f3d4:	f000 fae0 	bl	800f998 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800f3d8:	4b63      	ldr	r3, [pc, #396]	@ (800f568 <tcp_process+0x5b8>)
 800f3da:	881b      	ldrh	r3, [r3, #0]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d005      	beq.n	800f3ec <tcp_process+0x43c>
            recv_acked--;
 800f3e0:	4b61      	ldr	r3, [pc, #388]	@ (800f568 <tcp_process+0x5b8>)
 800f3e2:	881b      	ldrh	r3, [r3, #0]
 800f3e4:	3b01      	subs	r3, #1
 800f3e6:	b29a      	uxth	r2, r3
 800f3e8:	4b5f      	ldr	r3, [pc, #380]	@ (800f568 <tcp_process+0x5b8>)
 800f3ea:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f3f0:	009a      	lsls	r2, r3, #2
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f3f6:	005b      	lsls	r3, r3, #1
 800f3f8:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f3fc:	428b      	cmp	r3, r1
 800f3fe:	bf38      	it	cc
 800f400:	460b      	movcc	r3, r1
 800f402:	429a      	cmp	r2, r3
 800f404:	d204      	bcs.n	800f410 <tcp_process+0x460>
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f40a:	009b      	lsls	r3, r3, #2
 800f40c:	b29b      	uxth	r3, r3
 800f40e:	e00d      	b.n	800f42c <tcp_process+0x47c>
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f414:	005b      	lsls	r3, r3, #1
 800f416:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f41a:	4293      	cmp	r3, r2
 800f41c:	d904      	bls.n	800f428 <tcp_process+0x478>
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f422:	005b      	lsls	r3, r3, #1
 800f424:	b29b      	uxth	r3, r3
 800f426:	e001      	b.n	800f42c <tcp_process+0x47c>
 800f428:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f42c:	687a      	ldr	r2, [r7, #4]
 800f42e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800f432:	4b4e      	ldr	r3, [pc, #312]	@ (800f56c <tcp_process+0x5bc>)
 800f434:	781b      	ldrb	r3, [r3, #0]
 800f436:	f003 0320 	and.w	r3, r3, #32
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d037      	beq.n	800f4ae <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	8b5b      	ldrh	r3, [r3, #26]
 800f442:	f043 0302 	orr.w	r3, r3, #2
 800f446:	b29a      	uxth	r2, r3
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	2207      	movs	r2, #7
 800f450:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800f452:	e02c      	b.n	800f4ae <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f454:	4b3b      	ldr	r3, [pc, #236]	@ (800f544 <tcp_process+0x594>)
 800f456:	6819      	ldr	r1, [r3, #0]
 800f458:	4b3b      	ldr	r3, [pc, #236]	@ (800f548 <tcp_process+0x598>)
 800f45a:	881b      	ldrh	r3, [r3, #0]
 800f45c:	461a      	mov	r2, r3
 800f45e:	4b3b      	ldr	r3, [pc, #236]	@ (800f54c <tcp_process+0x59c>)
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f464:	4b3a      	ldr	r3, [pc, #232]	@ (800f550 <tcp_process+0x5a0>)
 800f466:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f468:	885b      	ldrh	r3, [r3, #2]
 800f46a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f46c:	4a38      	ldr	r2, [pc, #224]	@ (800f550 <tcp_process+0x5a0>)
 800f46e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f470:	8812      	ldrh	r2, [r2, #0]
 800f472:	b292      	uxth	r2, r2
 800f474:	9202      	str	r2, [sp, #8]
 800f476:	9301      	str	r3, [sp, #4]
 800f478:	4b36      	ldr	r3, [pc, #216]	@ (800f554 <tcp_process+0x5a4>)
 800f47a:	9300      	str	r3, [sp, #0]
 800f47c:	4b36      	ldr	r3, [pc, #216]	@ (800f558 <tcp_process+0x5a8>)
 800f47e:	4602      	mov	r2, r0
 800f480:	6878      	ldr	r0, [r7, #4]
 800f482:	f002 fbcd 	bl	8011c20 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800f486:	e167      	b.n	800f758 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800f488:	4b2d      	ldr	r3, [pc, #180]	@ (800f540 <tcp_process+0x590>)
 800f48a:	781b      	ldrb	r3, [r3, #0]
 800f48c:	f003 0302 	and.w	r3, r3, #2
 800f490:	2b00      	cmp	r3, #0
 800f492:	f000 8161 	beq.w	800f758 <tcp_process+0x7a8>
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f49a:	1e5a      	subs	r2, r3, #1
 800f49c:	4b2b      	ldr	r3, [pc, #172]	@ (800f54c <tcp_process+0x59c>)
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	429a      	cmp	r2, r3
 800f4a2:	f040 8159 	bne.w	800f758 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800f4a6:	6878      	ldr	r0, [r7, #4]
 800f4a8:	f002 f9b4 	bl	8011814 <tcp_rexmit>
      break;
 800f4ac:	e154      	b.n	800f758 <tcp_process+0x7a8>
 800f4ae:	e153      	b.n	800f758 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800f4b0:	6878      	ldr	r0, [r7, #4]
 800f4b2:	f000 fa71 	bl	800f998 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800f4b6:	4b2d      	ldr	r3, [pc, #180]	@ (800f56c <tcp_process+0x5bc>)
 800f4b8:	781b      	ldrb	r3, [r3, #0]
 800f4ba:	f003 0320 	and.w	r3, r3, #32
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	f000 814c 	beq.w	800f75c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	8b5b      	ldrh	r3, [r3, #26]
 800f4c8:	f043 0302 	orr.w	r3, r3, #2
 800f4cc:	b29a      	uxth	r2, r3
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	2207      	movs	r2, #7
 800f4d6:	751a      	strb	r2, [r3, #20]
      }
      break;
 800f4d8:	e140      	b.n	800f75c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800f4da:	6878      	ldr	r0, [r7, #4]
 800f4dc:	f000 fa5c 	bl	800f998 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f4e0:	4b22      	ldr	r3, [pc, #136]	@ (800f56c <tcp_process+0x5bc>)
 800f4e2:	781b      	ldrb	r3, [r3, #0]
 800f4e4:	f003 0320 	and.w	r3, r3, #32
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d071      	beq.n	800f5d0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f4ec:	4b14      	ldr	r3, [pc, #80]	@ (800f540 <tcp_process+0x590>)
 800f4ee:	781b      	ldrb	r3, [r3, #0]
 800f4f0:	f003 0310 	and.w	r3, r3, #16
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d060      	beq.n	800f5ba <tcp_process+0x60a>
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f4fc:	4b11      	ldr	r3, [pc, #68]	@ (800f544 <tcp_process+0x594>)
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	429a      	cmp	r2, r3
 800f502:	d15a      	bne.n	800f5ba <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d156      	bne.n	800f5ba <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	8b5b      	ldrh	r3, [r3, #26]
 800f510:	f043 0302 	orr.w	r3, r3, #2
 800f514:	b29a      	uxth	r2, r3
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800f51a:	6878      	ldr	r0, [r7, #4]
 800f51c:	f7fe fdba 	bl	800e094 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800f520:	4b13      	ldr	r3, [pc, #76]	@ (800f570 <tcp_process+0x5c0>)
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	687a      	ldr	r2, [r7, #4]
 800f526:	429a      	cmp	r2, r3
 800f528:	d105      	bne.n	800f536 <tcp_process+0x586>
 800f52a:	4b11      	ldr	r3, [pc, #68]	@ (800f570 <tcp_process+0x5c0>)
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	68db      	ldr	r3, [r3, #12]
 800f530:	4a0f      	ldr	r2, [pc, #60]	@ (800f570 <tcp_process+0x5c0>)
 800f532:	6013      	str	r3, [r2, #0]
 800f534:	e02e      	b.n	800f594 <tcp_process+0x5e4>
 800f536:	4b0e      	ldr	r3, [pc, #56]	@ (800f570 <tcp_process+0x5c0>)
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	617b      	str	r3, [r7, #20]
 800f53c:	e027      	b.n	800f58e <tcp_process+0x5de>
 800f53e:	bf00      	nop
 800f540:	24007d84 	.word	0x24007d84
 800f544:	24007d7c 	.word	0x24007d7c
 800f548:	24007d82 	.word	0x24007d82
 800f54c:	24007d78 	.word	0x24007d78
 800f550:	24007d68 	.word	0x24007d68
 800f554:	24004c50 	.word	0x24004c50
 800f558:	24004c54 	.word	0x24004c54
 800f55c:	080171cc 	.word	0x080171cc
 800f560:	0801746c 	.word	0x0801746c
 800f564:	08017218 	.word	0x08017218
 800f568:	24007d80 	.word	0x24007d80
 800f56c:	24007d85 	.word	0x24007d85
 800f570:	24007d4c 	.word	0x24007d4c
 800f574:	697b      	ldr	r3, [r7, #20]
 800f576:	68db      	ldr	r3, [r3, #12]
 800f578:	687a      	ldr	r2, [r7, #4]
 800f57a:	429a      	cmp	r2, r3
 800f57c:	d104      	bne.n	800f588 <tcp_process+0x5d8>
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	68da      	ldr	r2, [r3, #12]
 800f582:	697b      	ldr	r3, [r7, #20]
 800f584:	60da      	str	r2, [r3, #12]
 800f586:	e005      	b.n	800f594 <tcp_process+0x5e4>
 800f588:	697b      	ldr	r3, [r7, #20]
 800f58a:	68db      	ldr	r3, [r3, #12]
 800f58c:	617b      	str	r3, [r7, #20]
 800f58e:	697b      	ldr	r3, [r7, #20]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d1ef      	bne.n	800f574 <tcp_process+0x5c4>
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	2200      	movs	r2, #0
 800f598:	60da      	str	r2, [r3, #12]
 800f59a:	4b77      	ldr	r3, [pc, #476]	@ (800f778 <tcp_process+0x7c8>)
 800f59c:	2201      	movs	r2, #1
 800f59e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	220a      	movs	r2, #10
 800f5a4:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800f5a6:	4b75      	ldr	r3, [pc, #468]	@ (800f77c <tcp_process+0x7cc>)
 800f5a8:	681a      	ldr	r2, [r3, #0]
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	60da      	str	r2, [r3, #12]
 800f5ae:	4a73      	ldr	r2, [pc, #460]	@ (800f77c <tcp_process+0x7cc>)
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	6013      	str	r3, [r2, #0]
 800f5b4:	f002 fcf6 	bl	8011fa4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800f5b8:	e0d2      	b.n	800f760 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	8b5b      	ldrh	r3, [r3, #26]
 800f5be:	f043 0302 	orr.w	r3, r3, #2
 800f5c2:	b29a      	uxth	r2, r3
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	2208      	movs	r2, #8
 800f5cc:	751a      	strb	r2, [r3, #20]
      break;
 800f5ce:	e0c7      	b.n	800f760 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f5d0:	4b6b      	ldr	r3, [pc, #428]	@ (800f780 <tcp_process+0x7d0>)
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	f003 0310 	and.w	r3, r3, #16
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	f000 80c1 	beq.w	800f760 <tcp_process+0x7b0>
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f5e2:	4b68      	ldr	r3, [pc, #416]	@ (800f784 <tcp_process+0x7d4>)
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	429a      	cmp	r2, r3
 800f5e8:	f040 80ba 	bne.w	800f760 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	f040 80b5 	bne.w	800f760 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	2206      	movs	r2, #6
 800f5fa:	751a      	strb	r2, [r3, #20]
      break;
 800f5fc:	e0b0      	b.n	800f760 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800f5fe:	6878      	ldr	r0, [r7, #4]
 800f600:	f000 f9ca 	bl	800f998 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f604:	4b60      	ldr	r3, [pc, #384]	@ (800f788 <tcp_process+0x7d8>)
 800f606:	781b      	ldrb	r3, [r3, #0]
 800f608:	f003 0320 	and.w	r3, r3, #32
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	f000 80a9 	beq.w	800f764 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	8b5b      	ldrh	r3, [r3, #26]
 800f616:	f043 0302 	orr.w	r3, r3, #2
 800f61a:	b29a      	uxth	r2, r3
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800f620:	6878      	ldr	r0, [r7, #4]
 800f622:	f7fe fd37 	bl	800e094 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f626:	4b59      	ldr	r3, [pc, #356]	@ (800f78c <tcp_process+0x7dc>)
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	687a      	ldr	r2, [r7, #4]
 800f62c:	429a      	cmp	r2, r3
 800f62e:	d105      	bne.n	800f63c <tcp_process+0x68c>
 800f630:	4b56      	ldr	r3, [pc, #344]	@ (800f78c <tcp_process+0x7dc>)
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	68db      	ldr	r3, [r3, #12]
 800f636:	4a55      	ldr	r2, [pc, #340]	@ (800f78c <tcp_process+0x7dc>)
 800f638:	6013      	str	r3, [r2, #0]
 800f63a:	e013      	b.n	800f664 <tcp_process+0x6b4>
 800f63c:	4b53      	ldr	r3, [pc, #332]	@ (800f78c <tcp_process+0x7dc>)
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	613b      	str	r3, [r7, #16]
 800f642:	e00c      	b.n	800f65e <tcp_process+0x6ae>
 800f644:	693b      	ldr	r3, [r7, #16]
 800f646:	68db      	ldr	r3, [r3, #12]
 800f648:	687a      	ldr	r2, [r7, #4]
 800f64a:	429a      	cmp	r2, r3
 800f64c:	d104      	bne.n	800f658 <tcp_process+0x6a8>
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	68da      	ldr	r2, [r3, #12]
 800f652:	693b      	ldr	r3, [r7, #16]
 800f654:	60da      	str	r2, [r3, #12]
 800f656:	e005      	b.n	800f664 <tcp_process+0x6b4>
 800f658:	693b      	ldr	r3, [r7, #16]
 800f65a:	68db      	ldr	r3, [r3, #12]
 800f65c:	613b      	str	r3, [r7, #16]
 800f65e:	693b      	ldr	r3, [r7, #16]
 800f660:	2b00      	cmp	r3, #0
 800f662:	d1ef      	bne.n	800f644 <tcp_process+0x694>
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	2200      	movs	r2, #0
 800f668:	60da      	str	r2, [r3, #12]
 800f66a:	4b43      	ldr	r3, [pc, #268]	@ (800f778 <tcp_process+0x7c8>)
 800f66c:	2201      	movs	r2, #1
 800f66e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	220a      	movs	r2, #10
 800f674:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f676:	4b41      	ldr	r3, [pc, #260]	@ (800f77c <tcp_process+0x7cc>)
 800f678:	681a      	ldr	r2, [r3, #0]
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	60da      	str	r2, [r3, #12]
 800f67e:	4a3f      	ldr	r2, [pc, #252]	@ (800f77c <tcp_process+0x7cc>)
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	6013      	str	r3, [r2, #0]
 800f684:	f002 fc8e 	bl	8011fa4 <tcp_timer_needed>
      }
      break;
 800f688:	e06c      	b.n	800f764 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800f68a:	6878      	ldr	r0, [r7, #4]
 800f68c:	f000 f984 	bl	800f998 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f690:	4b3b      	ldr	r3, [pc, #236]	@ (800f780 <tcp_process+0x7d0>)
 800f692:	781b      	ldrb	r3, [r3, #0]
 800f694:	f003 0310 	and.w	r3, r3, #16
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d065      	beq.n	800f768 <tcp_process+0x7b8>
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f6a0:	4b38      	ldr	r3, [pc, #224]	@ (800f784 <tcp_process+0x7d4>)
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	429a      	cmp	r2, r3
 800f6a6:	d15f      	bne.n	800f768 <tcp_process+0x7b8>
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d15b      	bne.n	800f768 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800f6b0:	6878      	ldr	r0, [r7, #4]
 800f6b2:	f7fe fcef 	bl	800e094 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f6b6:	4b35      	ldr	r3, [pc, #212]	@ (800f78c <tcp_process+0x7dc>)
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	687a      	ldr	r2, [r7, #4]
 800f6bc:	429a      	cmp	r2, r3
 800f6be:	d105      	bne.n	800f6cc <tcp_process+0x71c>
 800f6c0:	4b32      	ldr	r3, [pc, #200]	@ (800f78c <tcp_process+0x7dc>)
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	68db      	ldr	r3, [r3, #12]
 800f6c6:	4a31      	ldr	r2, [pc, #196]	@ (800f78c <tcp_process+0x7dc>)
 800f6c8:	6013      	str	r3, [r2, #0]
 800f6ca:	e013      	b.n	800f6f4 <tcp_process+0x744>
 800f6cc:	4b2f      	ldr	r3, [pc, #188]	@ (800f78c <tcp_process+0x7dc>)
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	60fb      	str	r3, [r7, #12]
 800f6d2:	e00c      	b.n	800f6ee <tcp_process+0x73e>
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	68db      	ldr	r3, [r3, #12]
 800f6d8:	687a      	ldr	r2, [r7, #4]
 800f6da:	429a      	cmp	r2, r3
 800f6dc:	d104      	bne.n	800f6e8 <tcp_process+0x738>
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	68da      	ldr	r2, [r3, #12]
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	60da      	str	r2, [r3, #12]
 800f6e6:	e005      	b.n	800f6f4 <tcp_process+0x744>
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	68db      	ldr	r3, [r3, #12]
 800f6ec:	60fb      	str	r3, [r7, #12]
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d1ef      	bne.n	800f6d4 <tcp_process+0x724>
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	60da      	str	r2, [r3, #12]
 800f6fa:	4b1f      	ldr	r3, [pc, #124]	@ (800f778 <tcp_process+0x7c8>)
 800f6fc:	2201      	movs	r2, #1
 800f6fe:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	220a      	movs	r2, #10
 800f704:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f706:	4b1d      	ldr	r3, [pc, #116]	@ (800f77c <tcp_process+0x7cc>)
 800f708:	681a      	ldr	r2, [r3, #0]
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	60da      	str	r2, [r3, #12]
 800f70e:	4a1b      	ldr	r2, [pc, #108]	@ (800f77c <tcp_process+0x7cc>)
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	6013      	str	r3, [r2, #0]
 800f714:	f002 fc46 	bl	8011fa4 <tcp_timer_needed>
      }
      break;
 800f718:	e026      	b.n	800f768 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800f71a:	6878      	ldr	r0, [r7, #4]
 800f71c:	f000 f93c 	bl	800f998 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f720:	4b17      	ldr	r3, [pc, #92]	@ (800f780 <tcp_process+0x7d0>)
 800f722:	781b      	ldrb	r3, [r3, #0]
 800f724:	f003 0310 	and.w	r3, r3, #16
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d01f      	beq.n	800f76c <tcp_process+0x7bc>
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f730:	4b14      	ldr	r3, [pc, #80]	@ (800f784 <tcp_process+0x7d4>)
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	429a      	cmp	r2, r3
 800f736:	d119      	bne.n	800f76c <tcp_process+0x7bc>
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d115      	bne.n	800f76c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800f740:	4b11      	ldr	r3, [pc, #68]	@ (800f788 <tcp_process+0x7d8>)
 800f742:	781b      	ldrb	r3, [r3, #0]
 800f744:	f043 0310 	orr.w	r3, r3, #16
 800f748:	b2da      	uxtb	r2, r3
 800f74a:	4b0f      	ldr	r3, [pc, #60]	@ (800f788 <tcp_process+0x7d8>)
 800f74c:	701a      	strb	r2, [r3, #0]
      }
      break;
 800f74e:	e00d      	b.n	800f76c <tcp_process+0x7bc>
    default:
      break;
 800f750:	bf00      	nop
 800f752:	e00c      	b.n	800f76e <tcp_process+0x7be>
      break;
 800f754:	bf00      	nop
 800f756:	e00a      	b.n	800f76e <tcp_process+0x7be>
      break;
 800f758:	bf00      	nop
 800f75a:	e008      	b.n	800f76e <tcp_process+0x7be>
      break;
 800f75c:	bf00      	nop
 800f75e:	e006      	b.n	800f76e <tcp_process+0x7be>
      break;
 800f760:	bf00      	nop
 800f762:	e004      	b.n	800f76e <tcp_process+0x7be>
      break;
 800f764:	bf00      	nop
 800f766:	e002      	b.n	800f76e <tcp_process+0x7be>
      break;
 800f768:	bf00      	nop
 800f76a:	e000      	b.n	800f76e <tcp_process+0x7be>
      break;
 800f76c:	bf00      	nop
  }
  return ERR_OK;
 800f76e:	2300      	movs	r3, #0
}
 800f770:	4618      	mov	r0, r3
 800f772:	3724      	adds	r7, #36	@ 0x24
 800f774:	46bd      	mov	sp, r7
 800f776:	bd90      	pop	{r4, r7, pc}
 800f778:	24007d54 	.word	0x24007d54
 800f77c:	24007d50 	.word	0x24007d50
 800f780:	24007d84 	.word	0x24007d84
 800f784:	24007d7c 	.word	0x24007d7c
 800f788:	24007d85 	.word	0x24007d85
 800f78c:	24007d4c 	.word	0x24007d4c

0800f790 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800f790:	b590      	push	{r4, r7, lr}
 800f792:	b085      	sub	sp, #20
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
 800f798:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d106      	bne.n	800f7ae <tcp_oos_insert_segment+0x1e>
 800f7a0:	4b3b      	ldr	r3, [pc, #236]	@ (800f890 <tcp_oos_insert_segment+0x100>)
 800f7a2:	f240 421f 	movw	r2, #1055	@ 0x41f
 800f7a6:	493b      	ldr	r1, [pc, #236]	@ (800f894 <tcp_oos_insert_segment+0x104>)
 800f7a8:	483b      	ldr	r0, [pc, #236]	@ (800f898 <tcp_oos_insert_segment+0x108>)
 800f7aa:	f005 fc23 	bl	8014ff4 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	68db      	ldr	r3, [r3, #12]
 800f7b2:	899b      	ldrh	r3, [r3, #12]
 800f7b4:	b29b      	uxth	r3, r3
 800f7b6:	4618      	mov	r0, r3
 800f7b8:	f7fb fb54 	bl	800ae64 <lwip_htons>
 800f7bc:	4603      	mov	r3, r0
 800f7be:	b2db      	uxtb	r3, r3
 800f7c0:	f003 0301 	and.w	r3, r3, #1
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d028      	beq.n	800f81a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800f7c8:	6838      	ldr	r0, [r7, #0]
 800f7ca:	f7fe fa5f 	bl	800dc8c <tcp_segs_free>
    next = NULL;
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	603b      	str	r3, [r7, #0]
 800f7d2:	e056      	b.n	800f882 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800f7d4:	683b      	ldr	r3, [r7, #0]
 800f7d6:	68db      	ldr	r3, [r3, #12]
 800f7d8:	899b      	ldrh	r3, [r3, #12]
 800f7da:	b29b      	uxth	r3, r3
 800f7dc:	4618      	mov	r0, r3
 800f7de:	f7fb fb41 	bl	800ae64 <lwip_htons>
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	b2db      	uxtb	r3, r3
 800f7e6:	f003 0301 	and.w	r3, r3, #1
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d00d      	beq.n	800f80a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	68db      	ldr	r3, [r3, #12]
 800f7f2:	899b      	ldrh	r3, [r3, #12]
 800f7f4:	b29c      	uxth	r4, r3
 800f7f6:	2001      	movs	r0, #1
 800f7f8:	f7fb fb34 	bl	800ae64 <lwip_htons>
 800f7fc:	4603      	mov	r3, r0
 800f7fe:	461a      	mov	r2, r3
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	68db      	ldr	r3, [r3, #12]
 800f804:	4322      	orrs	r2, r4
 800f806:	b292      	uxth	r2, r2
 800f808:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800f80e:	683b      	ldr	r3, [r7, #0]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800f814:	68f8      	ldr	r0, [r7, #12]
 800f816:	f7fe fa4e 	bl	800dcb6 <tcp_seg_free>
    while (next &&
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d00e      	beq.n	800f83e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	891b      	ldrh	r3, [r3, #8]
 800f824:	461a      	mov	r2, r3
 800f826:	4b1d      	ldr	r3, [pc, #116]	@ (800f89c <tcp_oos_insert_segment+0x10c>)
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	441a      	add	r2, r3
 800f82c:	683b      	ldr	r3, [r7, #0]
 800f82e:	68db      	ldr	r3, [r3, #12]
 800f830:	685b      	ldr	r3, [r3, #4]
 800f832:	6839      	ldr	r1, [r7, #0]
 800f834:	8909      	ldrh	r1, [r1, #8]
 800f836:	440b      	add	r3, r1
 800f838:	1ad3      	subs	r3, r2, r3
    while (next &&
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	daca      	bge.n	800f7d4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d01e      	beq.n	800f882 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	891b      	ldrh	r3, [r3, #8]
 800f848:	461a      	mov	r2, r3
 800f84a:	4b14      	ldr	r3, [pc, #80]	@ (800f89c <tcp_oos_insert_segment+0x10c>)
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	441a      	add	r2, r3
 800f850:	683b      	ldr	r3, [r7, #0]
 800f852:	68db      	ldr	r3, [r3, #12]
 800f854:	685b      	ldr	r3, [r3, #4]
 800f856:	1ad3      	subs	r3, r2, r3
    if (next &&
 800f858:	2b00      	cmp	r3, #0
 800f85a:	dd12      	ble.n	800f882 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	68db      	ldr	r3, [r3, #12]
 800f860:	685b      	ldr	r3, [r3, #4]
 800f862:	b29a      	uxth	r2, r3
 800f864:	4b0d      	ldr	r3, [pc, #52]	@ (800f89c <tcp_oos_insert_segment+0x10c>)
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	b29b      	uxth	r3, r3
 800f86a:	1ad3      	subs	r3, r2, r3
 800f86c:	b29a      	uxth	r2, r3
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	685a      	ldr	r2, [r3, #4]
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	891b      	ldrh	r3, [r3, #8]
 800f87a:	4619      	mov	r1, r3
 800f87c:	4610      	mov	r0, r2
 800f87e:	f7fc fe0f 	bl	800c4a0 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	683a      	ldr	r2, [r7, #0]
 800f886:	601a      	str	r2, [r3, #0]
}
 800f888:	bf00      	nop
 800f88a:	3714      	adds	r7, #20
 800f88c:	46bd      	mov	sp, r7
 800f88e:	bd90      	pop	{r4, r7, pc}
 800f890:	080171cc 	.word	0x080171cc
 800f894:	0801748c 	.word	0x0801748c
 800f898:	08017218 	.word	0x08017218
 800f89c:	24007d78 	.word	0x24007d78

0800f8a0 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800f8a0:	b5b0      	push	{r4, r5, r7, lr}
 800f8a2:	b086      	sub	sp, #24
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	60f8      	str	r0, [r7, #12]
 800f8a8:	60b9      	str	r1, [r7, #8]
 800f8aa:	607a      	str	r2, [r7, #4]
 800f8ac:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800f8ae:	e03e      	b.n	800f92e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800f8b4:	68bb      	ldr	r3, [r7, #8]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800f8ba:	697b      	ldr	r3, [r7, #20]
 800f8bc:	685b      	ldr	r3, [r3, #4]
 800f8be:	4618      	mov	r0, r3
 800f8c0:	f7fd f800 	bl	800c8c4 <pbuf_clen>
 800f8c4:	4603      	mov	r3, r0
 800f8c6:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f8ce:	8a7a      	ldrh	r2, [r7, #18]
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d906      	bls.n	800f8e2 <tcp_free_acked_segments+0x42>
 800f8d4:	4b2a      	ldr	r3, [pc, #168]	@ (800f980 <tcp_free_acked_segments+0xe0>)
 800f8d6:	f240 4257 	movw	r2, #1111	@ 0x457
 800f8da:	492a      	ldr	r1, [pc, #168]	@ (800f984 <tcp_free_acked_segments+0xe4>)
 800f8dc:	482a      	ldr	r0, [pc, #168]	@ (800f988 <tcp_free_acked_segments+0xe8>)
 800f8de:	f005 fb89 	bl	8014ff4 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 800f8e8:	8a7b      	ldrh	r3, [r7, #18]
 800f8ea:	1ad3      	subs	r3, r2, r3
 800f8ec:	b29a      	uxth	r2, r3
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800f8f4:	697b      	ldr	r3, [r7, #20]
 800f8f6:	891a      	ldrh	r2, [r3, #8]
 800f8f8:	4b24      	ldr	r3, [pc, #144]	@ (800f98c <tcp_free_acked_segments+0xec>)
 800f8fa:	881b      	ldrh	r3, [r3, #0]
 800f8fc:	4413      	add	r3, r2
 800f8fe:	b29a      	uxth	r2, r3
 800f900:	4b22      	ldr	r3, [pc, #136]	@ (800f98c <tcp_free_acked_segments+0xec>)
 800f902:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800f904:	6978      	ldr	r0, [r7, #20]
 800f906:	f7fe f9d6 	bl	800dcb6 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f910:	2b00      	cmp	r3, #0
 800f912:	d00c      	beq.n	800f92e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800f914:	68bb      	ldr	r3, [r7, #8]
 800f916:	2b00      	cmp	r3, #0
 800f918:	d109      	bne.n	800f92e <tcp_free_acked_segments+0x8e>
 800f91a:	683b      	ldr	r3, [r7, #0]
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d106      	bne.n	800f92e <tcp_free_acked_segments+0x8e>
 800f920:	4b17      	ldr	r3, [pc, #92]	@ (800f980 <tcp_free_acked_segments+0xe0>)
 800f922:	f240 4261 	movw	r2, #1121	@ 0x461
 800f926:	491a      	ldr	r1, [pc, #104]	@ (800f990 <tcp_free_acked_segments+0xf0>)
 800f928:	4817      	ldr	r0, [pc, #92]	@ (800f988 <tcp_free_acked_segments+0xe8>)
 800f92a:	f005 fb63 	bl	8014ff4 <iprintf>
  while (seg_list != NULL &&
 800f92e:	68bb      	ldr	r3, [r7, #8]
 800f930:	2b00      	cmp	r3, #0
 800f932:	d020      	beq.n	800f976 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800f934:	68bb      	ldr	r3, [r7, #8]
 800f936:	68db      	ldr	r3, [r3, #12]
 800f938:	685b      	ldr	r3, [r3, #4]
 800f93a:	4618      	mov	r0, r3
 800f93c:	f7fb faa8 	bl	800ae90 <lwip_htonl>
 800f940:	4604      	mov	r4, r0
 800f942:	68bb      	ldr	r3, [r7, #8]
 800f944:	891b      	ldrh	r3, [r3, #8]
 800f946:	461d      	mov	r5, r3
 800f948:	68bb      	ldr	r3, [r7, #8]
 800f94a:	68db      	ldr	r3, [r3, #12]
 800f94c:	899b      	ldrh	r3, [r3, #12]
 800f94e:	b29b      	uxth	r3, r3
 800f950:	4618      	mov	r0, r3
 800f952:	f7fb fa87 	bl	800ae64 <lwip_htons>
 800f956:	4603      	mov	r3, r0
 800f958:	b2db      	uxtb	r3, r3
 800f95a:	f003 0303 	and.w	r3, r3, #3
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d001      	beq.n	800f966 <tcp_free_acked_segments+0xc6>
 800f962:	2301      	movs	r3, #1
 800f964:	e000      	b.n	800f968 <tcp_free_acked_segments+0xc8>
 800f966:	2300      	movs	r3, #0
 800f968:	442b      	add	r3, r5
 800f96a:	18e2      	adds	r2, r4, r3
 800f96c:	4b09      	ldr	r3, [pc, #36]	@ (800f994 <tcp_free_acked_segments+0xf4>)
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800f972:	2b00      	cmp	r3, #0
 800f974:	dd9c      	ble.n	800f8b0 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800f976:	68bb      	ldr	r3, [r7, #8]
}
 800f978:	4618      	mov	r0, r3
 800f97a:	3718      	adds	r7, #24
 800f97c:	46bd      	mov	sp, r7
 800f97e:	bdb0      	pop	{r4, r5, r7, pc}
 800f980:	080171cc 	.word	0x080171cc
 800f984:	080174b4 	.word	0x080174b4
 800f988:	08017218 	.word	0x08017218
 800f98c:	24007d80 	.word	0x24007d80
 800f990:	080174dc 	.word	0x080174dc
 800f994:	24007d7c 	.word	0x24007d7c

0800f998 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800f998:	b5b0      	push	{r4, r5, r7, lr}
 800f99a:	b094      	sub	sp, #80	@ 0x50
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d106      	bne.n	800f9b8 <tcp_receive+0x20>
 800f9aa:	4b91      	ldr	r3, [pc, #580]	@ (800fbf0 <tcp_receive+0x258>)
 800f9ac:	f240 427b 	movw	r2, #1147	@ 0x47b
 800f9b0:	4990      	ldr	r1, [pc, #576]	@ (800fbf4 <tcp_receive+0x25c>)
 800f9b2:	4891      	ldr	r0, [pc, #580]	@ (800fbf8 <tcp_receive+0x260>)
 800f9b4:	f005 fb1e 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	7d1b      	ldrb	r3, [r3, #20]
 800f9bc:	2b03      	cmp	r3, #3
 800f9be:	d806      	bhi.n	800f9ce <tcp_receive+0x36>
 800f9c0:	4b8b      	ldr	r3, [pc, #556]	@ (800fbf0 <tcp_receive+0x258>)
 800f9c2:	f240 427c 	movw	r2, #1148	@ 0x47c
 800f9c6:	498d      	ldr	r1, [pc, #564]	@ (800fbfc <tcp_receive+0x264>)
 800f9c8:	488b      	ldr	r0, [pc, #556]	@ (800fbf8 <tcp_receive+0x260>)
 800f9ca:	f005 fb13 	bl	8014ff4 <iprintf>

  if (flags & TCP_ACK) {
 800f9ce:	4b8c      	ldr	r3, [pc, #560]	@ (800fc00 <tcp_receive+0x268>)
 800f9d0:	781b      	ldrb	r3, [r3, #0]
 800f9d2:	f003 0310 	and.w	r3, r3, #16
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	f000 8264 	beq.w	800fea4 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f9e2:	461a      	mov	r2, r3
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9e8:	4413      	add	r3, r2
 800f9ea:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f9f0:	4b84      	ldr	r3, [pc, #528]	@ (800fc04 <tcp_receive+0x26c>)
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	1ad3      	subs	r3, r2, r3
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	db1b      	blt.n	800fa32 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f9fe:	4b81      	ldr	r3, [pc, #516]	@ (800fc04 <tcp_receive+0x26c>)
 800fa00:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800fa02:	429a      	cmp	r2, r3
 800fa04:	d106      	bne.n	800fa14 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fa0a:	4b7f      	ldr	r3, [pc, #508]	@ (800fc08 <tcp_receive+0x270>)
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	1ad3      	subs	r3, r2, r3
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	db0e      	blt.n	800fa32 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fa18:	4b7b      	ldr	r3, [pc, #492]	@ (800fc08 <tcp_receive+0x270>)
 800fa1a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fa1c:	429a      	cmp	r2, r3
 800fa1e:	d125      	bne.n	800fa6c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800fa20:	4b7a      	ldr	r3, [pc, #488]	@ (800fc0c <tcp_receive+0x274>)
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	89db      	ldrh	r3, [r3, #14]
 800fa26:	b29a      	uxth	r2, r3
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fa2e:	429a      	cmp	r2, r3
 800fa30:	d91c      	bls.n	800fa6c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800fa32:	4b76      	ldr	r3, [pc, #472]	@ (800fc0c <tcp_receive+0x274>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	89db      	ldrh	r3, [r3, #14]
 800fa38:	b29a      	uxth	r2, r3
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fa4c:	429a      	cmp	r2, r3
 800fa4e:	d205      	bcs.n	800fa5c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 800fa5c:	4b69      	ldr	r3, [pc, #420]	@ (800fc04 <tcp_receive+0x26c>)
 800fa5e:	681a      	ldr	r2, [r3, #0]
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 800fa64:	4b68      	ldr	r3, [pc, #416]	@ (800fc08 <tcp_receive+0x270>)
 800fa66:	681a      	ldr	r2, [r3, #0]
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800fa6c:	4b66      	ldr	r3, [pc, #408]	@ (800fc08 <tcp_receive+0x270>)
 800fa6e:	681a      	ldr	r2, [r3, #0]
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fa74:	1ad3      	subs	r3, r2, r3
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	dc58      	bgt.n	800fb2c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800fa7a:	4b65      	ldr	r3, [pc, #404]	@ (800fc10 <tcp_receive+0x278>)
 800fa7c:	881b      	ldrh	r3, [r3, #0]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d14b      	bne.n	800fb1a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa86:	687a      	ldr	r2, [r7, #4]
 800fa88:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 800fa8c:	4413      	add	r3, r2
 800fa8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa90:	429a      	cmp	r2, r3
 800fa92:	d142      	bne.n	800fb1a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	db3d      	blt.n	800fb1a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800faa2:	4b59      	ldr	r3, [pc, #356]	@ (800fc08 <tcp_receive+0x270>)
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	429a      	cmp	r2, r3
 800faa8:	d137      	bne.n	800fb1a <tcp_receive+0x182>
              found_dupack = 1;
 800faaa:	2301      	movs	r3, #1
 800faac:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fab4:	2bff      	cmp	r3, #255	@ 0xff
 800fab6:	d007      	beq.n	800fac8 <tcp_receive+0x130>
                ++pcb->dupacks;
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fabe:	3301      	adds	r3, #1
 800fac0:	b2da      	uxtb	r2, r3
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800face:	2b03      	cmp	r3, #3
 800fad0:	d91b      	bls.n	800fb0a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fadc:	4413      	add	r3, r2
 800fade:	b29a      	uxth	r2, r3
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fae6:	429a      	cmp	r2, r3
 800fae8:	d30a      	bcc.n	800fb00 <tcp_receive+0x168>
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800faf4:	4413      	add	r3, r2
 800faf6:	b29a      	uxth	r2, r3
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fafe:	e004      	b.n	800fb0a <tcp_receive+0x172>
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fb06:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fb10:	2b02      	cmp	r3, #2
 800fb12:	d902      	bls.n	800fb1a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800fb14:	6878      	ldr	r0, [r7, #4]
 800fb16:	f001 fee9 	bl	80118ec <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800fb1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	f040 8161 	bne.w	800fde4 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	2200      	movs	r2, #0
 800fb26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fb2a:	e15b      	b.n	800fde4 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fb2c:	4b36      	ldr	r3, [pc, #216]	@ (800fc08 <tcp_receive+0x270>)
 800fb2e:	681a      	ldr	r2, [r3, #0]
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fb34:	1ad3      	subs	r3, r2, r3
 800fb36:	3b01      	subs	r3, #1
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	f2c0 814e 	blt.w	800fdda <tcp_receive+0x442>
 800fb3e:	4b32      	ldr	r3, [pc, #200]	@ (800fc08 <tcp_receive+0x270>)
 800fb40:	681a      	ldr	r2, [r3, #0]
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb46:	1ad3      	subs	r3, r2, r3
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	f300 8146 	bgt.w	800fdda <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	8b5b      	ldrh	r3, [r3, #26]
 800fb52:	f003 0304 	and.w	r3, r3, #4
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d010      	beq.n	800fb7c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	8b5b      	ldrh	r3, [r3, #26]
 800fb5e:	f023 0304 	bic.w	r3, r3, #4
 800fb62:	b29a      	uxth	r2, r3
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	2200      	movs	r2, #0
 800fb78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	2200      	movs	r2, #0
 800fb80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fb8a:	10db      	asrs	r3, r3, #3
 800fb8c:	b21b      	sxth	r3, r3
 800fb8e:	b29a      	uxth	r2, r3
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fb96:	b29b      	uxth	r3, r3
 800fb98:	4413      	add	r3, r2
 800fb9a:	b29b      	uxth	r3, r3
 800fb9c:	b21a      	sxth	r2, r3
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800fba4:	4b18      	ldr	r3, [pc, #96]	@ (800fc08 <tcp_receive+0x270>)
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	b29a      	uxth	r2, r3
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fbae:	b29b      	uxth	r3, r3
 800fbb0:	1ad3      	subs	r3, r2, r3
 800fbb2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 800fbbc:	4b12      	ldr	r3, [pc, #72]	@ (800fc08 <tcp_receive+0x270>)
 800fbbe:	681a      	ldr	r2, [r3, #0]
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	7d1b      	ldrb	r3, [r3, #20]
 800fbc8:	2b03      	cmp	r3, #3
 800fbca:	f240 8097 	bls.w	800fcfc <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800fbda:	429a      	cmp	r2, r3
 800fbdc:	d245      	bcs.n	800fc6a <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	8b5b      	ldrh	r3, [r3, #26]
 800fbe2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d014      	beq.n	800fc14 <tcp_receive+0x27c>
 800fbea:	2301      	movs	r3, #1
 800fbec:	e013      	b.n	800fc16 <tcp_receive+0x27e>
 800fbee:	bf00      	nop
 800fbf0:	080171cc 	.word	0x080171cc
 800fbf4:	080174fc 	.word	0x080174fc
 800fbf8:	08017218 	.word	0x08017218
 800fbfc:	08017518 	.word	0x08017518
 800fc00:	24007d84 	.word	0x24007d84
 800fc04:	24007d78 	.word	0x24007d78
 800fc08:	24007d7c 	.word	0x24007d7c
 800fc0c:	24007d68 	.word	0x24007d68
 800fc10:	24007d82 	.word	0x24007d82
 800fc14:	2302      	movs	r3, #2
 800fc16:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800fc1a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800fc1e:	b29a      	uxth	r2, r3
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fc24:	fb12 f303 	smulbb	r3, r2, r3
 800fc28:	b29b      	uxth	r3, r3
 800fc2a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fc2c:	4293      	cmp	r3, r2
 800fc2e:	bf28      	it	cs
 800fc30:	4613      	movcs	r3, r2
 800fc32:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fc3a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fc3c:	4413      	add	r3, r2
 800fc3e:	b29a      	uxth	r2, r3
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fc46:	429a      	cmp	r2, r3
 800fc48:	d309      	bcc.n	800fc5e <tcp_receive+0x2c6>
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fc50:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fc52:	4413      	add	r3, r2
 800fc54:	b29a      	uxth	r2, r3
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fc5c:	e04e      	b.n	800fcfc <tcp_receive+0x364>
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fc64:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fc68:	e048      	b.n	800fcfc <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fc70:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fc72:	4413      	add	r3, r2
 800fc74:	b29a      	uxth	r2, r3
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800fc7c:	429a      	cmp	r2, r3
 800fc7e:	d309      	bcc.n	800fc94 <tcp_receive+0x2fc>
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fc86:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fc88:	4413      	add	r3, r2
 800fc8a:	b29a      	uxth	r2, r3
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800fc92:	e004      	b.n	800fc9e <tcp_receive+0x306>
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fc9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fcaa:	429a      	cmp	r2, r3
 800fcac:	d326      	bcc.n	800fcfc <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fcba:	1ad3      	subs	r3, r2, r3
 800fcbc:	b29a      	uxth	r2, r3
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fcce:	4413      	add	r3, r2
 800fcd0:	b29a      	uxth	r2, r3
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fcd8:	429a      	cmp	r2, r3
 800fcda:	d30a      	bcc.n	800fcf2 <tcp_receive+0x35a>
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fce6:	4413      	add	r3, r2
 800fce8:	b29a      	uxth	r2, r3
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fcf0:	e004      	b.n	800fcfc <tcp_receive+0x364>
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fcf8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd04:	4a98      	ldr	r2, [pc, #608]	@ (800ff68 <tcp_receive+0x5d0>)
 800fd06:	6878      	ldr	r0, [r7, #4]
 800fd08:	f7ff fdca 	bl	800f8a0 <tcp_free_acked_segments>
 800fd0c:	4602      	mov	r2, r0
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd1a:	4a94      	ldr	r2, [pc, #592]	@ (800ff6c <tcp_receive+0x5d4>)
 800fd1c:	6878      	ldr	r0, [r7, #4]
 800fd1e:	f7ff fdbf 	bl	800f8a0 <tcp_free_acked_segments>
 800fd22:	4602      	mov	r2, r0
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d104      	bne.n	800fd3a <tcp_receive+0x3a2>
        pcb->rtime = -1;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fd36:	861a      	strh	r2, [r3, #48]	@ 0x30
 800fd38:	e002      	b.n	800fd40 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	2200      	movs	r2, #0
 800fd3e:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	2200      	movs	r2, #0
 800fd44:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d103      	bne.n	800fd56 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	2200      	movs	r2, #0
 800fd52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 800fd5c:	4b84      	ldr	r3, [pc, #528]	@ (800ff70 <tcp_receive+0x5d8>)
 800fd5e:	881b      	ldrh	r3, [r3, #0]
 800fd60:	4413      	add	r3, r2
 800fd62:	b29a      	uxth	r2, r3
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	8b5b      	ldrh	r3, [r3, #26]
 800fd6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d035      	beq.n	800fde2 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d118      	bne.n	800fdb0 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d00c      	beq.n	800fda0 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd8e:	68db      	ldr	r3, [r3, #12]
 800fd90:	685b      	ldr	r3, [r3, #4]
 800fd92:	4618      	mov	r0, r3
 800fd94:	f7fb f87c 	bl	800ae90 <lwip_htonl>
 800fd98:	4603      	mov	r3, r0
 800fd9a:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	dc20      	bgt.n	800fde2 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	8b5b      	ldrh	r3, [r3, #26]
 800fda4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fda8:	b29a      	uxth	r2, r3
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fdae:	e018      	b.n	800fde2 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fdb8:	68db      	ldr	r3, [r3, #12]
 800fdba:	685b      	ldr	r3, [r3, #4]
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f7fb f867 	bl	800ae90 <lwip_htonl>
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	1ae3      	subs	r3, r4, r3
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	dc0b      	bgt.n	800fde2 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	8b5b      	ldrh	r3, [r3, #26]
 800fdce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fdd2:	b29a      	uxth	r2, r3
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fdd8:	e003      	b.n	800fde2 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800fdda:	6878      	ldr	r0, [r7, #4]
 800fddc:	f001 ff72 	bl	8011cc4 <tcp_send_empty_ack>
 800fde0:	e000      	b.n	800fde4 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fde2:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d05b      	beq.n	800fea4 <tcp_receive+0x50c>
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fdf0:	4b60      	ldr	r3, [pc, #384]	@ (800ff74 <tcp_receive+0x5dc>)
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	1ad3      	subs	r3, r2, r3
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	da54      	bge.n	800fea4 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800fdfa:	4b5f      	ldr	r3, [pc, #380]	@ (800ff78 <tcp_receive+0x5e0>)
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	b29a      	uxth	r2, r3
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fe04:	b29b      	uxth	r3, r3
 800fe06:	1ad3      	subs	r3, r2, r3
 800fe08:	b29b      	uxth	r3, r3
 800fe0a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800fe0e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fe18:	10db      	asrs	r3, r3, #3
 800fe1a:	b21b      	sxth	r3, r3
 800fe1c:	b29b      	uxth	r3, r3
 800fe1e:	1ad3      	subs	r3, r2, r3
 800fe20:	b29b      	uxth	r3, r3
 800fe22:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fe2c:	b29a      	uxth	r2, r3
 800fe2e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800fe32:	4413      	add	r3, r2
 800fe34:	b29b      	uxth	r3, r3
 800fe36:	b21a      	sxth	r2, r3
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 800fe3c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	da05      	bge.n	800fe50 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 800fe44:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800fe48:	425b      	negs	r3, r3
 800fe4a:	b29b      	uxth	r3, r3
 800fe4c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800fe50:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fe5a:	109b      	asrs	r3, r3, #2
 800fe5c:	b21b      	sxth	r3, r3
 800fe5e:	b29b      	uxth	r3, r3
 800fe60:	1ad3      	subs	r3, r2, r3
 800fe62:	b29b      	uxth	r3, r3
 800fe64:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fe6e:	b29a      	uxth	r2, r3
 800fe70:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800fe74:	4413      	add	r3, r2
 800fe76:	b29b      	uxth	r3, r3
 800fe78:	b21a      	sxth	r2, r3
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fe84:	10db      	asrs	r3, r3, #3
 800fe86:	b21b      	sxth	r3, r3
 800fe88:	b29a      	uxth	r2, r3
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fe90:	b29b      	uxth	r3, r3
 800fe92:	4413      	add	r3, r2
 800fe94:	b29b      	uxth	r3, r3
 800fe96:	b21a      	sxth	r2, r3
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2200      	movs	r2, #0
 800fea2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800fea4:	4b35      	ldr	r3, [pc, #212]	@ (800ff7c <tcp_receive+0x5e4>)
 800fea6:	881b      	ldrh	r3, [r3, #0]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	f000 84df 	beq.w	801086c <tcp_receive+0xed4>
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	7d1b      	ldrb	r3, [r3, #20]
 800feb2:	2b06      	cmp	r3, #6
 800feb4:	f200 84da 	bhi.w	801086c <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800febc:	4b30      	ldr	r3, [pc, #192]	@ (800ff80 <tcp_receive+0x5e8>)
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	1ad3      	subs	r3, r2, r3
 800fec2:	3b01      	subs	r3, #1
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	f2c0 808f 	blt.w	800ffe8 <tcp_receive+0x650>
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fece:	4b2b      	ldr	r3, [pc, #172]	@ (800ff7c <tcp_receive+0x5e4>)
 800fed0:	881b      	ldrh	r3, [r3, #0]
 800fed2:	4619      	mov	r1, r3
 800fed4:	4b2a      	ldr	r3, [pc, #168]	@ (800ff80 <tcp_receive+0x5e8>)
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	440b      	add	r3, r1
 800feda:	1ad3      	subs	r3, r2, r3
 800fedc:	3301      	adds	r3, #1
 800fede:	2b00      	cmp	r3, #0
 800fee0:	f300 8082 	bgt.w	800ffe8 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800fee4:	4b27      	ldr	r3, [pc, #156]	@ (800ff84 <tcp_receive+0x5ec>)
 800fee6:	685b      	ldr	r3, [r3, #4]
 800fee8:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800feee:	4b24      	ldr	r3, [pc, #144]	@ (800ff80 <tcp_receive+0x5e8>)
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	1ad3      	subs	r3, r2, r3
 800fef4:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800fef6:	4b23      	ldr	r3, [pc, #140]	@ (800ff84 <tcp_receive+0x5ec>)
 800fef8:	685b      	ldr	r3, [r3, #4]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d106      	bne.n	800ff0c <tcp_receive+0x574>
 800fefe:	4b22      	ldr	r3, [pc, #136]	@ (800ff88 <tcp_receive+0x5f0>)
 800ff00:	f240 5294 	movw	r2, #1428	@ 0x594
 800ff04:	4921      	ldr	r1, [pc, #132]	@ (800ff8c <tcp_receive+0x5f4>)
 800ff06:	4822      	ldr	r0, [pc, #136]	@ (800ff90 <tcp_receive+0x5f8>)
 800ff08:	f005 f874 	bl	8014ff4 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800ff0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff0e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ff12:	4293      	cmp	r3, r2
 800ff14:	d906      	bls.n	800ff24 <tcp_receive+0x58c>
 800ff16:	4b1c      	ldr	r3, [pc, #112]	@ (800ff88 <tcp_receive+0x5f0>)
 800ff18:	f240 5295 	movw	r2, #1429	@ 0x595
 800ff1c:	491d      	ldr	r1, [pc, #116]	@ (800ff94 <tcp_receive+0x5fc>)
 800ff1e:	481c      	ldr	r0, [pc, #112]	@ (800ff90 <tcp_receive+0x5f8>)
 800ff20:	f005 f868 	bl	8014ff4 <iprintf>
      off = (u16_t)off32;
 800ff24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff26:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800ff2a:	4b16      	ldr	r3, [pc, #88]	@ (800ff84 <tcp_receive+0x5ec>)
 800ff2c:	685b      	ldr	r3, [r3, #4]
 800ff2e:	891b      	ldrh	r3, [r3, #8]
 800ff30:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800ff34:	429a      	cmp	r2, r3
 800ff36:	d906      	bls.n	800ff46 <tcp_receive+0x5ae>
 800ff38:	4b13      	ldr	r3, [pc, #76]	@ (800ff88 <tcp_receive+0x5f0>)
 800ff3a:	f240 5297 	movw	r2, #1431	@ 0x597
 800ff3e:	4916      	ldr	r1, [pc, #88]	@ (800ff98 <tcp_receive+0x600>)
 800ff40:	4813      	ldr	r0, [pc, #76]	@ (800ff90 <tcp_receive+0x5f8>)
 800ff42:	f005 f857 	bl	8014ff4 <iprintf>
      inseg.len -= off;
 800ff46:	4b0f      	ldr	r3, [pc, #60]	@ (800ff84 <tcp_receive+0x5ec>)
 800ff48:	891a      	ldrh	r2, [r3, #8]
 800ff4a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ff4e:	1ad3      	subs	r3, r2, r3
 800ff50:	b29a      	uxth	r2, r3
 800ff52:	4b0c      	ldr	r3, [pc, #48]	@ (800ff84 <tcp_receive+0x5ec>)
 800ff54:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800ff56:	4b0b      	ldr	r3, [pc, #44]	@ (800ff84 <tcp_receive+0x5ec>)
 800ff58:	685b      	ldr	r3, [r3, #4]
 800ff5a:	891a      	ldrh	r2, [r3, #8]
 800ff5c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ff60:	1ad3      	subs	r3, r2, r3
 800ff62:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 800ff64:	e02a      	b.n	800ffbc <tcp_receive+0x624>
 800ff66:	bf00      	nop
 800ff68:	08017534 	.word	0x08017534
 800ff6c:	0801753c 	.word	0x0801753c
 800ff70:	24007d80 	.word	0x24007d80
 800ff74:	24007d7c 	.word	0x24007d7c
 800ff78:	24007d40 	.word	0x24007d40
 800ff7c:	24007d82 	.word	0x24007d82
 800ff80:	24007d78 	.word	0x24007d78
 800ff84:	24007d58 	.word	0x24007d58
 800ff88:	080171cc 	.word	0x080171cc
 800ff8c:	08017544 	.word	0x08017544
 800ff90:	08017218 	.word	0x08017218
 800ff94:	08017554 	.word	0x08017554
 800ff98:	08017564 	.word	0x08017564
        off -= p->len;
 800ff9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff9e:	895b      	ldrh	r3, [r3, #10]
 800ffa0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800ffa4:	1ad3      	subs	r3, r2, r3
 800ffa6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800ffaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ffac:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800ffae:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800ffb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800ffb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 800ffbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ffbe:	895b      	ldrh	r3, [r3, #10]
 800ffc0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800ffc4:	429a      	cmp	r2, r3
 800ffc6:	d8e9      	bhi.n	800ff9c <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800ffc8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ffcc:	4619      	mov	r1, r3
 800ffce:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800ffd0:	f7fc fb64 	bl	800c69c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffd8:	4a90      	ldr	r2, [pc, #576]	@ (801021c <tcp_receive+0x884>)
 800ffda:	6013      	str	r3, [r2, #0]
 800ffdc:	4b90      	ldr	r3, [pc, #576]	@ (8010220 <tcp_receive+0x888>)
 800ffde:	68db      	ldr	r3, [r3, #12]
 800ffe0:	4a8e      	ldr	r2, [pc, #568]	@ (801021c <tcp_receive+0x884>)
 800ffe2:	6812      	ldr	r2, [r2, #0]
 800ffe4:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800ffe6:	e00d      	b.n	8010004 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800ffe8:	4b8c      	ldr	r3, [pc, #560]	@ (801021c <tcp_receive+0x884>)
 800ffea:	681a      	ldr	r2, [r3, #0]
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fff0:	1ad3      	subs	r3, r2, r3
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	da06      	bge.n	8010004 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	8b5b      	ldrh	r3, [r3, #26]
 800fffa:	f043 0302 	orr.w	r3, r3, #2
 800fffe:	b29a      	uxth	r2, r3
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010004:	4b85      	ldr	r3, [pc, #532]	@ (801021c <tcp_receive+0x884>)
 8010006:	681a      	ldr	r2, [r3, #0]
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801000c:	1ad3      	subs	r3, r2, r3
 801000e:	2b00      	cmp	r3, #0
 8010010:	f2c0 8427 	blt.w	8010862 <tcp_receive+0xeca>
 8010014:	4b81      	ldr	r3, [pc, #516]	@ (801021c <tcp_receive+0x884>)
 8010016:	681a      	ldr	r2, [r3, #0]
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801001c:	6879      	ldr	r1, [r7, #4]
 801001e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010020:	440b      	add	r3, r1
 8010022:	1ad3      	subs	r3, r2, r3
 8010024:	3301      	adds	r3, #1
 8010026:	2b00      	cmp	r3, #0
 8010028:	f300 841b 	bgt.w	8010862 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010030:	4b7a      	ldr	r3, [pc, #488]	@ (801021c <tcp_receive+0x884>)
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	429a      	cmp	r2, r3
 8010036:	f040 8298 	bne.w	801056a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801003a:	4b79      	ldr	r3, [pc, #484]	@ (8010220 <tcp_receive+0x888>)
 801003c:	891c      	ldrh	r4, [r3, #8]
 801003e:	4b78      	ldr	r3, [pc, #480]	@ (8010220 <tcp_receive+0x888>)
 8010040:	68db      	ldr	r3, [r3, #12]
 8010042:	899b      	ldrh	r3, [r3, #12]
 8010044:	b29b      	uxth	r3, r3
 8010046:	4618      	mov	r0, r3
 8010048:	f7fa ff0c 	bl	800ae64 <lwip_htons>
 801004c:	4603      	mov	r3, r0
 801004e:	b2db      	uxtb	r3, r3
 8010050:	f003 0303 	and.w	r3, r3, #3
 8010054:	2b00      	cmp	r3, #0
 8010056:	d001      	beq.n	801005c <tcp_receive+0x6c4>
 8010058:	2301      	movs	r3, #1
 801005a:	e000      	b.n	801005e <tcp_receive+0x6c6>
 801005c:	2300      	movs	r3, #0
 801005e:	4423      	add	r3, r4
 8010060:	b29a      	uxth	r2, r3
 8010062:	4b70      	ldr	r3, [pc, #448]	@ (8010224 <tcp_receive+0x88c>)
 8010064:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801006a:	4b6e      	ldr	r3, [pc, #440]	@ (8010224 <tcp_receive+0x88c>)
 801006c:	881b      	ldrh	r3, [r3, #0]
 801006e:	429a      	cmp	r2, r3
 8010070:	d274      	bcs.n	801015c <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010072:	4b6b      	ldr	r3, [pc, #428]	@ (8010220 <tcp_receive+0x888>)
 8010074:	68db      	ldr	r3, [r3, #12]
 8010076:	899b      	ldrh	r3, [r3, #12]
 8010078:	b29b      	uxth	r3, r3
 801007a:	4618      	mov	r0, r3
 801007c:	f7fa fef2 	bl	800ae64 <lwip_htons>
 8010080:	4603      	mov	r3, r0
 8010082:	b2db      	uxtb	r3, r3
 8010084:	f003 0301 	and.w	r3, r3, #1
 8010088:	2b00      	cmp	r3, #0
 801008a:	d01e      	beq.n	80100ca <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801008c:	4b64      	ldr	r3, [pc, #400]	@ (8010220 <tcp_receive+0x888>)
 801008e:	68db      	ldr	r3, [r3, #12]
 8010090:	899b      	ldrh	r3, [r3, #12]
 8010092:	b29b      	uxth	r3, r3
 8010094:	b21b      	sxth	r3, r3
 8010096:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801009a:	b21c      	sxth	r4, r3
 801009c:	4b60      	ldr	r3, [pc, #384]	@ (8010220 <tcp_receive+0x888>)
 801009e:	68db      	ldr	r3, [r3, #12]
 80100a0:	899b      	ldrh	r3, [r3, #12]
 80100a2:	b29b      	uxth	r3, r3
 80100a4:	4618      	mov	r0, r3
 80100a6:	f7fa fedd 	bl	800ae64 <lwip_htons>
 80100aa:	4603      	mov	r3, r0
 80100ac:	b2db      	uxtb	r3, r3
 80100ae:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80100b2:	b29b      	uxth	r3, r3
 80100b4:	4618      	mov	r0, r3
 80100b6:	f7fa fed5 	bl	800ae64 <lwip_htons>
 80100ba:	4603      	mov	r3, r0
 80100bc:	b21b      	sxth	r3, r3
 80100be:	4323      	orrs	r3, r4
 80100c0:	b21a      	sxth	r2, r3
 80100c2:	4b57      	ldr	r3, [pc, #348]	@ (8010220 <tcp_receive+0x888>)
 80100c4:	68db      	ldr	r3, [r3, #12]
 80100c6:	b292      	uxth	r2, r2
 80100c8:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80100ce:	4b54      	ldr	r3, [pc, #336]	@ (8010220 <tcp_receive+0x888>)
 80100d0:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80100d2:	4b53      	ldr	r3, [pc, #332]	@ (8010220 <tcp_receive+0x888>)
 80100d4:	68db      	ldr	r3, [r3, #12]
 80100d6:	899b      	ldrh	r3, [r3, #12]
 80100d8:	b29b      	uxth	r3, r3
 80100da:	4618      	mov	r0, r3
 80100dc:	f7fa fec2 	bl	800ae64 <lwip_htons>
 80100e0:	4603      	mov	r3, r0
 80100e2:	b2db      	uxtb	r3, r3
 80100e4:	f003 0302 	and.w	r3, r3, #2
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d005      	beq.n	80100f8 <tcp_receive+0x760>
            inseg.len -= 1;
 80100ec:	4b4c      	ldr	r3, [pc, #304]	@ (8010220 <tcp_receive+0x888>)
 80100ee:	891b      	ldrh	r3, [r3, #8]
 80100f0:	3b01      	subs	r3, #1
 80100f2:	b29a      	uxth	r2, r3
 80100f4:	4b4a      	ldr	r3, [pc, #296]	@ (8010220 <tcp_receive+0x888>)
 80100f6:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80100f8:	4b49      	ldr	r3, [pc, #292]	@ (8010220 <tcp_receive+0x888>)
 80100fa:	685b      	ldr	r3, [r3, #4]
 80100fc:	4a48      	ldr	r2, [pc, #288]	@ (8010220 <tcp_receive+0x888>)
 80100fe:	8912      	ldrh	r2, [r2, #8]
 8010100:	4611      	mov	r1, r2
 8010102:	4618      	mov	r0, r3
 8010104:	f7fc f9cc 	bl	800c4a0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8010108:	4b45      	ldr	r3, [pc, #276]	@ (8010220 <tcp_receive+0x888>)
 801010a:	891c      	ldrh	r4, [r3, #8]
 801010c:	4b44      	ldr	r3, [pc, #272]	@ (8010220 <tcp_receive+0x888>)
 801010e:	68db      	ldr	r3, [r3, #12]
 8010110:	899b      	ldrh	r3, [r3, #12]
 8010112:	b29b      	uxth	r3, r3
 8010114:	4618      	mov	r0, r3
 8010116:	f7fa fea5 	bl	800ae64 <lwip_htons>
 801011a:	4603      	mov	r3, r0
 801011c:	b2db      	uxtb	r3, r3
 801011e:	f003 0303 	and.w	r3, r3, #3
 8010122:	2b00      	cmp	r3, #0
 8010124:	d001      	beq.n	801012a <tcp_receive+0x792>
 8010126:	2301      	movs	r3, #1
 8010128:	e000      	b.n	801012c <tcp_receive+0x794>
 801012a:	2300      	movs	r3, #0
 801012c:	4423      	add	r3, r4
 801012e:	b29a      	uxth	r2, r3
 8010130:	4b3c      	ldr	r3, [pc, #240]	@ (8010224 <tcp_receive+0x88c>)
 8010132:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010134:	4b3b      	ldr	r3, [pc, #236]	@ (8010224 <tcp_receive+0x88c>)
 8010136:	881b      	ldrh	r3, [r3, #0]
 8010138:	461a      	mov	r2, r3
 801013a:	4b38      	ldr	r3, [pc, #224]	@ (801021c <tcp_receive+0x884>)
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	441a      	add	r2, r3
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010144:	6879      	ldr	r1, [r7, #4]
 8010146:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010148:	440b      	add	r3, r1
 801014a:	429a      	cmp	r2, r3
 801014c:	d006      	beq.n	801015c <tcp_receive+0x7c4>
 801014e:	4b36      	ldr	r3, [pc, #216]	@ (8010228 <tcp_receive+0x890>)
 8010150:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8010154:	4935      	ldr	r1, [pc, #212]	@ (801022c <tcp_receive+0x894>)
 8010156:	4836      	ldr	r0, [pc, #216]	@ (8010230 <tcp_receive+0x898>)
 8010158:	f004 ff4c 	bl	8014ff4 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010160:	2b00      	cmp	r3, #0
 8010162:	f000 80e6 	beq.w	8010332 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010166:	4b2e      	ldr	r3, [pc, #184]	@ (8010220 <tcp_receive+0x888>)
 8010168:	68db      	ldr	r3, [r3, #12]
 801016a:	899b      	ldrh	r3, [r3, #12]
 801016c:	b29b      	uxth	r3, r3
 801016e:	4618      	mov	r0, r3
 8010170:	f7fa fe78 	bl	800ae64 <lwip_htons>
 8010174:	4603      	mov	r3, r0
 8010176:	b2db      	uxtb	r3, r3
 8010178:	f003 0301 	and.w	r3, r3, #1
 801017c:	2b00      	cmp	r3, #0
 801017e:	d010      	beq.n	80101a2 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8010180:	e00a      	b.n	8010198 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010186:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801018c:	681a      	ldr	r2, [r3, #0]
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8010192:	68f8      	ldr	r0, [r7, #12]
 8010194:	f7fd fd8f 	bl	800dcb6 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801019c:	2b00      	cmp	r3, #0
 801019e:	d1f0      	bne.n	8010182 <tcp_receive+0x7ea>
 80101a0:	e0c7      	b.n	8010332 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80101a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80101a8:	e051      	b.n	801024e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80101aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101ac:	68db      	ldr	r3, [r3, #12]
 80101ae:	899b      	ldrh	r3, [r3, #12]
 80101b0:	b29b      	uxth	r3, r3
 80101b2:	4618      	mov	r0, r3
 80101b4:	f7fa fe56 	bl	800ae64 <lwip_htons>
 80101b8:	4603      	mov	r3, r0
 80101ba:	b2db      	uxtb	r3, r3
 80101bc:	f003 0301 	and.w	r3, r3, #1
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d03c      	beq.n	801023e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80101c4:	4b16      	ldr	r3, [pc, #88]	@ (8010220 <tcp_receive+0x888>)
 80101c6:	68db      	ldr	r3, [r3, #12]
 80101c8:	899b      	ldrh	r3, [r3, #12]
 80101ca:	b29b      	uxth	r3, r3
 80101cc:	4618      	mov	r0, r3
 80101ce:	f7fa fe49 	bl	800ae64 <lwip_htons>
 80101d2:	4603      	mov	r3, r0
 80101d4:	b2db      	uxtb	r3, r3
 80101d6:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d12f      	bne.n	801023e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80101de:	4b10      	ldr	r3, [pc, #64]	@ (8010220 <tcp_receive+0x888>)
 80101e0:	68db      	ldr	r3, [r3, #12]
 80101e2:	899b      	ldrh	r3, [r3, #12]
 80101e4:	b29c      	uxth	r4, r3
 80101e6:	2001      	movs	r0, #1
 80101e8:	f7fa fe3c 	bl	800ae64 <lwip_htons>
 80101ec:	4603      	mov	r3, r0
 80101ee:	461a      	mov	r2, r3
 80101f0:	4b0b      	ldr	r3, [pc, #44]	@ (8010220 <tcp_receive+0x888>)
 80101f2:	68db      	ldr	r3, [r3, #12]
 80101f4:	4322      	orrs	r2, r4
 80101f6:	b292      	uxth	r2, r2
 80101f8:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80101fa:	4b09      	ldr	r3, [pc, #36]	@ (8010220 <tcp_receive+0x888>)
 80101fc:	891c      	ldrh	r4, [r3, #8]
 80101fe:	4b08      	ldr	r3, [pc, #32]	@ (8010220 <tcp_receive+0x888>)
 8010200:	68db      	ldr	r3, [r3, #12]
 8010202:	899b      	ldrh	r3, [r3, #12]
 8010204:	b29b      	uxth	r3, r3
 8010206:	4618      	mov	r0, r3
 8010208:	f7fa fe2c 	bl	800ae64 <lwip_htons>
 801020c:	4603      	mov	r3, r0
 801020e:	b2db      	uxtb	r3, r3
 8010210:	f003 0303 	and.w	r3, r3, #3
 8010214:	2b00      	cmp	r3, #0
 8010216:	d00d      	beq.n	8010234 <tcp_receive+0x89c>
 8010218:	2301      	movs	r3, #1
 801021a:	e00c      	b.n	8010236 <tcp_receive+0x89e>
 801021c:	24007d78 	.word	0x24007d78
 8010220:	24007d58 	.word	0x24007d58
 8010224:	24007d82 	.word	0x24007d82
 8010228:	080171cc 	.word	0x080171cc
 801022c:	08017574 	.word	0x08017574
 8010230:	08017218 	.word	0x08017218
 8010234:	2300      	movs	r3, #0
 8010236:	4423      	add	r3, r4
 8010238:	b29a      	uxth	r2, r3
 801023a:	4b98      	ldr	r3, [pc, #608]	@ (801049c <tcp_receive+0xb04>)
 801023c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801023e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010240:	613b      	str	r3, [r7, #16]
              next = next->next;
 8010242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8010248:	6938      	ldr	r0, [r7, #16]
 801024a:	f7fd fd34 	bl	800dcb6 <tcp_seg_free>
            while (next &&
 801024e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010250:	2b00      	cmp	r3, #0
 8010252:	d00e      	beq.n	8010272 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8010254:	4b91      	ldr	r3, [pc, #580]	@ (801049c <tcp_receive+0xb04>)
 8010256:	881b      	ldrh	r3, [r3, #0]
 8010258:	461a      	mov	r2, r3
 801025a:	4b91      	ldr	r3, [pc, #580]	@ (80104a0 <tcp_receive+0xb08>)
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	441a      	add	r2, r3
 8010260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010262:	68db      	ldr	r3, [r3, #12]
 8010264:	685b      	ldr	r3, [r3, #4]
 8010266:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010268:	8909      	ldrh	r1, [r1, #8]
 801026a:	440b      	add	r3, r1
 801026c:	1ad3      	subs	r3, r2, r3
            while (next &&
 801026e:	2b00      	cmp	r3, #0
 8010270:	da9b      	bge.n	80101aa <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8010272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010274:	2b00      	cmp	r3, #0
 8010276:	d059      	beq.n	801032c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8010278:	4b88      	ldr	r3, [pc, #544]	@ (801049c <tcp_receive+0xb04>)
 801027a:	881b      	ldrh	r3, [r3, #0]
 801027c:	461a      	mov	r2, r3
 801027e:	4b88      	ldr	r3, [pc, #544]	@ (80104a0 <tcp_receive+0xb08>)
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	441a      	add	r2, r3
 8010284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010286:	68db      	ldr	r3, [r3, #12]
 8010288:	685b      	ldr	r3, [r3, #4]
 801028a:	1ad3      	subs	r3, r2, r3
            if (next &&
 801028c:	2b00      	cmp	r3, #0
 801028e:	dd4d      	ble.n	801032c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8010290:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010292:	68db      	ldr	r3, [r3, #12]
 8010294:	685b      	ldr	r3, [r3, #4]
 8010296:	b29a      	uxth	r2, r3
 8010298:	4b81      	ldr	r3, [pc, #516]	@ (80104a0 <tcp_receive+0xb08>)
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	b29b      	uxth	r3, r3
 801029e:	1ad3      	subs	r3, r2, r3
 80102a0:	b29a      	uxth	r2, r3
 80102a2:	4b80      	ldr	r3, [pc, #512]	@ (80104a4 <tcp_receive+0xb0c>)
 80102a4:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80102a6:	4b7f      	ldr	r3, [pc, #508]	@ (80104a4 <tcp_receive+0xb0c>)
 80102a8:	68db      	ldr	r3, [r3, #12]
 80102aa:	899b      	ldrh	r3, [r3, #12]
 80102ac:	b29b      	uxth	r3, r3
 80102ae:	4618      	mov	r0, r3
 80102b0:	f7fa fdd8 	bl	800ae64 <lwip_htons>
 80102b4:	4603      	mov	r3, r0
 80102b6:	b2db      	uxtb	r3, r3
 80102b8:	f003 0302 	and.w	r3, r3, #2
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d005      	beq.n	80102cc <tcp_receive+0x934>
                inseg.len -= 1;
 80102c0:	4b78      	ldr	r3, [pc, #480]	@ (80104a4 <tcp_receive+0xb0c>)
 80102c2:	891b      	ldrh	r3, [r3, #8]
 80102c4:	3b01      	subs	r3, #1
 80102c6:	b29a      	uxth	r2, r3
 80102c8:	4b76      	ldr	r3, [pc, #472]	@ (80104a4 <tcp_receive+0xb0c>)
 80102ca:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80102cc:	4b75      	ldr	r3, [pc, #468]	@ (80104a4 <tcp_receive+0xb0c>)
 80102ce:	685b      	ldr	r3, [r3, #4]
 80102d0:	4a74      	ldr	r2, [pc, #464]	@ (80104a4 <tcp_receive+0xb0c>)
 80102d2:	8912      	ldrh	r2, [r2, #8]
 80102d4:	4611      	mov	r1, r2
 80102d6:	4618      	mov	r0, r3
 80102d8:	f7fc f8e2 	bl	800c4a0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80102dc:	4b71      	ldr	r3, [pc, #452]	@ (80104a4 <tcp_receive+0xb0c>)
 80102de:	891c      	ldrh	r4, [r3, #8]
 80102e0:	4b70      	ldr	r3, [pc, #448]	@ (80104a4 <tcp_receive+0xb0c>)
 80102e2:	68db      	ldr	r3, [r3, #12]
 80102e4:	899b      	ldrh	r3, [r3, #12]
 80102e6:	b29b      	uxth	r3, r3
 80102e8:	4618      	mov	r0, r3
 80102ea:	f7fa fdbb 	bl	800ae64 <lwip_htons>
 80102ee:	4603      	mov	r3, r0
 80102f0:	b2db      	uxtb	r3, r3
 80102f2:	f003 0303 	and.w	r3, r3, #3
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d001      	beq.n	80102fe <tcp_receive+0x966>
 80102fa:	2301      	movs	r3, #1
 80102fc:	e000      	b.n	8010300 <tcp_receive+0x968>
 80102fe:	2300      	movs	r3, #0
 8010300:	4423      	add	r3, r4
 8010302:	b29a      	uxth	r2, r3
 8010304:	4b65      	ldr	r3, [pc, #404]	@ (801049c <tcp_receive+0xb04>)
 8010306:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8010308:	4b64      	ldr	r3, [pc, #400]	@ (801049c <tcp_receive+0xb04>)
 801030a:	881b      	ldrh	r3, [r3, #0]
 801030c:	461a      	mov	r2, r3
 801030e:	4b64      	ldr	r3, [pc, #400]	@ (80104a0 <tcp_receive+0xb08>)
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	441a      	add	r2, r3
 8010314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010316:	68db      	ldr	r3, [r3, #12]
 8010318:	685b      	ldr	r3, [r3, #4]
 801031a:	429a      	cmp	r2, r3
 801031c:	d006      	beq.n	801032c <tcp_receive+0x994>
 801031e:	4b62      	ldr	r3, [pc, #392]	@ (80104a8 <tcp_receive+0xb10>)
 8010320:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8010324:	4961      	ldr	r1, [pc, #388]	@ (80104ac <tcp_receive+0xb14>)
 8010326:	4862      	ldr	r0, [pc, #392]	@ (80104b0 <tcp_receive+0xb18>)
 8010328:	f004 fe64 	bl	8014ff4 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010330:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8010332:	4b5a      	ldr	r3, [pc, #360]	@ (801049c <tcp_receive+0xb04>)
 8010334:	881b      	ldrh	r3, [r3, #0]
 8010336:	461a      	mov	r2, r3
 8010338:	4b59      	ldr	r3, [pc, #356]	@ (80104a0 <tcp_receive+0xb08>)
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	441a      	add	r2, r3
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010346:	4b55      	ldr	r3, [pc, #340]	@ (801049c <tcp_receive+0xb04>)
 8010348:	881b      	ldrh	r3, [r3, #0]
 801034a:	429a      	cmp	r2, r3
 801034c:	d206      	bcs.n	801035c <tcp_receive+0x9c4>
 801034e:	4b56      	ldr	r3, [pc, #344]	@ (80104a8 <tcp_receive+0xb10>)
 8010350:	f240 6207 	movw	r2, #1543	@ 0x607
 8010354:	4957      	ldr	r1, [pc, #348]	@ (80104b4 <tcp_receive+0xb1c>)
 8010356:	4856      	ldr	r0, [pc, #344]	@ (80104b0 <tcp_receive+0xb18>)
 8010358:	f004 fe4c 	bl	8014ff4 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010360:	4b4e      	ldr	r3, [pc, #312]	@ (801049c <tcp_receive+0xb04>)
 8010362:	881b      	ldrh	r3, [r3, #0]
 8010364:	1ad3      	subs	r3, r2, r3
 8010366:	b29a      	uxth	r2, r3
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801036c:	6878      	ldr	r0, [r7, #4]
 801036e:	f7fc ffbf 	bl	800d2f0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8010372:	4b4c      	ldr	r3, [pc, #304]	@ (80104a4 <tcp_receive+0xb0c>)
 8010374:	685b      	ldr	r3, [r3, #4]
 8010376:	891b      	ldrh	r3, [r3, #8]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d006      	beq.n	801038a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801037c:	4b49      	ldr	r3, [pc, #292]	@ (80104a4 <tcp_receive+0xb0c>)
 801037e:	685b      	ldr	r3, [r3, #4]
 8010380:	4a4d      	ldr	r2, [pc, #308]	@ (80104b8 <tcp_receive+0xb20>)
 8010382:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010384:	4b47      	ldr	r3, [pc, #284]	@ (80104a4 <tcp_receive+0xb0c>)
 8010386:	2200      	movs	r2, #0
 8010388:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801038a:	4b46      	ldr	r3, [pc, #280]	@ (80104a4 <tcp_receive+0xb0c>)
 801038c:	68db      	ldr	r3, [r3, #12]
 801038e:	899b      	ldrh	r3, [r3, #12]
 8010390:	b29b      	uxth	r3, r3
 8010392:	4618      	mov	r0, r3
 8010394:	f7fa fd66 	bl	800ae64 <lwip_htons>
 8010398:	4603      	mov	r3, r0
 801039a:	b2db      	uxtb	r3, r3
 801039c:	f003 0301 	and.w	r3, r3, #1
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	f000 80b8 	beq.w	8010516 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80103a6:	4b45      	ldr	r3, [pc, #276]	@ (80104bc <tcp_receive+0xb24>)
 80103a8:	781b      	ldrb	r3, [r3, #0]
 80103aa:	f043 0320 	orr.w	r3, r3, #32
 80103ae:	b2da      	uxtb	r2, r3
 80103b0:	4b42      	ldr	r3, [pc, #264]	@ (80104bc <tcp_receive+0xb24>)
 80103b2:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80103b4:	e0af      	b.n	8010516 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80103ba:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80103c0:	68db      	ldr	r3, [r3, #12]
 80103c2:	685b      	ldr	r3, [r3, #4]
 80103c4:	4a36      	ldr	r2, [pc, #216]	@ (80104a0 <tcp_receive+0xb08>)
 80103c6:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	891b      	ldrh	r3, [r3, #8]
 80103cc:	461c      	mov	r4, r3
 80103ce:	68bb      	ldr	r3, [r7, #8]
 80103d0:	68db      	ldr	r3, [r3, #12]
 80103d2:	899b      	ldrh	r3, [r3, #12]
 80103d4:	b29b      	uxth	r3, r3
 80103d6:	4618      	mov	r0, r3
 80103d8:	f7fa fd44 	bl	800ae64 <lwip_htons>
 80103dc:	4603      	mov	r3, r0
 80103de:	b2db      	uxtb	r3, r3
 80103e0:	f003 0303 	and.w	r3, r3, #3
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d001      	beq.n	80103ec <tcp_receive+0xa54>
 80103e8:	2301      	movs	r3, #1
 80103ea:	e000      	b.n	80103ee <tcp_receive+0xa56>
 80103ec:	2300      	movs	r3, #0
 80103ee:	191a      	adds	r2, r3, r4
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103f4:	441a      	add	r2, r3
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80103fe:	461c      	mov	r4, r3
 8010400:	68bb      	ldr	r3, [r7, #8]
 8010402:	891b      	ldrh	r3, [r3, #8]
 8010404:	461d      	mov	r5, r3
 8010406:	68bb      	ldr	r3, [r7, #8]
 8010408:	68db      	ldr	r3, [r3, #12]
 801040a:	899b      	ldrh	r3, [r3, #12]
 801040c:	b29b      	uxth	r3, r3
 801040e:	4618      	mov	r0, r3
 8010410:	f7fa fd28 	bl	800ae64 <lwip_htons>
 8010414:	4603      	mov	r3, r0
 8010416:	b2db      	uxtb	r3, r3
 8010418:	f003 0303 	and.w	r3, r3, #3
 801041c:	2b00      	cmp	r3, #0
 801041e:	d001      	beq.n	8010424 <tcp_receive+0xa8c>
 8010420:	2301      	movs	r3, #1
 8010422:	e000      	b.n	8010426 <tcp_receive+0xa8e>
 8010424:	2300      	movs	r3, #0
 8010426:	442b      	add	r3, r5
 8010428:	429c      	cmp	r4, r3
 801042a:	d206      	bcs.n	801043a <tcp_receive+0xaa2>
 801042c:	4b1e      	ldr	r3, [pc, #120]	@ (80104a8 <tcp_receive+0xb10>)
 801042e:	f240 622b 	movw	r2, #1579	@ 0x62b
 8010432:	4923      	ldr	r1, [pc, #140]	@ (80104c0 <tcp_receive+0xb28>)
 8010434:	481e      	ldr	r0, [pc, #120]	@ (80104b0 <tcp_receive+0xb18>)
 8010436:	f004 fddd 	bl	8014ff4 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	891b      	ldrh	r3, [r3, #8]
 801043e:	461c      	mov	r4, r3
 8010440:	68bb      	ldr	r3, [r7, #8]
 8010442:	68db      	ldr	r3, [r3, #12]
 8010444:	899b      	ldrh	r3, [r3, #12]
 8010446:	b29b      	uxth	r3, r3
 8010448:	4618      	mov	r0, r3
 801044a:	f7fa fd0b 	bl	800ae64 <lwip_htons>
 801044e:	4603      	mov	r3, r0
 8010450:	b2db      	uxtb	r3, r3
 8010452:	f003 0303 	and.w	r3, r3, #3
 8010456:	2b00      	cmp	r3, #0
 8010458:	d001      	beq.n	801045e <tcp_receive+0xac6>
 801045a:	2301      	movs	r3, #1
 801045c:	e000      	b.n	8010460 <tcp_receive+0xac8>
 801045e:	2300      	movs	r3, #0
 8010460:	1919      	adds	r1, r3, r4
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010466:	b28b      	uxth	r3, r1
 8010468:	1ad3      	subs	r3, r2, r3
 801046a:	b29a      	uxth	r2, r3
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8010470:	6878      	ldr	r0, [r7, #4]
 8010472:	f7fc ff3d 	bl	800d2f0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8010476:	68bb      	ldr	r3, [r7, #8]
 8010478:	685b      	ldr	r3, [r3, #4]
 801047a:	891b      	ldrh	r3, [r3, #8]
 801047c:	2b00      	cmp	r3, #0
 801047e:	d028      	beq.n	80104d2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8010480:	4b0d      	ldr	r3, [pc, #52]	@ (80104b8 <tcp_receive+0xb20>)
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	2b00      	cmp	r3, #0
 8010486:	d01d      	beq.n	80104c4 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8010488:	4b0b      	ldr	r3, [pc, #44]	@ (80104b8 <tcp_receive+0xb20>)
 801048a:	681a      	ldr	r2, [r3, #0]
 801048c:	68bb      	ldr	r3, [r7, #8]
 801048e:	685b      	ldr	r3, [r3, #4]
 8010490:	4619      	mov	r1, r3
 8010492:	4610      	mov	r0, r2
 8010494:	f7fc fa56 	bl	800c944 <pbuf_cat>
 8010498:	e018      	b.n	80104cc <tcp_receive+0xb34>
 801049a:	bf00      	nop
 801049c:	24007d82 	.word	0x24007d82
 80104a0:	24007d78 	.word	0x24007d78
 80104a4:	24007d58 	.word	0x24007d58
 80104a8:	080171cc 	.word	0x080171cc
 80104ac:	080175ac 	.word	0x080175ac
 80104b0:	08017218 	.word	0x08017218
 80104b4:	080175e8 	.word	0x080175e8
 80104b8:	24007d88 	.word	0x24007d88
 80104bc:	24007d85 	.word	0x24007d85
 80104c0:	08017608 	.word	0x08017608
            } else {
              recv_data = cseg->p;
 80104c4:	68bb      	ldr	r3, [r7, #8]
 80104c6:	685b      	ldr	r3, [r3, #4]
 80104c8:	4a70      	ldr	r2, [pc, #448]	@ (801068c <tcp_receive+0xcf4>)
 80104ca:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80104cc:	68bb      	ldr	r3, [r7, #8]
 80104ce:	2200      	movs	r2, #0
 80104d0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80104d2:	68bb      	ldr	r3, [r7, #8]
 80104d4:	68db      	ldr	r3, [r3, #12]
 80104d6:	899b      	ldrh	r3, [r3, #12]
 80104d8:	b29b      	uxth	r3, r3
 80104da:	4618      	mov	r0, r3
 80104dc:	f7fa fcc2 	bl	800ae64 <lwip_htons>
 80104e0:	4603      	mov	r3, r0
 80104e2:	b2db      	uxtb	r3, r3
 80104e4:	f003 0301 	and.w	r3, r3, #1
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d00d      	beq.n	8010508 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80104ec:	4b68      	ldr	r3, [pc, #416]	@ (8010690 <tcp_receive+0xcf8>)
 80104ee:	781b      	ldrb	r3, [r3, #0]
 80104f0:	f043 0320 	orr.w	r3, r3, #32
 80104f4:	b2da      	uxtb	r2, r3
 80104f6:	4b66      	ldr	r3, [pc, #408]	@ (8010690 <tcp_receive+0xcf8>)
 80104f8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	7d1b      	ldrb	r3, [r3, #20]
 80104fe:	2b04      	cmp	r3, #4
 8010500:	d102      	bne.n	8010508 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	2207      	movs	r2, #7
 8010506:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8010508:	68bb      	ldr	r3, [r7, #8]
 801050a:	681a      	ldr	r2, [r3, #0]
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8010510:	68b8      	ldr	r0, [r7, #8]
 8010512:	f7fd fbd0 	bl	800dcb6 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801051a:	2b00      	cmp	r3, #0
 801051c:	d008      	beq.n	8010530 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010522:	68db      	ldr	r3, [r3, #12]
 8010524:	685a      	ldr	r2, [r3, #4]
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801052a:	429a      	cmp	r2, r3
 801052c:	f43f af43 	beq.w	80103b6 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	8b5b      	ldrh	r3, [r3, #26]
 8010534:	f003 0301 	and.w	r3, r3, #1
 8010538:	2b00      	cmp	r3, #0
 801053a:	d00e      	beq.n	801055a <tcp_receive+0xbc2>
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	8b5b      	ldrh	r3, [r3, #26]
 8010540:	f023 0301 	bic.w	r3, r3, #1
 8010544:	b29a      	uxth	r2, r3
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	835a      	strh	r2, [r3, #26]
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	8b5b      	ldrh	r3, [r3, #26]
 801054e:	f043 0302 	orr.w	r3, r3, #2
 8010552:	b29a      	uxth	r2, r3
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010558:	e187      	b.n	801086a <tcp_receive+0xed2>
        tcp_ack(pcb);
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	8b5b      	ldrh	r3, [r3, #26]
 801055e:	f043 0301 	orr.w	r3, r3, #1
 8010562:	b29a      	uxth	r2, r3
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010568:	e17f      	b.n	801086a <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801056e:	2b00      	cmp	r3, #0
 8010570:	d106      	bne.n	8010580 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8010572:	4848      	ldr	r0, [pc, #288]	@ (8010694 <tcp_receive+0xcfc>)
 8010574:	f7fd fbb8 	bl	800dce8 <tcp_seg_copy>
 8010578:	4602      	mov	r2, r0
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	675a      	str	r2, [r3, #116]	@ 0x74
 801057e:	e16c      	b.n	801085a <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8010580:	2300      	movs	r3, #0
 8010582:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010588:	63bb      	str	r3, [r7, #56]	@ 0x38
 801058a:	e156      	b.n	801083a <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 801058c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801058e:	68db      	ldr	r3, [r3, #12]
 8010590:	685a      	ldr	r2, [r3, #4]
 8010592:	4b41      	ldr	r3, [pc, #260]	@ (8010698 <tcp_receive+0xd00>)
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	429a      	cmp	r2, r3
 8010598:	d11d      	bne.n	80105d6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801059a:	4b3e      	ldr	r3, [pc, #248]	@ (8010694 <tcp_receive+0xcfc>)
 801059c:	891a      	ldrh	r2, [r3, #8]
 801059e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105a0:	891b      	ldrh	r3, [r3, #8]
 80105a2:	429a      	cmp	r2, r3
 80105a4:	f240 814e 	bls.w	8010844 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80105a8:	483a      	ldr	r0, [pc, #232]	@ (8010694 <tcp_receive+0xcfc>)
 80105aa:	f7fd fb9d 	bl	800dce8 <tcp_seg_copy>
 80105ae:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80105b0:	697b      	ldr	r3, [r7, #20]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	f000 8148 	beq.w	8010848 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 80105b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d003      	beq.n	80105c6 <tcp_receive+0xc2e>
                    prev->next = cseg;
 80105be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105c0:	697a      	ldr	r2, [r7, #20]
 80105c2:	601a      	str	r2, [r3, #0]
 80105c4:	e002      	b.n	80105cc <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	697a      	ldr	r2, [r7, #20]
 80105ca:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80105cc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80105ce:	6978      	ldr	r0, [r7, #20]
 80105d0:	f7ff f8de 	bl	800f790 <tcp_oos_insert_segment>
                }
                break;
 80105d4:	e138      	b.n	8010848 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80105d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d117      	bne.n	801060c <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80105dc:	4b2e      	ldr	r3, [pc, #184]	@ (8010698 <tcp_receive+0xd00>)
 80105de:	681a      	ldr	r2, [r3, #0]
 80105e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105e2:	68db      	ldr	r3, [r3, #12]
 80105e4:	685b      	ldr	r3, [r3, #4]
 80105e6:	1ad3      	subs	r3, r2, r3
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	da57      	bge.n	801069c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80105ec:	4829      	ldr	r0, [pc, #164]	@ (8010694 <tcp_receive+0xcfc>)
 80105ee:	f7fd fb7b 	bl	800dce8 <tcp_seg_copy>
 80105f2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80105f4:	69bb      	ldr	r3, [r7, #24]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	f000 8128 	beq.w	801084c <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	69ba      	ldr	r2, [r7, #24]
 8010600:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8010602:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010604:	69b8      	ldr	r0, [r7, #24]
 8010606:	f7ff f8c3 	bl	800f790 <tcp_oos_insert_segment>
                  }
                  break;
 801060a:	e11f      	b.n	801084c <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801060c:	4b22      	ldr	r3, [pc, #136]	@ (8010698 <tcp_receive+0xd00>)
 801060e:	681a      	ldr	r2, [r3, #0]
 8010610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010612:	68db      	ldr	r3, [r3, #12]
 8010614:	685b      	ldr	r3, [r3, #4]
 8010616:	1ad3      	subs	r3, r2, r3
 8010618:	3b01      	subs	r3, #1
 801061a:	2b00      	cmp	r3, #0
 801061c:	db3e      	blt.n	801069c <tcp_receive+0xd04>
 801061e:	4b1e      	ldr	r3, [pc, #120]	@ (8010698 <tcp_receive+0xd00>)
 8010620:	681a      	ldr	r2, [r3, #0]
 8010622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010624:	68db      	ldr	r3, [r3, #12]
 8010626:	685b      	ldr	r3, [r3, #4]
 8010628:	1ad3      	subs	r3, r2, r3
 801062a:	3301      	adds	r3, #1
 801062c:	2b00      	cmp	r3, #0
 801062e:	dc35      	bgt.n	801069c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010630:	4818      	ldr	r0, [pc, #96]	@ (8010694 <tcp_receive+0xcfc>)
 8010632:	f7fd fb59 	bl	800dce8 <tcp_seg_copy>
 8010636:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8010638:	69fb      	ldr	r3, [r7, #28]
 801063a:	2b00      	cmp	r3, #0
 801063c:	f000 8108 	beq.w	8010850 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8010640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010642:	68db      	ldr	r3, [r3, #12]
 8010644:	685b      	ldr	r3, [r3, #4]
 8010646:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010648:	8912      	ldrh	r2, [r2, #8]
 801064a:	441a      	add	r2, r3
 801064c:	4b12      	ldr	r3, [pc, #72]	@ (8010698 <tcp_receive+0xd00>)
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	1ad3      	subs	r3, r2, r3
 8010652:	2b00      	cmp	r3, #0
 8010654:	dd12      	ble.n	801067c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8010656:	4b10      	ldr	r3, [pc, #64]	@ (8010698 <tcp_receive+0xd00>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	b29a      	uxth	r2, r3
 801065c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801065e:	68db      	ldr	r3, [r3, #12]
 8010660:	685b      	ldr	r3, [r3, #4]
 8010662:	b29b      	uxth	r3, r3
 8010664:	1ad3      	subs	r3, r2, r3
 8010666:	b29a      	uxth	r2, r3
 8010668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801066a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801066c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801066e:	685a      	ldr	r2, [r3, #4]
 8010670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010672:	891b      	ldrh	r3, [r3, #8]
 8010674:	4619      	mov	r1, r3
 8010676:	4610      	mov	r0, r2
 8010678:	f7fb ff12 	bl	800c4a0 <pbuf_realloc>
                    }
                    prev->next = cseg;
 801067c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801067e:	69fa      	ldr	r2, [r7, #28]
 8010680:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8010682:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010684:	69f8      	ldr	r0, [r7, #28]
 8010686:	f7ff f883 	bl	800f790 <tcp_oos_insert_segment>
                  }
                  break;
 801068a:	e0e1      	b.n	8010850 <tcp_receive+0xeb8>
 801068c:	24007d88 	.word	0x24007d88
 8010690:	24007d85 	.word	0x24007d85
 8010694:	24007d58 	.word	0x24007d58
 8010698:	24007d78 	.word	0x24007d78
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801069c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801069e:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80106a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	f040 80c5 	bne.w	8010834 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80106aa:	4b7f      	ldr	r3, [pc, #508]	@ (80108a8 <tcp_receive+0xf10>)
 80106ac:	681a      	ldr	r2, [r3, #0]
 80106ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106b0:	68db      	ldr	r3, [r3, #12]
 80106b2:	685b      	ldr	r3, [r3, #4]
 80106b4:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	f340 80bc 	ble.w	8010834 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80106bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106be:	68db      	ldr	r3, [r3, #12]
 80106c0:	899b      	ldrh	r3, [r3, #12]
 80106c2:	b29b      	uxth	r3, r3
 80106c4:	4618      	mov	r0, r3
 80106c6:	f7fa fbcd 	bl	800ae64 <lwip_htons>
 80106ca:	4603      	mov	r3, r0
 80106cc:	b2db      	uxtb	r3, r3
 80106ce:	f003 0301 	and.w	r3, r3, #1
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	f040 80be 	bne.w	8010854 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80106d8:	4874      	ldr	r0, [pc, #464]	@ (80108ac <tcp_receive+0xf14>)
 80106da:	f7fd fb05 	bl	800dce8 <tcp_seg_copy>
 80106de:	4602      	mov	r2, r0
 80106e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106e2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80106e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	f000 80b5 	beq.w	8010858 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80106ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106f0:	68db      	ldr	r3, [r3, #12]
 80106f2:	685b      	ldr	r3, [r3, #4]
 80106f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80106f6:	8912      	ldrh	r2, [r2, #8]
 80106f8:	441a      	add	r2, r3
 80106fa:	4b6b      	ldr	r3, [pc, #428]	@ (80108a8 <tcp_receive+0xf10>)
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	1ad3      	subs	r3, r2, r3
 8010700:	2b00      	cmp	r3, #0
 8010702:	dd12      	ble.n	801072a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8010704:	4b68      	ldr	r3, [pc, #416]	@ (80108a8 <tcp_receive+0xf10>)
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	b29a      	uxth	r2, r3
 801070a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801070c:	68db      	ldr	r3, [r3, #12]
 801070e:	685b      	ldr	r3, [r3, #4]
 8010710:	b29b      	uxth	r3, r3
 8010712:	1ad3      	subs	r3, r2, r3
 8010714:	b29a      	uxth	r2, r3
 8010716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010718:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801071a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801071c:	685a      	ldr	r2, [r3, #4]
 801071e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010720:	891b      	ldrh	r3, [r3, #8]
 8010722:	4619      	mov	r1, r3
 8010724:	4610      	mov	r0, r2
 8010726:	f7fb febb 	bl	800c4a0 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801072a:	4b61      	ldr	r3, [pc, #388]	@ (80108b0 <tcp_receive+0xf18>)
 801072c:	881b      	ldrh	r3, [r3, #0]
 801072e:	461a      	mov	r2, r3
 8010730:	4b5d      	ldr	r3, [pc, #372]	@ (80108a8 <tcp_receive+0xf10>)
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	441a      	add	r2, r3
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801073a:	6879      	ldr	r1, [r7, #4]
 801073c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801073e:	440b      	add	r3, r1
 8010740:	1ad3      	subs	r3, r2, r3
 8010742:	2b00      	cmp	r3, #0
 8010744:	f340 8088 	ble.w	8010858 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8010748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	68db      	ldr	r3, [r3, #12]
 801074e:	899b      	ldrh	r3, [r3, #12]
 8010750:	b29b      	uxth	r3, r3
 8010752:	4618      	mov	r0, r3
 8010754:	f7fa fb86 	bl	800ae64 <lwip_htons>
 8010758:	4603      	mov	r3, r0
 801075a:	b2db      	uxtb	r3, r3
 801075c:	f003 0301 	and.w	r3, r3, #1
 8010760:	2b00      	cmp	r3, #0
 8010762:	d021      	beq.n	80107a8 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8010764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	68db      	ldr	r3, [r3, #12]
 801076a:	899b      	ldrh	r3, [r3, #12]
 801076c:	b29b      	uxth	r3, r3
 801076e:	b21b      	sxth	r3, r3
 8010770:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010774:	b21c      	sxth	r4, r3
 8010776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	68db      	ldr	r3, [r3, #12]
 801077c:	899b      	ldrh	r3, [r3, #12]
 801077e:	b29b      	uxth	r3, r3
 8010780:	4618      	mov	r0, r3
 8010782:	f7fa fb6f 	bl	800ae64 <lwip_htons>
 8010786:	4603      	mov	r3, r0
 8010788:	b2db      	uxtb	r3, r3
 801078a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801078e:	b29b      	uxth	r3, r3
 8010790:	4618      	mov	r0, r3
 8010792:	f7fa fb67 	bl	800ae64 <lwip_htons>
 8010796:	4603      	mov	r3, r0
 8010798:	b21b      	sxth	r3, r3
 801079a:	4323      	orrs	r3, r4
 801079c:	b21a      	sxth	r2, r3
 801079e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	68db      	ldr	r3, [r3, #12]
 80107a4:	b292      	uxth	r2, r2
 80107a6:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107ac:	b29a      	uxth	r2, r3
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80107b2:	4413      	add	r3, r2
 80107b4:	b299      	uxth	r1, r3
 80107b6:	4b3c      	ldr	r3, [pc, #240]	@ (80108a8 <tcp_receive+0xf10>)
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	b29a      	uxth	r2, r3
 80107bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	1a8a      	subs	r2, r1, r2
 80107c2:	b292      	uxth	r2, r2
 80107c4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80107c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	685a      	ldr	r2, [r3, #4]
 80107cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	891b      	ldrh	r3, [r3, #8]
 80107d2:	4619      	mov	r1, r3
 80107d4:	4610      	mov	r0, r2
 80107d6:	f7fb fe63 	bl	800c4a0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80107da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	891c      	ldrh	r4, [r3, #8]
 80107e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	68db      	ldr	r3, [r3, #12]
 80107e6:	899b      	ldrh	r3, [r3, #12]
 80107e8:	b29b      	uxth	r3, r3
 80107ea:	4618      	mov	r0, r3
 80107ec:	f7fa fb3a 	bl	800ae64 <lwip_htons>
 80107f0:	4603      	mov	r3, r0
 80107f2:	b2db      	uxtb	r3, r3
 80107f4:	f003 0303 	and.w	r3, r3, #3
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d001      	beq.n	8010800 <tcp_receive+0xe68>
 80107fc:	2301      	movs	r3, #1
 80107fe:	e000      	b.n	8010802 <tcp_receive+0xe6a>
 8010800:	2300      	movs	r3, #0
 8010802:	4423      	add	r3, r4
 8010804:	b29a      	uxth	r2, r3
 8010806:	4b2a      	ldr	r3, [pc, #168]	@ (80108b0 <tcp_receive+0xf18>)
 8010808:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801080a:	4b29      	ldr	r3, [pc, #164]	@ (80108b0 <tcp_receive+0xf18>)
 801080c:	881b      	ldrh	r3, [r3, #0]
 801080e:	461a      	mov	r2, r3
 8010810:	4b25      	ldr	r3, [pc, #148]	@ (80108a8 <tcp_receive+0xf10>)
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	441a      	add	r2, r3
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801081a:	6879      	ldr	r1, [r7, #4]
 801081c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801081e:	440b      	add	r3, r1
 8010820:	429a      	cmp	r2, r3
 8010822:	d019      	beq.n	8010858 <tcp_receive+0xec0>
 8010824:	4b23      	ldr	r3, [pc, #140]	@ (80108b4 <tcp_receive+0xf1c>)
 8010826:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801082a:	4923      	ldr	r1, [pc, #140]	@ (80108b8 <tcp_receive+0xf20>)
 801082c:	4823      	ldr	r0, [pc, #140]	@ (80108bc <tcp_receive+0xf24>)
 801082e:	f004 fbe1 	bl	8014ff4 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8010832:	e011      	b.n	8010858 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	63bb      	str	r3, [r7, #56]	@ 0x38
 801083a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801083c:	2b00      	cmp	r3, #0
 801083e:	f47f aea5 	bne.w	801058c <tcp_receive+0xbf4>
 8010842:	e00a      	b.n	801085a <tcp_receive+0xec2>
                break;
 8010844:	bf00      	nop
 8010846:	e008      	b.n	801085a <tcp_receive+0xec2>
                break;
 8010848:	bf00      	nop
 801084a:	e006      	b.n	801085a <tcp_receive+0xec2>
                  break;
 801084c:	bf00      	nop
 801084e:	e004      	b.n	801085a <tcp_receive+0xec2>
                  break;
 8010850:	bf00      	nop
 8010852:	e002      	b.n	801085a <tcp_receive+0xec2>
                  break;
 8010854:	bf00      	nop
 8010856:	e000      	b.n	801085a <tcp_receive+0xec2>
                break;
 8010858:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801085a:	6878      	ldr	r0, [r7, #4]
 801085c:	f001 fa32 	bl	8011cc4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8010860:	e003      	b.n	801086a <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8010862:	6878      	ldr	r0, [r7, #4]
 8010864:	f001 fa2e 	bl	8011cc4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010868:	e01a      	b.n	80108a0 <tcp_receive+0xf08>
 801086a:	e019      	b.n	80108a0 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801086c:	4b0e      	ldr	r3, [pc, #56]	@ (80108a8 <tcp_receive+0xf10>)
 801086e:	681a      	ldr	r2, [r3, #0]
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010874:	1ad3      	subs	r3, r2, r3
 8010876:	2b00      	cmp	r3, #0
 8010878:	db0a      	blt.n	8010890 <tcp_receive+0xef8>
 801087a:	4b0b      	ldr	r3, [pc, #44]	@ (80108a8 <tcp_receive+0xf10>)
 801087c:	681a      	ldr	r2, [r3, #0]
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010882:	6879      	ldr	r1, [r7, #4]
 8010884:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010886:	440b      	add	r3, r1
 8010888:	1ad3      	subs	r3, r2, r3
 801088a:	3301      	adds	r3, #1
 801088c:	2b00      	cmp	r3, #0
 801088e:	dd07      	ble.n	80108a0 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	8b5b      	ldrh	r3, [r3, #26]
 8010894:	f043 0302 	orr.w	r3, r3, #2
 8010898:	b29a      	uxth	r2, r3
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801089e:	e7ff      	b.n	80108a0 <tcp_receive+0xf08>
 80108a0:	bf00      	nop
 80108a2:	3750      	adds	r7, #80	@ 0x50
 80108a4:	46bd      	mov	sp, r7
 80108a6:	bdb0      	pop	{r4, r5, r7, pc}
 80108a8:	24007d78 	.word	0x24007d78
 80108ac:	24007d58 	.word	0x24007d58
 80108b0:	24007d82 	.word	0x24007d82
 80108b4:	080171cc 	.word	0x080171cc
 80108b8:	08017574 	.word	0x08017574
 80108bc:	08017218 	.word	0x08017218

080108c0 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80108c0:	b480      	push	{r7}
 80108c2:	b083      	sub	sp, #12
 80108c4:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80108c6:	4b15      	ldr	r3, [pc, #84]	@ (801091c <tcp_get_next_optbyte+0x5c>)
 80108c8:	881b      	ldrh	r3, [r3, #0]
 80108ca:	1c5a      	adds	r2, r3, #1
 80108cc:	b291      	uxth	r1, r2
 80108ce:	4a13      	ldr	r2, [pc, #76]	@ (801091c <tcp_get_next_optbyte+0x5c>)
 80108d0:	8011      	strh	r1, [r2, #0]
 80108d2:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80108d4:	4b12      	ldr	r3, [pc, #72]	@ (8010920 <tcp_get_next_optbyte+0x60>)
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d004      	beq.n	80108e6 <tcp_get_next_optbyte+0x26>
 80108dc:	4b11      	ldr	r3, [pc, #68]	@ (8010924 <tcp_get_next_optbyte+0x64>)
 80108de:	881b      	ldrh	r3, [r3, #0]
 80108e0:	88fa      	ldrh	r2, [r7, #6]
 80108e2:	429a      	cmp	r2, r3
 80108e4:	d208      	bcs.n	80108f8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80108e6:	4b10      	ldr	r3, [pc, #64]	@ (8010928 <tcp_get_next_optbyte+0x68>)
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	3314      	adds	r3, #20
 80108ec:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80108ee:	88fb      	ldrh	r3, [r7, #6]
 80108f0:	683a      	ldr	r2, [r7, #0]
 80108f2:	4413      	add	r3, r2
 80108f4:	781b      	ldrb	r3, [r3, #0]
 80108f6:	e00b      	b.n	8010910 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80108f8:	88fb      	ldrh	r3, [r7, #6]
 80108fa:	b2da      	uxtb	r2, r3
 80108fc:	4b09      	ldr	r3, [pc, #36]	@ (8010924 <tcp_get_next_optbyte+0x64>)
 80108fe:	881b      	ldrh	r3, [r3, #0]
 8010900:	b2db      	uxtb	r3, r3
 8010902:	1ad3      	subs	r3, r2, r3
 8010904:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8010906:	4b06      	ldr	r3, [pc, #24]	@ (8010920 <tcp_get_next_optbyte+0x60>)
 8010908:	681a      	ldr	r2, [r3, #0]
 801090a:	797b      	ldrb	r3, [r7, #5]
 801090c:	4413      	add	r3, r2
 801090e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010910:	4618      	mov	r0, r3
 8010912:	370c      	adds	r7, #12
 8010914:	46bd      	mov	sp, r7
 8010916:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091a:	4770      	bx	lr
 801091c:	24007d74 	.word	0x24007d74
 8010920:	24007d70 	.word	0x24007d70
 8010924:	24007d6e 	.word	0x24007d6e
 8010928:	24007d68 	.word	0x24007d68

0801092c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801092c:	b580      	push	{r7, lr}
 801092e:	b084      	sub	sp, #16
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	2b00      	cmp	r3, #0
 8010938:	d106      	bne.n	8010948 <tcp_parseopt+0x1c>
 801093a:	4b32      	ldr	r3, [pc, #200]	@ (8010a04 <tcp_parseopt+0xd8>)
 801093c:	f240 727d 	movw	r2, #1917	@ 0x77d
 8010940:	4931      	ldr	r1, [pc, #196]	@ (8010a08 <tcp_parseopt+0xdc>)
 8010942:	4832      	ldr	r0, [pc, #200]	@ (8010a0c <tcp_parseopt+0xe0>)
 8010944:	f004 fb56 	bl	8014ff4 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8010948:	4b31      	ldr	r3, [pc, #196]	@ (8010a10 <tcp_parseopt+0xe4>)
 801094a:	881b      	ldrh	r3, [r3, #0]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d056      	beq.n	80109fe <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010950:	4b30      	ldr	r3, [pc, #192]	@ (8010a14 <tcp_parseopt+0xe8>)
 8010952:	2200      	movs	r2, #0
 8010954:	801a      	strh	r2, [r3, #0]
 8010956:	e046      	b.n	80109e6 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8010958:	f7ff ffb2 	bl	80108c0 <tcp_get_next_optbyte>
 801095c:	4603      	mov	r3, r0
 801095e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8010960:	7bfb      	ldrb	r3, [r7, #15]
 8010962:	2b02      	cmp	r3, #2
 8010964:	d006      	beq.n	8010974 <tcp_parseopt+0x48>
 8010966:	2b02      	cmp	r3, #2
 8010968:	dc2a      	bgt.n	80109c0 <tcp_parseopt+0x94>
 801096a:	2b00      	cmp	r3, #0
 801096c:	d042      	beq.n	80109f4 <tcp_parseopt+0xc8>
 801096e:	2b01      	cmp	r3, #1
 8010970:	d038      	beq.n	80109e4 <tcp_parseopt+0xb8>
 8010972:	e025      	b.n	80109c0 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8010974:	f7ff ffa4 	bl	80108c0 <tcp_get_next_optbyte>
 8010978:	4603      	mov	r3, r0
 801097a:	2b04      	cmp	r3, #4
 801097c:	d13c      	bne.n	80109f8 <tcp_parseopt+0xcc>
 801097e:	4b25      	ldr	r3, [pc, #148]	@ (8010a14 <tcp_parseopt+0xe8>)
 8010980:	881b      	ldrh	r3, [r3, #0]
 8010982:	3301      	adds	r3, #1
 8010984:	4a22      	ldr	r2, [pc, #136]	@ (8010a10 <tcp_parseopt+0xe4>)
 8010986:	8812      	ldrh	r2, [r2, #0]
 8010988:	4293      	cmp	r3, r2
 801098a:	da35      	bge.n	80109f8 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801098c:	f7ff ff98 	bl	80108c0 <tcp_get_next_optbyte>
 8010990:	4603      	mov	r3, r0
 8010992:	021b      	lsls	r3, r3, #8
 8010994:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8010996:	f7ff ff93 	bl	80108c0 <tcp_get_next_optbyte>
 801099a:	4603      	mov	r3, r0
 801099c:	461a      	mov	r2, r3
 801099e:	89bb      	ldrh	r3, [r7, #12]
 80109a0:	4313      	orrs	r3, r2
 80109a2:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80109a4:	89bb      	ldrh	r3, [r7, #12]
 80109a6:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80109aa:	d804      	bhi.n	80109b6 <tcp_parseopt+0x8a>
 80109ac:	89bb      	ldrh	r3, [r7, #12]
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d001      	beq.n	80109b6 <tcp_parseopt+0x8a>
 80109b2:	89ba      	ldrh	r2, [r7, #12]
 80109b4:	e001      	b.n	80109ba <tcp_parseopt+0x8e>
 80109b6:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 80109be:	e012      	b.n	80109e6 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80109c0:	f7ff ff7e 	bl	80108c0 <tcp_get_next_optbyte>
 80109c4:	4603      	mov	r3, r0
 80109c6:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80109c8:	7afb      	ldrb	r3, [r7, #11]
 80109ca:	2b01      	cmp	r3, #1
 80109cc:	d916      	bls.n	80109fc <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80109ce:	7afb      	ldrb	r3, [r7, #11]
 80109d0:	b29a      	uxth	r2, r3
 80109d2:	4b10      	ldr	r3, [pc, #64]	@ (8010a14 <tcp_parseopt+0xe8>)
 80109d4:	881b      	ldrh	r3, [r3, #0]
 80109d6:	4413      	add	r3, r2
 80109d8:	b29b      	uxth	r3, r3
 80109da:	3b02      	subs	r3, #2
 80109dc:	b29a      	uxth	r2, r3
 80109de:	4b0d      	ldr	r3, [pc, #52]	@ (8010a14 <tcp_parseopt+0xe8>)
 80109e0:	801a      	strh	r2, [r3, #0]
 80109e2:	e000      	b.n	80109e6 <tcp_parseopt+0xba>
          break;
 80109e4:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80109e6:	4b0b      	ldr	r3, [pc, #44]	@ (8010a14 <tcp_parseopt+0xe8>)
 80109e8:	881a      	ldrh	r2, [r3, #0]
 80109ea:	4b09      	ldr	r3, [pc, #36]	@ (8010a10 <tcp_parseopt+0xe4>)
 80109ec:	881b      	ldrh	r3, [r3, #0]
 80109ee:	429a      	cmp	r2, r3
 80109f0:	d3b2      	bcc.n	8010958 <tcp_parseopt+0x2c>
 80109f2:	e004      	b.n	80109fe <tcp_parseopt+0xd2>
          return;
 80109f4:	bf00      	nop
 80109f6:	e002      	b.n	80109fe <tcp_parseopt+0xd2>
            return;
 80109f8:	bf00      	nop
 80109fa:	e000      	b.n	80109fe <tcp_parseopt+0xd2>
            return;
 80109fc:	bf00      	nop
      }
    }
  }
}
 80109fe:	3710      	adds	r7, #16
 8010a00:	46bd      	mov	sp, r7
 8010a02:	bd80      	pop	{r7, pc}
 8010a04:	080171cc 	.word	0x080171cc
 8010a08:	08017630 	.word	0x08017630
 8010a0c:	08017218 	.word	0x08017218
 8010a10:	24007d6c 	.word	0x24007d6c
 8010a14:	24007d74 	.word	0x24007d74

08010a18 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8010a18:	b480      	push	{r7}
 8010a1a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8010a1c:	4b05      	ldr	r3, [pc, #20]	@ (8010a34 <tcp_trigger_input_pcb_close+0x1c>)
 8010a1e:	781b      	ldrb	r3, [r3, #0]
 8010a20:	f043 0310 	orr.w	r3, r3, #16
 8010a24:	b2da      	uxtb	r2, r3
 8010a26:	4b03      	ldr	r3, [pc, #12]	@ (8010a34 <tcp_trigger_input_pcb_close+0x1c>)
 8010a28:	701a      	strb	r2, [r3, #0]
}
 8010a2a:	bf00      	nop
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a32:	4770      	bx	lr
 8010a34:	24007d85 	.word	0x24007d85

08010a38 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8010a38:	b580      	push	{r7, lr}
 8010a3a:	b084      	sub	sp, #16
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	60f8      	str	r0, [r7, #12]
 8010a40:	60b9      	str	r1, [r7, #8]
 8010a42:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d00a      	beq.n	8010a60 <tcp_route+0x28>
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	7a1b      	ldrb	r3, [r3, #8]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d006      	beq.n	8010a60 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8010a52:	68fb      	ldr	r3, [r7, #12]
 8010a54:	7a1b      	ldrb	r3, [r3, #8]
 8010a56:	4618      	mov	r0, r3
 8010a58:	f7fb fb1a 	bl	800c090 <netif_get_by_index>
 8010a5c:	4603      	mov	r3, r0
 8010a5e:	e003      	b.n	8010a68 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8010a60:	6878      	ldr	r0, [r7, #4]
 8010a62:	f002 fee1 	bl	8013828 <ip4_route>
 8010a66:	4603      	mov	r3, r0
  }
}
 8010a68:	4618      	mov	r0, r3
 8010a6a:	3710      	adds	r7, #16
 8010a6c:	46bd      	mov	sp, r7
 8010a6e:	bd80      	pop	{r7, pc}

08010a70 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8010a70:	b590      	push	{r4, r7, lr}
 8010a72:	b087      	sub	sp, #28
 8010a74:	af00      	add	r7, sp, #0
 8010a76:	60f8      	str	r0, [r7, #12]
 8010a78:	60b9      	str	r1, [r7, #8]
 8010a7a:	603b      	str	r3, [r7, #0]
 8010a7c:	4613      	mov	r3, r2
 8010a7e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d105      	bne.n	8010a92 <tcp_create_segment+0x22>
 8010a86:	4b43      	ldr	r3, [pc, #268]	@ (8010b94 <tcp_create_segment+0x124>)
 8010a88:	22a3      	movs	r2, #163	@ 0xa3
 8010a8a:	4943      	ldr	r1, [pc, #268]	@ (8010b98 <tcp_create_segment+0x128>)
 8010a8c:	4843      	ldr	r0, [pc, #268]	@ (8010b9c <tcp_create_segment+0x12c>)
 8010a8e:	f004 fab1 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8010a92:	68bb      	ldr	r3, [r7, #8]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d105      	bne.n	8010aa4 <tcp_create_segment+0x34>
 8010a98:	4b3e      	ldr	r3, [pc, #248]	@ (8010b94 <tcp_create_segment+0x124>)
 8010a9a:	22a4      	movs	r2, #164	@ 0xa4
 8010a9c:	4940      	ldr	r1, [pc, #256]	@ (8010ba0 <tcp_create_segment+0x130>)
 8010a9e:	483f      	ldr	r0, [pc, #252]	@ (8010b9c <tcp_create_segment+0x12c>)
 8010aa0:	f004 faa8 	bl	8014ff4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010aa4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010aa8:	009b      	lsls	r3, r3, #2
 8010aaa:	b2db      	uxtb	r3, r3
 8010aac:	f003 0304 	and.w	r3, r3, #4
 8010ab0:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8010ab2:	2003      	movs	r0, #3
 8010ab4:	f7fa ff54 	bl	800b960 <memp_malloc>
 8010ab8:	6138      	str	r0, [r7, #16]
 8010aba:	693b      	ldr	r3, [r7, #16]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d104      	bne.n	8010aca <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8010ac0:	68b8      	ldr	r0, [r7, #8]
 8010ac2:	f7fb fe71 	bl	800c7a8 <pbuf_free>
    return NULL;
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	e060      	b.n	8010b8c <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8010aca:	693b      	ldr	r3, [r7, #16]
 8010acc:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8010ad0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8010ad2:	693b      	ldr	r3, [r7, #16]
 8010ad4:	2200      	movs	r2, #0
 8010ad6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8010ad8:	693b      	ldr	r3, [r7, #16]
 8010ada:	68ba      	ldr	r2, [r7, #8]
 8010adc:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8010ade:	68bb      	ldr	r3, [r7, #8]
 8010ae0:	891a      	ldrh	r2, [r3, #8]
 8010ae2:	7dfb      	ldrb	r3, [r7, #23]
 8010ae4:	b29b      	uxth	r3, r3
 8010ae6:	429a      	cmp	r2, r3
 8010ae8:	d205      	bcs.n	8010af6 <tcp_create_segment+0x86>
 8010aea:	4b2a      	ldr	r3, [pc, #168]	@ (8010b94 <tcp_create_segment+0x124>)
 8010aec:	22b0      	movs	r2, #176	@ 0xb0
 8010aee:	492d      	ldr	r1, [pc, #180]	@ (8010ba4 <tcp_create_segment+0x134>)
 8010af0:	482a      	ldr	r0, [pc, #168]	@ (8010b9c <tcp_create_segment+0x12c>)
 8010af2:	f004 fa7f 	bl	8014ff4 <iprintf>
  seg->len = p->tot_len - optlen;
 8010af6:	68bb      	ldr	r3, [r7, #8]
 8010af8:	891a      	ldrh	r2, [r3, #8]
 8010afa:	7dfb      	ldrb	r3, [r7, #23]
 8010afc:	b29b      	uxth	r3, r3
 8010afe:	1ad3      	subs	r3, r2, r3
 8010b00:	b29a      	uxth	r2, r3
 8010b02:	693b      	ldr	r3, [r7, #16]
 8010b04:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8010b06:	2114      	movs	r1, #20
 8010b08:	68b8      	ldr	r0, [r7, #8]
 8010b0a:	f7fb fdb7 	bl	800c67c <pbuf_add_header>
 8010b0e:	4603      	mov	r3, r0
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d004      	beq.n	8010b1e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8010b14:	6938      	ldr	r0, [r7, #16]
 8010b16:	f7fd f8ce 	bl	800dcb6 <tcp_seg_free>
    return NULL;
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	e036      	b.n	8010b8c <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8010b1e:	693b      	ldr	r3, [r7, #16]
 8010b20:	685b      	ldr	r3, [r3, #4]
 8010b22:	685a      	ldr	r2, [r3, #4]
 8010b24:	693b      	ldr	r3, [r7, #16]
 8010b26:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	8ada      	ldrh	r2, [r3, #22]
 8010b2c:	693b      	ldr	r3, [r7, #16]
 8010b2e:	68dc      	ldr	r4, [r3, #12]
 8010b30:	4610      	mov	r0, r2
 8010b32:	f7fa f997 	bl	800ae64 <lwip_htons>
 8010b36:	4603      	mov	r3, r0
 8010b38:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	8b1a      	ldrh	r2, [r3, #24]
 8010b3e:	693b      	ldr	r3, [r7, #16]
 8010b40:	68dc      	ldr	r4, [r3, #12]
 8010b42:	4610      	mov	r0, r2
 8010b44:	f7fa f98e 	bl	800ae64 <lwip_htons>
 8010b48:	4603      	mov	r3, r0
 8010b4a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8010b4c:	693b      	ldr	r3, [r7, #16]
 8010b4e:	68dc      	ldr	r4, [r3, #12]
 8010b50:	6838      	ldr	r0, [r7, #0]
 8010b52:	f7fa f99d 	bl	800ae90 <lwip_htonl>
 8010b56:	4603      	mov	r3, r0
 8010b58:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010b5a:	7dfb      	ldrb	r3, [r7, #23]
 8010b5c:	089b      	lsrs	r3, r3, #2
 8010b5e:	b2db      	uxtb	r3, r3
 8010b60:	3305      	adds	r3, #5
 8010b62:	b29b      	uxth	r3, r3
 8010b64:	031b      	lsls	r3, r3, #12
 8010b66:	b29a      	uxth	r2, r3
 8010b68:	79fb      	ldrb	r3, [r7, #7]
 8010b6a:	b29b      	uxth	r3, r3
 8010b6c:	4313      	orrs	r3, r2
 8010b6e:	b29a      	uxth	r2, r3
 8010b70:	693b      	ldr	r3, [r7, #16]
 8010b72:	68dc      	ldr	r4, [r3, #12]
 8010b74:	4610      	mov	r0, r2
 8010b76:	f7fa f975 	bl	800ae64 <lwip_htons>
 8010b7a:	4603      	mov	r3, r0
 8010b7c:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8010b7e:	693b      	ldr	r3, [r7, #16]
 8010b80:	68db      	ldr	r3, [r3, #12]
 8010b82:	2200      	movs	r2, #0
 8010b84:	749a      	strb	r2, [r3, #18]
 8010b86:	2200      	movs	r2, #0
 8010b88:	74da      	strb	r2, [r3, #19]
  return seg;
 8010b8a:	693b      	ldr	r3, [r7, #16]
}
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	371c      	adds	r7, #28
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bd90      	pop	{r4, r7, pc}
 8010b94:	0801764c 	.word	0x0801764c
 8010b98:	08017680 	.word	0x08017680
 8010b9c:	080176a0 	.word	0x080176a0
 8010ba0:	080176c8 	.word	0x080176c8
 8010ba4:	080176ec 	.word	0x080176ec

08010ba8 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8010ba8:	b590      	push	{r4, r7, lr}
 8010baa:	b08b      	sub	sp, #44	@ 0x2c
 8010bac:	af02      	add	r7, sp, #8
 8010bae:	6078      	str	r0, [r7, #4]
 8010bb0:	460b      	mov	r3, r1
 8010bb2:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	61fb      	str	r3, [r7, #28]
 8010bb8:	2300      	movs	r3, #0
 8010bba:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d106      	bne.n	8010bd4 <tcp_split_unsent_seg+0x2c>
 8010bc6:	4b95      	ldr	r3, [pc, #596]	@ (8010e1c <tcp_split_unsent_seg+0x274>)
 8010bc8:	f240 324b 	movw	r2, #843	@ 0x34b
 8010bcc:	4994      	ldr	r1, [pc, #592]	@ (8010e20 <tcp_split_unsent_seg+0x278>)
 8010bce:	4895      	ldr	r0, [pc, #596]	@ (8010e24 <tcp_split_unsent_seg+0x27c>)
 8010bd0:	f004 fa10 	bl	8014ff4 <iprintf>

  useg = pcb->unsent;
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010bd8:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8010bda:	697b      	ldr	r3, [r7, #20]
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d102      	bne.n	8010be6 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8010be0:	f04f 33ff 	mov.w	r3, #4294967295
 8010be4:	e116      	b.n	8010e14 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8010be6:	887b      	ldrh	r3, [r7, #2]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d109      	bne.n	8010c00 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8010bec:	4b8b      	ldr	r3, [pc, #556]	@ (8010e1c <tcp_split_unsent_seg+0x274>)
 8010bee:	f240 3253 	movw	r2, #851	@ 0x353
 8010bf2:	498d      	ldr	r1, [pc, #564]	@ (8010e28 <tcp_split_unsent_seg+0x280>)
 8010bf4:	488b      	ldr	r0, [pc, #556]	@ (8010e24 <tcp_split_unsent_seg+0x27c>)
 8010bf6:	f004 f9fd 	bl	8014ff4 <iprintf>
    return ERR_VAL;
 8010bfa:	f06f 0305 	mvn.w	r3, #5
 8010bfe:	e109      	b.n	8010e14 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8010c00:	697b      	ldr	r3, [r7, #20]
 8010c02:	891b      	ldrh	r3, [r3, #8]
 8010c04:	887a      	ldrh	r2, [r7, #2]
 8010c06:	429a      	cmp	r2, r3
 8010c08:	d301      	bcc.n	8010c0e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	e102      	b.n	8010e14 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010c12:	887a      	ldrh	r2, [r7, #2]
 8010c14:	429a      	cmp	r2, r3
 8010c16:	d906      	bls.n	8010c26 <tcp_split_unsent_seg+0x7e>
 8010c18:	4b80      	ldr	r3, [pc, #512]	@ (8010e1c <tcp_split_unsent_seg+0x274>)
 8010c1a:	f240 325b 	movw	r2, #859	@ 0x35b
 8010c1e:	4983      	ldr	r1, [pc, #524]	@ (8010e2c <tcp_split_unsent_seg+0x284>)
 8010c20:	4880      	ldr	r0, [pc, #512]	@ (8010e24 <tcp_split_unsent_seg+0x27c>)
 8010c22:	f004 f9e7 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8010c26:	697b      	ldr	r3, [r7, #20]
 8010c28:	891b      	ldrh	r3, [r3, #8]
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d106      	bne.n	8010c3c <tcp_split_unsent_seg+0x94>
 8010c2e:	4b7b      	ldr	r3, [pc, #492]	@ (8010e1c <tcp_split_unsent_seg+0x274>)
 8010c30:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8010c34:	497e      	ldr	r1, [pc, #504]	@ (8010e30 <tcp_split_unsent_seg+0x288>)
 8010c36:	487b      	ldr	r0, [pc, #492]	@ (8010e24 <tcp_split_unsent_seg+0x27c>)
 8010c38:	f004 f9dc 	bl	8014ff4 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8010c3c:	697b      	ldr	r3, [r7, #20]
 8010c3e:	7a9b      	ldrb	r3, [r3, #10]
 8010c40:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010c42:	7bfb      	ldrb	r3, [r7, #15]
 8010c44:	009b      	lsls	r3, r3, #2
 8010c46:	b2db      	uxtb	r3, r3
 8010c48:	f003 0304 	and.w	r3, r3, #4
 8010c4c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8010c4e:	697b      	ldr	r3, [r7, #20]
 8010c50:	891a      	ldrh	r2, [r3, #8]
 8010c52:	887b      	ldrh	r3, [r7, #2]
 8010c54:	1ad3      	subs	r3, r2, r3
 8010c56:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8010c58:	7bbb      	ldrb	r3, [r7, #14]
 8010c5a:	b29a      	uxth	r2, r3
 8010c5c:	89bb      	ldrh	r3, [r7, #12]
 8010c5e:	4413      	add	r3, r2
 8010c60:	b29b      	uxth	r3, r3
 8010c62:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010c66:	4619      	mov	r1, r3
 8010c68:	2036      	movs	r0, #54	@ 0x36
 8010c6a:	f7fb fabb 	bl	800c1e4 <pbuf_alloc>
 8010c6e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010c70:	693b      	ldr	r3, [r7, #16]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	f000 80b7 	beq.w	8010de6 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	685b      	ldr	r3, [r3, #4]
 8010c7c:	891a      	ldrh	r2, [r3, #8]
 8010c7e:	697b      	ldr	r3, [r7, #20]
 8010c80:	891b      	ldrh	r3, [r3, #8]
 8010c82:	1ad3      	subs	r3, r2, r3
 8010c84:	b29a      	uxth	r2, r3
 8010c86:	887b      	ldrh	r3, [r7, #2]
 8010c88:	4413      	add	r3, r2
 8010c8a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8010c8c:	697b      	ldr	r3, [r7, #20]
 8010c8e:	6858      	ldr	r0, [r3, #4]
 8010c90:	693b      	ldr	r3, [r7, #16]
 8010c92:	685a      	ldr	r2, [r3, #4]
 8010c94:	7bbb      	ldrb	r3, [r7, #14]
 8010c96:	18d1      	adds	r1, r2, r3
 8010c98:	897b      	ldrh	r3, [r7, #10]
 8010c9a:	89ba      	ldrh	r2, [r7, #12]
 8010c9c:	f7fb ff7a 	bl	800cb94 <pbuf_copy_partial>
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	461a      	mov	r2, r3
 8010ca4:	89bb      	ldrh	r3, [r7, #12]
 8010ca6:	4293      	cmp	r3, r2
 8010ca8:	f040 809f 	bne.w	8010dea <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010cac:	697b      	ldr	r3, [r7, #20]
 8010cae:	68db      	ldr	r3, [r3, #12]
 8010cb0:	899b      	ldrh	r3, [r3, #12]
 8010cb2:	b29b      	uxth	r3, r3
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	f7fa f8d5 	bl	800ae64 <lwip_htons>
 8010cba:	4603      	mov	r3, r0
 8010cbc:	b2db      	uxtb	r3, r3
 8010cbe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010cc2:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8010cc8:	7efb      	ldrb	r3, [r7, #27]
 8010cca:	f003 0308 	and.w	r3, r3, #8
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d007      	beq.n	8010ce2 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8010cd2:	7efb      	ldrb	r3, [r7, #27]
 8010cd4:	f023 0308 	bic.w	r3, r3, #8
 8010cd8:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8010cda:	7ebb      	ldrb	r3, [r7, #26]
 8010cdc:	f043 0308 	orr.w	r3, r3, #8
 8010ce0:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8010ce2:	7efb      	ldrb	r3, [r7, #27]
 8010ce4:	f003 0301 	and.w	r3, r3, #1
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d007      	beq.n	8010cfc <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8010cec:	7efb      	ldrb	r3, [r7, #27]
 8010cee:	f023 0301 	bic.w	r3, r3, #1
 8010cf2:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8010cf4:	7ebb      	ldrb	r3, [r7, #26]
 8010cf6:	f043 0301 	orr.w	r3, r3, #1
 8010cfa:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8010cfc:	697b      	ldr	r3, [r7, #20]
 8010cfe:	68db      	ldr	r3, [r3, #12]
 8010d00:	685b      	ldr	r3, [r3, #4]
 8010d02:	4618      	mov	r0, r3
 8010d04:	f7fa f8c4 	bl	800ae90 <lwip_htonl>
 8010d08:	4602      	mov	r2, r0
 8010d0a:	887b      	ldrh	r3, [r7, #2]
 8010d0c:	18d1      	adds	r1, r2, r3
 8010d0e:	7eba      	ldrb	r2, [r7, #26]
 8010d10:	7bfb      	ldrb	r3, [r7, #15]
 8010d12:	9300      	str	r3, [sp, #0]
 8010d14:	460b      	mov	r3, r1
 8010d16:	6939      	ldr	r1, [r7, #16]
 8010d18:	6878      	ldr	r0, [r7, #4]
 8010d1a:	f7ff fea9 	bl	8010a70 <tcp_create_segment>
 8010d1e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8010d20:	69fb      	ldr	r3, [r7, #28]
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d063      	beq.n	8010dee <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8010d26:	697b      	ldr	r3, [r7, #20]
 8010d28:	685b      	ldr	r3, [r3, #4]
 8010d2a:	4618      	mov	r0, r3
 8010d2c:	f7fb fdca 	bl	800c8c4 <pbuf_clen>
 8010d30:	4603      	mov	r3, r0
 8010d32:	461a      	mov	r2, r3
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010d3a:	1a9b      	subs	r3, r3, r2
 8010d3c:	b29a      	uxth	r2, r3
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8010d44:	697b      	ldr	r3, [r7, #20]
 8010d46:	6858      	ldr	r0, [r3, #4]
 8010d48:	697b      	ldr	r3, [r7, #20]
 8010d4a:	685b      	ldr	r3, [r3, #4]
 8010d4c:	891a      	ldrh	r2, [r3, #8]
 8010d4e:	89bb      	ldrh	r3, [r7, #12]
 8010d50:	1ad3      	subs	r3, r2, r3
 8010d52:	b29b      	uxth	r3, r3
 8010d54:	4619      	mov	r1, r3
 8010d56:	f7fb fba3 	bl	800c4a0 <pbuf_realloc>
  useg->len -= remainder;
 8010d5a:	697b      	ldr	r3, [r7, #20]
 8010d5c:	891a      	ldrh	r2, [r3, #8]
 8010d5e:	89bb      	ldrh	r3, [r7, #12]
 8010d60:	1ad3      	subs	r3, r2, r3
 8010d62:	b29a      	uxth	r2, r3
 8010d64:	697b      	ldr	r3, [r7, #20]
 8010d66:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8010d68:	697b      	ldr	r3, [r7, #20]
 8010d6a:	68db      	ldr	r3, [r3, #12]
 8010d6c:	899b      	ldrh	r3, [r3, #12]
 8010d6e:	b29c      	uxth	r4, r3
 8010d70:	7efb      	ldrb	r3, [r7, #27]
 8010d72:	b29b      	uxth	r3, r3
 8010d74:	4618      	mov	r0, r3
 8010d76:	f7fa f875 	bl	800ae64 <lwip_htons>
 8010d7a:	4603      	mov	r3, r0
 8010d7c:	461a      	mov	r2, r3
 8010d7e:	697b      	ldr	r3, [r7, #20]
 8010d80:	68db      	ldr	r3, [r3, #12]
 8010d82:	4322      	orrs	r2, r4
 8010d84:	b292      	uxth	r2, r2
 8010d86:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8010d88:	697b      	ldr	r3, [r7, #20]
 8010d8a:	685b      	ldr	r3, [r3, #4]
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7fb fd99 	bl	800c8c4 <pbuf_clen>
 8010d92:	4603      	mov	r3, r0
 8010d94:	461a      	mov	r2, r3
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010d9c:	4413      	add	r3, r2
 8010d9e:	b29a      	uxth	r2, r3
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010da6:	69fb      	ldr	r3, [r7, #28]
 8010da8:	685b      	ldr	r3, [r3, #4]
 8010daa:	4618      	mov	r0, r3
 8010dac:	f7fb fd8a 	bl	800c8c4 <pbuf_clen>
 8010db0:	4603      	mov	r3, r0
 8010db2:	461a      	mov	r2, r3
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010dba:	4413      	add	r3, r2
 8010dbc:	b29a      	uxth	r2, r3
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8010dc4:	697b      	ldr	r3, [r7, #20]
 8010dc6:	681a      	ldr	r2, [r3, #0]
 8010dc8:	69fb      	ldr	r3, [r7, #28]
 8010dca:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8010dcc:	697b      	ldr	r3, [r7, #20]
 8010dce:	69fa      	ldr	r2, [r7, #28]
 8010dd0:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8010dd2:	69fb      	ldr	r3, [r7, #28]
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d103      	bne.n	8010de2 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	2200      	movs	r2, #0
 8010dde:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8010de2:	2300      	movs	r3, #0
 8010de4:	e016      	b.n	8010e14 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8010de6:	bf00      	nop
 8010de8:	e002      	b.n	8010df0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010dea:	bf00      	nop
 8010dec:	e000      	b.n	8010df0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010dee:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8010df0:	69fb      	ldr	r3, [r7, #28]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d006      	beq.n	8010e04 <tcp_split_unsent_seg+0x25c>
 8010df6:	4b09      	ldr	r3, [pc, #36]	@ (8010e1c <tcp_split_unsent_seg+0x274>)
 8010df8:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8010dfc:	490d      	ldr	r1, [pc, #52]	@ (8010e34 <tcp_split_unsent_seg+0x28c>)
 8010dfe:	4809      	ldr	r0, [pc, #36]	@ (8010e24 <tcp_split_unsent_seg+0x27c>)
 8010e00:	f004 f8f8 	bl	8014ff4 <iprintf>
  if (p != NULL) {
 8010e04:	693b      	ldr	r3, [r7, #16]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d002      	beq.n	8010e10 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8010e0a:	6938      	ldr	r0, [r7, #16]
 8010e0c:	f7fb fccc 	bl	800c7a8 <pbuf_free>
  }

  return ERR_MEM;
 8010e10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010e14:	4618      	mov	r0, r3
 8010e16:	3724      	adds	r7, #36	@ 0x24
 8010e18:	46bd      	mov	sp, r7
 8010e1a:	bd90      	pop	{r4, r7, pc}
 8010e1c:	0801764c 	.word	0x0801764c
 8010e20:	080179e0 	.word	0x080179e0
 8010e24:	080176a0 	.word	0x080176a0
 8010e28:	08017a04 	.word	0x08017a04
 8010e2c:	08017a28 	.word	0x08017a28
 8010e30:	08017a38 	.word	0x08017a38
 8010e34:	08017a48 	.word	0x08017a48

08010e38 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8010e38:	b590      	push	{r4, r7, lr}
 8010e3a:	b085      	sub	sp, #20
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d106      	bne.n	8010e54 <tcp_send_fin+0x1c>
 8010e46:	4b21      	ldr	r3, [pc, #132]	@ (8010ecc <tcp_send_fin+0x94>)
 8010e48:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8010e4c:	4920      	ldr	r1, [pc, #128]	@ (8010ed0 <tcp_send_fin+0x98>)
 8010e4e:	4821      	ldr	r0, [pc, #132]	@ (8010ed4 <tcp_send_fin+0x9c>)
 8010e50:	f004 f8d0 	bl	8014ff4 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d02e      	beq.n	8010eba <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e60:	60fb      	str	r3, [r7, #12]
 8010e62:	e002      	b.n	8010e6a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d1f8      	bne.n	8010e64 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	68db      	ldr	r3, [r3, #12]
 8010e76:	899b      	ldrh	r3, [r3, #12]
 8010e78:	b29b      	uxth	r3, r3
 8010e7a:	4618      	mov	r0, r3
 8010e7c:	f7f9 fff2 	bl	800ae64 <lwip_htons>
 8010e80:	4603      	mov	r3, r0
 8010e82:	b2db      	uxtb	r3, r3
 8010e84:	f003 0307 	and.w	r3, r3, #7
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d116      	bne.n	8010eba <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	68db      	ldr	r3, [r3, #12]
 8010e90:	899b      	ldrh	r3, [r3, #12]
 8010e92:	b29c      	uxth	r4, r3
 8010e94:	2001      	movs	r0, #1
 8010e96:	f7f9 ffe5 	bl	800ae64 <lwip_htons>
 8010e9a:	4603      	mov	r3, r0
 8010e9c:	461a      	mov	r2, r3
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	68db      	ldr	r3, [r3, #12]
 8010ea2:	4322      	orrs	r2, r4
 8010ea4:	b292      	uxth	r2, r2
 8010ea6:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	8b5b      	ldrh	r3, [r3, #26]
 8010eac:	f043 0320 	orr.w	r3, r3, #32
 8010eb0:	b29a      	uxth	r2, r3
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8010eb6:	2300      	movs	r3, #0
 8010eb8:	e004      	b.n	8010ec4 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8010eba:	2101      	movs	r1, #1
 8010ebc:	6878      	ldr	r0, [r7, #4]
 8010ebe:	f000 f80b 	bl	8010ed8 <tcp_enqueue_flags>
 8010ec2:	4603      	mov	r3, r0
}
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	3714      	adds	r7, #20
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	bd90      	pop	{r4, r7, pc}
 8010ecc:	0801764c 	.word	0x0801764c
 8010ed0:	08017a54 	.word	0x08017a54
 8010ed4:	080176a0 	.word	0x080176a0

08010ed8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b08a      	sub	sp, #40	@ 0x28
 8010edc:	af02      	add	r7, sp, #8
 8010ede:	6078      	str	r0, [r7, #4]
 8010ee0:	460b      	mov	r3, r1
 8010ee2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8010ee4:	2300      	movs	r3, #0
 8010ee6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8010ee8:	2300      	movs	r3, #0
 8010eea:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8010eec:	78fb      	ldrb	r3, [r7, #3]
 8010eee:	f003 0303 	and.w	r3, r3, #3
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d106      	bne.n	8010f04 <tcp_enqueue_flags+0x2c>
 8010ef6:	4b67      	ldr	r3, [pc, #412]	@ (8011094 <tcp_enqueue_flags+0x1bc>)
 8010ef8:	f240 4211 	movw	r2, #1041	@ 0x411
 8010efc:	4966      	ldr	r1, [pc, #408]	@ (8011098 <tcp_enqueue_flags+0x1c0>)
 8010efe:	4867      	ldr	r0, [pc, #412]	@ (801109c <tcp_enqueue_flags+0x1c4>)
 8010f00:	f004 f878 	bl	8014ff4 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d106      	bne.n	8010f18 <tcp_enqueue_flags+0x40>
 8010f0a:	4b62      	ldr	r3, [pc, #392]	@ (8011094 <tcp_enqueue_flags+0x1bc>)
 8010f0c:	f240 4213 	movw	r2, #1043	@ 0x413
 8010f10:	4963      	ldr	r1, [pc, #396]	@ (80110a0 <tcp_enqueue_flags+0x1c8>)
 8010f12:	4862      	ldr	r0, [pc, #392]	@ (801109c <tcp_enqueue_flags+0x1c4>)
 8010f14:	f004 f86e 	bl	8014ff4 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8010f18:	78fb      	ldrb	r3, [r7, #3]
 8010f1a:	f003 0302 	and.w	r3, r3, #2
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d001      	beq.n	8010f26 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8010f22:	2301      	movs	r3, #1
 8010f24:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010f26:	7ffb      	ldrb	r3, [r7, #31]
 8010f28:	009b      	lsls	r3, r3, #2
 8010f2a:	b2db      	uxtb	r3, r3
 8010f2c:	f003 0304 	and.w	r3, r3, #4
 8010f30:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8010f32:	7dfb      	ldrb	r3, [r7, #23]
 8010f34:	b29b      	uxth	r3, r3
 8010f36:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010f3a:	4619      	mov	r1, r3
 8010f3c:	2036      	movs	r0, #54	@ 0x36
 8010f3e:	f7fb f951 	bl	800c1e4 <pbuf_alloc>
 8010f42:	6138      	str	r0, [r7, #16]
 8010f44:	693b      	ldr	r3, [r7, #16]
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d109      	bne.n	8010f5e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	8b5b      	ldrh	r3, [r3, #26]
 8010f4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f52:	b29a      	uxth	r2, r3
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8010f58:	f04f 33ff 	mov.w	r3, #4294967295
 8010f5c:	e095      	b.n	801108a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8010f5e:	693b      	ldr	r3, [r7, #16]
 8010f60:	895a      	ldrh	r2, [r3, #10]
 8010f62:	7dfb      	ldrb	r3, [r7, #23]
 8010f64:	b29b      	uxth	r3, r3
 8010f66:	429a      	cmp	r2, r3
 8010f68:	d206      	bcs.n	8010f78 <tcp_enqueue_flags+0xa0>
 8010f6a:	4b4a      	ldr	r3, [pc, #296]	@ (8011094 <tcp_enqueue_flags+0x1bc>)
 8010f6c:	f240 4239 	movw	r2, #1081	@ 0x439
 8010f70:	494c      	ldr	r1, [pc, #304]	@ (80110a4 <tcp_enqueue_flags+0x1cc>)
 8010f72:	484a      	ldr	r0, [pc, #296]	@ (801109c <tcp_enqueue_flags+0x1c4>)
 8010f74:	f004 f83e 	bl	8014ff4 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8010f7c:	78fa      	ldrb	r2, [r7, #3]
 8010f7e:	7ffb      	ldrb	r3, [r7, #31]
 8010f80:	9300      	str	r3, [sp, #0]
 8010f82:	460b      	mov	r3, r1
 8010f84:	6939      	ldr	r1, [r7, #16]
 8010f86:	6878      	ldr	r0, [r7, #4]
 8010f88:	f7ff fd72 	bl	8010a70 <tcp_create_segment>
 8010f8c:	60f8      	str	r0, [r7, #12]
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d109      	bne.n	8010fa8 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	8b5b      	ldrh	r3, [r3, #26]
 8010f98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f9c:	b29a      	uxth	r2, r3
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8010fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8010fa6:	e070      	b.n	801108a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	68db      	ldr	r3, [r3, #12]
 8010fac:	f003 0303 	and.w	r3, r3, #3
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d006      	beq.n	8010fc2 <tcp_enqueue_flags+0xea>
 8010fb4:	4b37      	ldr	r3, [pc, #220]	@ (8011094 <tcp_enqueue_flags+0x1bc>)
 8010fb6:	f240 4242 	movw	r2, #1090	@ 0x442
 8010fba:	493b      	ldr	r1, [pc, #236]	@ (80110a8 <tcp_enqueue_flags+0x1d0>)
 8010fbc:	4837      	ldr	r0, [pc, #220]	@ (801109c <tcp_enqueue_flags+0x1c4>)
 8010fbe:	f004 f819 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	891b      	ldrh	r3, [r3, #8]
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d006      	beq.n	8010fd8 <tcp_enqueue_flags+0x100>
 8010fca:	4b32      	ldr	r3, [pc, #200]	@ (8011094 <tcp_enqueue_flags+0x1bc>)
 8010fcc:	f240 4243 	movw	r2, #1091	@ 0x443
 8010fd0:	4936      	ldr	r1, [pc, #216]	@ (80110ac <tcp_enqueue_flags+0x1d4>)
 8010fd2:	4832      	ldr	r0, [pc, #200]	@ (801109c <tcp_enqueue_flags+0x1c4>)
 8010fd4:	f004 f80e 	bl	8014ff4 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d103      	bne.n	8010fe8 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	68fa      	ldr	r2, [r7, #12]
 8010fe4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8010fe6:	e00d      	b.n	8011004 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010fec:	61bb      	str	r3, [r7, #24]
 8010fee:	e002      	b.n	8010ff6 <tcp_enqueue_flags+0x11e>
 8010ff0:	69bb      	ldr	r3, [r7, #24]
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	61bb      	str	r3, [r7, #24]
 8010ff6:	69bb      	ldr	r3, [r7, #24]
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d1f8      	bne.n	8010ff0 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8010ffe:	69bb      	ldr	r3, [r7, #24]
 8011000:	68fa      	ldr	r2, [r7, #12]
 8011002:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	2200      	movs	r2, #0
 8011008:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801100c:	78fb      	ldrb	r3, [r7, #3]
 801100e:	f003 0302 	and.w	r3, r3, #2
 8011012:	2b00      	cmp	r3, #0
 8011014:	d104      	bne.n	8011020 <tcp_enqueue_flags+0x148>
 8011016:	78fb      	ldrb	r3, [r7, #3]
 8011018:	f003 0301 	and.w	r3, r3, #1
 801101c:	2b00      	cmp	r3, #0
 801101e:	d004      	beq.n	801102a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011024:	1c5a      	adds	r2, r3, #1
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801102a:	78fb      	ldrb	r3, [r7, #3]
 801102c:	f003 0301 	and.w	r3, r3, #1
 8011030:	2b00      	cmp	r3, #0
 8011032:	d006      	beq.n	8011042 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	8b5b      	ldrh	r3, [r3, #26]
 8011038:	f043 0320 	orr.w	r3, r3, #32
 801103c:	b29a      	uxth	r2, r3
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	685b      	ldr	r3, [r3, #4]
 8011046:	4618      	mov	r0, r3
 8011048:	f7fb fc3c 	bl	800c8c4 <pbuf_clen>
 801104c:	4603      	mov	r3, r0
 801104e:	461a      	mov	r2, r3
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011056:	4413      	add	r3, r2
 8011058:	b29a      	uxth	r2, r3
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011066:	2b00      	cmp	r3, #0
 8011068:	d00e      	beq.n	8011088 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801106e:	2b00      	cmp	r3, #0
 8011070:	d10a      	bne.n	8011088 <tcp_enqueue_flags+0x1b0>
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011076:	2b00      	cmp	r3, #0
 8011078:	d106      	bne.n	8011088 <tcp_enqueue_flags+0x1b0>
 801107a:	4b06      	ldr	r3, [pc, #24]	@ (8011094 <tcp_enqueue_flags+0x1bc>)
 801107c:	f240 4265 	movw	r2, #1125	@ 0x465
 8011080:	490b      	ldr	r1, [pc, #44]	@ (80110b0 <tcp_enqueue_flags+0x1d8>)
 8011082:	4806      	ldr	r0, [pc, #24]	@ (801109c <tcp_enqueue_flags+0x1c4>)
 8011084:	f003 ffb6 	bl	8014ff4 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8011088:	2300      	movs	r3, #0
}
 801108a:	4618      	mov	r0, r3
 801108c:	3720      	adds	r7, #32
 801108e:	46bd      	mov	sp, r7
 8011090:	bd80      	pop	{r7, pc}
 8011092:	bf00      	nop
 8011094:	0801764c 	.word	0x0801764c
 8011098:	08017a70 	.word	0x08017a70
 801109c:	080176a0 	.word	0x080176a0
 80110a0:	08017ac8 	.word	0x08017ac8
 80110a4:	08017ae8 	.word	0x08017ae8
 80110a8:	08017b24 	.word	0x08017b24
 80110ac:	08017b3c 	.word	0x08017b3c
 80110b0:	08017b68 	.word	0x08017b68

080110b4 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80110b4:	b5b0      	push	{r4, r5, r7, lr}
 80110b6:	b08a      	sub	sp, #40	@ 0x28
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	6078      	str	r0, [r7, #4]
  struct netif *netif;
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();
 80110bc:	f7f5 fea0 	bl	8006e00 <sys_check_core_locking>

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d106      	bne.n	80110d4 <tcp_output+0x20>
 80110c6:	4b8a      	ldr	r3, [pc, #552]	@ (80112f0 <tcp_output+0x23c>)
 80110c8:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 80110cc:	4989      	ldr	r1, [pc, #548]	@ (80112f4 <tcp_output+0x240>)
 80110ce:	488a      	ldr	r0, [pc, #552]	@ (80112f8 <tcp_output+0x244>)
 80110d0:	f003 ff90 	bl	8014ff4 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	7d1b      	ldrb	r3, [r3, #20]
 80110d8:	2b01      	cmp	r3, #1
 80110da:	d106      	bne.n	80110ea <tcp_output+0x36>
 80110dc:	4b84      	ldr	r3, [pc, #528]	@ (80112f0 <tcp_output+0x23c>)
 80110de:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80110e2:	4986      	ldr	r1, [pc, #536]	@ (80112fc <tcp_output+0x248>)
 80110e4:	4884      	ldr	r0, [pc, #528]	@ (80112f8 <tcp_output+0x244>)
 80110e6:	f003 ff85 	bl	8014ff4 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80110ea:	4b85      	ldr	r3, [pc, #532]	@ (8011300 <tcp_output+0x24c>)
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	687a      	ldr	r2, [r7, #4]
 80110f0:	429a      	cmp	r2, r3
 80110f2:	d101      	bne.n	80110f8 <tcp_output+0x44>
    return ERR_OK;
 80110f4:	2300      	movs	r3, #0
 80110f6:	e1ce      	b.n	8011496 <tcp_output+0x3e2>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011104:	4293      	cmp	r3, r2
 8011106:	bf28      	it	cs
 8011108:	4613      	movcs	r3, r2
 801110a:	b29b      	uxth	r3, r3
 801110c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011112:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8011114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011116:	2b00      	cmp	r3, #0
 8011118:	d10b      	bne.n	8011132 <tcp_output+0x7e>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	8b5b      	ldrh	r3, [r3, #26]
 801111e:	f003 0302 	and.w	r3, r3, #2
 8011122:	2b00      	cmp	r3, #0
 8011124:	f000 81aa 	beq.w	801147c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8011128:	6878      	ldr	r0, [r7, #4]
 801112a:	f000 fdcb 	bl	8011cc4 <tcp_send_empty_ack>
 801112e:	4603      	mov	r3, r0
 8011130:	e1b1      	b.n	8011496 <tcp_output+0x3e2>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8011132:	6879      	ldr	r1, [r7, #4]
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	3304      	adds	r3, #4
 8011138:	461a      	mov	r2, r3
 801113a:	6878      	ldr	r0, [r7, #4]
 801113c:	f7ff fc7c 	bl	8010a38 <tcp_route>
 8011140:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8011142:	697b      	ldr	r3, [r7, #20]
 8011144:	2b00      	cmp	r3, #0
 8011146:	d102      	bne.n	801114e <tcp_output+0x9a>
    return ERR_RTE;
 8011148:	f06f 0303 	mvn.w	r3, #3
 801114c:	e1a3      	b.n	8011496 <tcp_output+0x3e2>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	2b00      	cmp	r3, #0
 8011152:	d003      	beq.n	801115c <tcp_output+0xa8>
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	2b00      	cmp	r3, #0
 801115a:	d111      	bne.n	8011180 <tcp_output+0xcc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801115c:	697b      	ldr	r3, [r7, #20]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d002      	beq.n	8011168 <tcp_output+0xb4>
 8011162:	697b      	ldr	r3, [r7, #20]
 8011164:	3304      	adds	r3, #4
 8011166:	e000      	b.n	801116a <tcp_output+0xb6>
 8011168:	2300      	movs	r3, #0
 801116a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801116c:	693b      	ldr	r3, [r7, #16]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d102      	bne.n	8011178 <tcp_output+0xc4>
      return ERR_RTE;
 8011172:	f06f 0303 	mvn.w	r3, #3
 8011176:	e18e      	b.n	8011496 <tcp_output+0x3e2>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011178:	693b      	ldr	r3, [r7, #16]
 801117a:	681a      	ldr	r2, [r3, #0]
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8011180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011182:	68db      	ldr	r3, [r3, #12]
 8011184:	685b      	ldr	r3, [r3, #4]
 8011186:	4618      	mov	r0, r3
 8011188:	f7f9 fe82 	bl	800ae90 <lwip_htonl>
 801118c:	4602      	mov	r2, r0
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011192:	1ad3      	subs	r3, r2, r3
 8011194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011196:	8912      	ldrh	r2, [r2, #8]
 8011198:	4413      	add	r3, r2
 801119a:	69ba      	ldr	r2, [r7, #24]
 801119c:	429a      	cmp	r2, r3
 801119e:	d227      	bcs.n	80111f0 <tcp_output+0x13c>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80111a6:	461a      	mov	r2, r3
 80111a8:	69bb      	ldr	r3, [r7, #24]
 80111aa:	4293      	cmp	r3, r2
 80111ac:	d114      	bne.n	80111d8 <tcp_output+0x124>
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d110      	bne.n	80111d8 <tcp_output+0x124>
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d10b      	bne.n	80111d8 <tcp_output+0x124>
      pcb->persist_cnt = 0;
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	2200      	movs	r2, #0
 80111c4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	2201      	movs	r2, #1
 80111cc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	2200      	movs	r2, #0
 80111d4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	8b5b      	ldrh	r3, [r3, #26]
 80111dc:	f003 0302 	and.w	r3, r3, #2
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	f000 814d 	beq.w	8011480 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 80111e6:	6878      	ldr	r0, [r7, #4]
 80111e8:	f000 fd6c 	bl	8011cc4 <tcp_send_empty_ack>
 80111ec:	4603      	mov	r3, r0
 80111ee:	e152      	b.n	8011496 <tcp_output+0x3e2>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	2200      	movs	r2, #0
 80111f4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80111fc:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80111fe:	6a3b      	ldr	r3, [r7, #32]
 8011200:	2b00      	cmp	r3, #0
 8011202:	f000 811c 	beq.w	801143e <tcp_output+0x38a>
    for (; useg->next != NULL; useg = useg->next);
 8011206:	e002      	b.n	801120e <tcp_output+0x15a>
 8011208:	6a3b      	ldr	r3, [r7, #32]
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	623b      	str	r3, [r7, #32]
 801120e:	6a3b      	ldr	r3, [r7, #32]
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	2b00      	cmp	r3, #0
 8011214:	d1f8      	bne.n	8011208 <tcp_output+0x154>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8011216:	e112      	b.n	801143e <tcp_output+0x38a>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8011218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801121a:	68db      	ldr	r3, [r3, #12]
 801121c:	899b      	ldrh	r3, [r3, #12]
 801121e:	b29b      	uxth	r3, r3
 8011220:	4618      	mov	r0, r3
 8011222:	f7f9 fe1f 	bl	800ae64 <lwip_htons>
 8011226:	4603      	mov	r3, r0
 8011228:	b2db      	uxtb	r3, r3
 801122a:	f003 0304 	and.w	r3, r3, #4
 801122e:	2b00      	cmp	r3, #0
 8011230:	d006      	beq.n	8011240 <tcp_output+0x18c>
 8011232:	4b2f      	ldr	r3, [pc, #188]	@ (80112f0 <tcp_output+0x23c>)
 8011234:	f240 5236 	movw	r2, #1334	@ 0x536
 8011238:	4932      	ldr	r1, [pc, #200]	@ (8011304 <tcp_output+0x250>)
 801123a:	482f      	ldr	r0, [pc, #188]	@ (80112f8 <tcp_output+0x244>)
 801123c:	f003 feda 	bl	8014ff4 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011244:	2b00      	cmp	r3, #0
 8011246:	d01f      	beq.n	8011288 <tcp_output+0x1d4>
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	8b5b      	ldrh	r3, [r3, #26]
 801124c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8011250:	2b00      	cmp	r3, #0
 8011252:	d119      	bne.n	8011288 <tcp_output+0x1d4>
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011258:	2b00      	cmp	r3, #0
 801125a:	d00b      	beq.n	8011274 <tcp_output+0x1c0>
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d110      	bne.n	8011288 <tcp_output+0x1d4>
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801126a:	891a      	ldrh	r2, [r3, #8]
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011270:	429a      	cmp	r2, r3
 8011272:	d209      	bcs.n	8011288 <tcp_output+0x1d4>
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801127a:	2b00      	cmp	r3, #0
 801127c:	d004      	beq.n	8011288 <tcp_output+0x1d4>
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011284:	2b08      	cmp	r3, #8
 8011286:	d901      	bls.n	801128c <tcp_output+0x1d8>
 8011288:	2301      	movs	r3, #1
 801128a:	e000      	b.n	801128e <tcp_output+0x1da>
 801128c:	2300      	movs	r3, #0
 801128e:	2b00      	cmp	r3, #0
 8011290:	d106      	bne.n	80112a0 <tcp_output+0x1ec>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	8b5b      	ldrh	r3, [r3, #26]
 8011296:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801129a:	2b00      	cmp	r3, #0
 801129c:	f000 80e4 	beq.w	8011468 <tcp_output+0x3b4>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	7d1b      	ldrb	r3, [r3, #20]
 80112a4:	2b02      	cmp	r3, #2
 80112a6:	d00d      	beq.n	80112c4 <tcp_output+0x210>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80112a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112aa:	68db      	ldr	r3, [r3, #12]
 80112ac:	899b      	ldrh	r3, [r3, #12]
 80112ae:	b29c      	uxth	r4, r3
 80112b0:	2010      	movs	r0, #16
 80112b2:	f7f9 fdd7 	bl	800ae64 <lwip_htons>
 80112b6:	4603      	mov	r3, r0
 80112b8:	461a      	mov	r2, r3
 80112ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112bc:	68db      	ldr	r3, [r3, #12]
 80112be:	4322      	orrs	r2, r4
 80112c0:	b292      	uxth	r2, r2
 80112c2:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80112c4:	697a      	ldr	r2, [r7, #20]
 80112c6:	6879      	ldr	r1, [r7, #4]
 80112c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80112ca:	f000 f909 	bl	80114e0 <tcp_output_segment>
 80112ce:	4603      	mov	r3, r0
 80112d0:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80112d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d016      	beq.n	8011308 <tcp_output+0x254>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	8b5b      	ldrh	r3, [r3, #26]
 80112de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80112e2:	b29a      	uxth	r2, r3
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	835a      	strh	r2, [r3, #26]
      return err;
 80112e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80112ec:	e0d3      	b.n	8011496 <tcp_output+0x3e2>
 80112ee:	bf00      	nop
 80112f0:	0801764c 	.word	0x0801764c
 80112f4:	08017b90 	.word	0x08017b90
 80112f8:	080176a0 	.word	0x080176a0
 80112fc:	08017ba8 	.word	0x08017ba8
 8011300:	24007d8c 	.word	0x24007d8c
 8011304:	08017bd0 	.word	0x08017bd0
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8011308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801130a:	681a      	ldr	r2, [r3, #0]
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	7d1b      	ldrb	r3, [r3, #20]
 8011314:	2b02      	cmp	r3, #2
 8011316:	d006      	beq.n	8011326 <tcp_output+0x272>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	8b5b      	ldrh	r3, [r3, #26]
 801131c:	f023 0303 	bic.w	r3, r3, #3
 8011320:	b29a      	uxth	r2, r3
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011328:	68db      	ldr	r3, [r3, #12]
 801132a:	685b      	ldr	r3, [r3, #4]
 801132c:	4618      	mov	r0, r3
 801132e:	f7f9 fdaf 	bl	800ae90 <lwip_htonl>
 8011332:	4604      	mov	r4, r0
 8011334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011336:	891b      	ldrh	r3, [r3, #8]
 8011338:	461d      	mov	r5, r3
 801133a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801133c:	68db      	ldr	r3, [r3, #12]
 801133e:	899b      	ldrh	r3, [r3, #12]
 8011340:	b29b      	uxth	r3, r3
 8011342:	4618      	mov	r0, r3
 8011344:	f7f9 fd8e 	bl	800ae64 <lwip_htons>
 8011348:	4603      	mov	r3, r0
 801134a:	b2db      	uxtb	r3, r3
 801134c:	f003 0303 	and.w	r3, r3, #3
 8011350:	2b00      	cmp	r3, #0
 8011352:	d001      	beq.n	8011358 <tcp_output+0x2a4>
 8011354:	2301      	movs	r3, #1
 8011356:	e000      	b.n	801135a <tcp_output+0x2a6>
 8011358:	2300      	movs	r3, #0
 801135a:	442b      	add	r3, r5
 801135c:	4423      	add	r3, r4
 801135e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011364:	68bb      	ldr	r3, [r7, #8]
 8011366:	1ad3      	subs	r3, r2, r3
 8011368:	2b00      	cmp	r3, #0
 801136a:	da02      	bge.n	8011372 <tcp_output+0x2be>
      pcb->snd_nxt = snd_nxt;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	68ba      	ldr	r2, [r7, #8]
 8011370:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8011372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011374:	891b      	ldrh	r3, [r3, #8]
 8011376:	461c      	mov	r4, r3
 8011378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801137a:	68db      	ldr	r3, [r3, #12]
 801137c:	899b      	ldrh	r3, [r3, #12]
 801137e:	b29b      	uxth	r3, r3
 8011380:	4618      	mov	r0, r3
 8011382:	f7f9 fd6f 	bl	800ae64 <lwip_htons>
 8011386:	4603      	mov	r3, r0
 8011388:	b2db      	uxtb	r3, r3
 801138a:	f003 0303 	and.w	r3, r3, #3
 801138e:	2b00      	cmp	r3, #0
 8011390:	d001      	beq.n	8011396 <tcp_output+0x2e2>
 8011392:	2301      	movs	r3, #1
 8011394:	e000      	b.n	8011398 <tcp_output+0x2e4>
 8011396:	2300      	movs	r3, #0
 8011398:	4423      	add	r3, r4
 801139a:	2b00      	cmp	r3, #0
 801139c:	d049      	beq.n	8011432 <tcp_output+0x37e>
      seg->next = NULL;
 801139e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113a0:	2200      	movs	r2, #0
 80113a2:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d105      	bne.n	80113b8 <tcp_output+0x304>
        pcb->unacked = seg;
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80113b0:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 80113b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113b4:	623b      	str	r3, [r7, #32]
 80113b6:	e03f      	b.n	8011438 <tcp_output+0x384>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80113b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ba:	68db      	ldr	r3, [r3, #12]
 80113bc:	685b      	ldr	r3, [r3, #4]
 80113be:	4618      	mov	r0, r3
 80113c0:	f7f9 fd66 	bl	800ae90 <lwip_htonl>
 80113c4:	4604      	mov	r4, r0
 80113c6:	6a3b      	ldr	r3, [r7, #32]
 80113c8:	68db      	ldr	r3, [r3, #12]
 80113ca:	685b      	ldr	r3, [r3, #4]
 80113cc:	4618      	mov	r0, r3
 80113ce:	f7f9 fd5f 	bl	800ae90 <lwip_htonl>
 80113d2:	4603      	mov	r3, r0
 80113d4:	1ae3      	subs	r3, r4, r3
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	da24      	bge.n	8011424 <tcp_output+0x370>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	3370      	adds	r3, #112	@ 0x70
 80113de:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80113e0:	e002      	b.n	80113e8 <tcp_output+0x334>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80113e2:	69fb      	ldr	r3, [r7, #28]
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80113e8:	69fb      	ldr	r3, [r7, #28]
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d011      	beq.n	8011414 <tcp_output+0x360>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80113f0:	69fb      	ldr	r3, [r7, #28]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	68db      	ldr	r3, [r3, #12]
 80113f6:	685b      	ldr	r3, [r3, #4]
 80113f8:	4618      	mov	r0, r3
 80113fa:	f7f9 fd49 	bl	800ae90 <lwip_htonl>
 80113fe:	4604      	mov	r4, r0
 8011400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011402:	68db      	ldr	r3, [r3, #12]
 8011404:	685b      	ldr	r3, [r3, #4]
 8011406:	4618      	mov	r0, r3
 8011408:	f7f9 fd42 	bl	800ae90 <lwip_htonl>
 801140c:	4603      	mov	r3, r0
 801140e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8011410:	2b00      	cmp	r3, #0
 8011412:	dbe6      	blt.n	80113e2 <tcp_output+0x32e>
          }
          seg->next = (*cur_seg);
 8011414:	69fb      	ldr	r3, [r7, #28]
 8011416:	681a      	ldr	r2, [r3, #0]
 8011418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801141a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801141c:	69fb      	ldr	r3, [r7, #28]
 801141e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011420:	601a      	str	r2, [r3, #0]
 8011422:	e009      	b.n	8011438 <tcp_output+0x384>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8011424:	6a3b      	ldr	r3, [r7, #32]
 8011426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011428:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801142a:	6a3b      	ldr	r3, [r7, #32]
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	623b      	str	r3, [r7, #32]
 8011430:	e002      	b.n	8011438 <tcp_output+0x384>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8011432:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011434:	f7fc fc3f 	bl	800dcb6 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801143c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801143e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011440:	2b00      	cmp	r3, #0
 8011442:	d012      	beq.n	801146a <tcp_output+0x3b6>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8011444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011446:	68db      	ldr	r3, [r3, #12]
 8011448:	685b      	ldr	r3, [r3, #4]
 801144a:	4618      	mov	r0, r3
 801144c:	f7f9 fd20 	bl	800ae90 <lwip_htonl>
 8011450:	4602      	mov	r2, r0
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011456:	1ad3      	subs	r3, r2, r3
 8011458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801145a:	8912      	ldrh	r2, [r2, #8]
 801145c:	4413      	add	r3, r2
  while (seg != NULL &&
 801145e:	69ba      	ldr	r2, [r7, #24]
 8011460:	429a      	cmp	r2, r3
 8011462:	f4bf aed9 	bcs.w	8011218 <tcp_output+0x164>
 8011466:	e000      	b.n	801146a <tcp_output+0x3b6>
      break;
 8011468:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801146e:	2b00      	cmp	r3, #0
 8011470:	d108      	bne.n	8011484 <tcp_output+0x3d0>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	2200      	movs	r2, #0
 8011476:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801147a:	e004      	b.n	8011486 <tcp_output+0x3d2>
    goto output_done;
 801147c:	bf00      	nop
 801147e:	e002      	b.n	8011486 <tcp_output+0x3d2>
    goto output_done;
 8011480:	bf00      	nop
 8011482:	e000      	b.n	8011486 <tcp_output+0x3d2>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8011484:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	8b5b      	ldrh	r3, [r3, #26]
 801148a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801148e:	b29a      	uxth	r2, r3
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8011494:	2300      	movs	r3, #0
}
 8011496:	4618      	mov	r0, r3
 8011498:	3728      	adds	r7, #40	@ 0x28
 801149a:	46bd      	mov	sp, r7
 801149c:	bdb0      	pop	{r4, r5, r7, pc}
 801149e:	bf00      	nop

080114a0 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b082      	sub	sp, #8
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d106      	bne.n	80114bc <tcp_output_segment_busy+0x1c>
 80114ae:	4b09      	ldr	r3, [pc, #36]	@ (80114d4 <tcp_output_segment_busy+0x34>)
 80114b0:	f240 529a 	movw	r2, #1434	@ 0x59a
 80114b4:	4908      	ldr	r1, [pc, #32]	@ (80114d8 <tcp_output_segment_busy+0x38>)
 80114b6:	4809      	ldr	r0, [pc, #36]	@ (80114dc <tcp_output_segment_busy+0x3c>)
 80114b8:	f003 fd9c 	bl	8014ff4 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	685b      	ldr	r3, [r3, #4]
 80114c0:	7b9b      	ldrb	r3, [r3, #14]
 80114c2:	2b01      	cmp	r3, #1
 80114c4:	d001      	beq.n	80114ca <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80114c6:	2301      	movs	r3, #1
 80114c8:	e000      	b.n	80114cc <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80114ca:	2300      	movs	r3, #0
}
 80114cc:	4618      	mov	r0, r3
 80114ce:	3708      	adds	r7, #8
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}
 80114d4:	0801764c 	.word	0x0801764c
 80114d8:	08017be8 	.word	0x08017be8
 80114dc:	080176a0 	.word	0x080176a0

080114e0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80114e0:	b5b0      	push	{r4, r5, r7, lr}
 80114e2:	b08c      	sub	sp, #48	@ 0x30
 80114e4:	af04      	add	r7, sp, #16
 80114e6:	60f8      	str	r0, [r7, #12]
 80114e8:	60b9      	str	r1, [r7, #8]
 80114ea:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d106      	bne.n	8011500 <tcp_output_segment+0x20>
 80114f2:	4b64      	ldr	r3, [pc, #400]	@ (8011684 <tcp_output_segment+0x1a4>)
 80114f4:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 80114f8:	4963      	ldr	r1, [pc, #396]	@ (8011688 <tcp_output_segment+0x1a8>)
 80114fa:	4864      	ldr	r0, [pc, #400]	@ (801168c <tcp_output_segment+0x1ac>)
 80114fc:	f003 fd7a 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8011500:	68bb      	ldr	r3, [r7, #8]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d106      	bne.n	8011514 <tcp_output_segment+0x34>
 8011506:	4b5f      	ldr	r3, [pc, #380]	@ (8011684 <tcp_output_segment+0x1a4>)
 8011508:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801150c:	4960      	ldr	r1, [pc, #384]	@ (8011690 <tcp_output_segment+0x1b0>)
 801150e:	485f      	ldr	r0, [pc, #380]	@ (801168c <tcp_output_segment+0x1ac>)
 8011510:	f003 fd70 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	2b00      	cmp	r3, #0
 8011518:	d106      	bne.n	8011528 <tcp_output_segment+0x48>
 801151a:	4b5a      	ldr	r3, [pc, #360]	@ (8011684 <tcp_output_segment+0x1a4>)
 801151c:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8011520:	495c      	ldr	r1, [pc, #368]	@ (8011694 <tcp_output_segment+0x1b4>)
 8011522:	485a      	ldr	r0, [pc, #360]	@ (801168c <tcp_output_segment+0x1ac>)
 8011524:	f003 fd66 	bl	8014ff4 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8011528:	68f8      	ldr	r0, [r7, #12]
 801152a:	f7ff ffb9 	bl	80114a0 <tcp_output_segment_busy>
 801152e:	4603      	mov	r3, r0
 8011530:	2b00      	cmp	r3, #0
 8011532:	d001      	beq.n	8011538 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8011534:	2300      	movs	r3, #0
 8011536:	e0a1      	b.n	801167c <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8011538:	68bb      	ldr	r3, [r7, #8]
 801153a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	68dc      	ldr	r4, [r3, #12]
 8011540:	4610      	mov	r0, r2
 8011542:	f7f9 fca5 	bl	800ae90 <lwip_htonl>
 8011546:	4603      	mov	r3, r0
 8011548:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801154a:	68bb      	ldr	r3, [r7, #8]
 801154c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	68dc      	ldr	r4, [r3, #12]
 8011552:	4610      	mov	r0, r2
 8011554:	f7f9 fc86 	bl	800ae64 <lwip_htons>
 8011558:	4603      	mov	r3, r0
 801155a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801155c:	68bb      	ldr	r3, [r7, #8]
 801155e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011560:	68ba      	ldr	r2, [r7, #8]
 8011562:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8011564:	441a      	add	r2, r3
 8011566:	68bb      	ldr	r3, [r7, #8]
 8011568:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	68db      	ldr	r3, [r3, #12]
 801156e:	3314      	adds	r3, #20
 8011570:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	7a9b      	ldrb	r3, [r3, #10]
 8011576:	f003 0301 	and.w	r3, r3, #1
 801157a:	2b00      	cmp	r3, #0
 801157c:	d015      	beq.n	80115aa <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801157e:	68bb      	ldr	r3, [r7, #8]
 8011580:	3304      	adds	r3, #4
 8011582:	461a      	mov	r2, r3
 8011584:	6879      	ldr	r1, [r7, #4]
 8011586:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801158a:	f7fc fe8d 	bl	800e2a8 <tcp_eff_send_mss_netif>
 801158e:	4603      	mov	r3, r0
 8011590:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8011592:	8b7b      	ldrh	r3, [r7, #26]
 8011594:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8011598:	4618      	mov	r0, r3
 801159a:	f7f9 fc79 	bl	800ae90 <lwip_htonl>
 801159e:	4602      	mov	r2, r0
 80115a0:	69fb      	ldr	r3, [r7, #28]
 80115a2:	601a      	str	r2, [r3, #0]
    opts += 1;
 80115a4:	69fb      	ldr	r3, [r7, #28]
 80115a6:	3304      	adds	r3, #4
 80115a8:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80115aa:	68bb      	ldr	r3, [r7, #8]
 80115ac:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	da02      	bge.n	80115ba <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80115b4:	68bb      	ldr	r3, [r7, #8]
 80115b6:	2200      	movs	r2, #0
 80115b8:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 80115ba:	68bb      	ldr	r3, [r7, #8]
 80115bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d10c      	bne.n	80115dc <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80115c2:	4b35      	ldr	r3, [pc, #212]	@ (8011698 <tcp_output_segment+0x1b8>)
 80115c4:	681a      	ldr	r2, [r3, #0]
 80115c6:	68bb      	ldr	r3, [r7, #8]
 80115c8:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	68db      	ldr	r3, [r3, #12]
 80115ce:	685b      	ldr	r3, [r3, #4]
 80115d0:	4618      	mov	r0, r3
 80115d2:	f7f9 fc5d 	bl	800ae90 <lwip_htonl>
 80115d6:	4602      	mov	r2, r0
 80115d8:	68bb      	ldr	r3, [r7, #8]
 80115da:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	68da      	ldr	r2, [r3, #12]
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	685b      	ldr	r3, [r3, #4]
 80115e4:	685b      	ldr	r3, [r3, #4]
 80115e6:	1ad3      	subs	r3, r2, r3
 80115e8:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	685b      	ldr	r3, [r3, #4]
 80115ee:	8959      	ldrh	r1, [r3, #10]
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	685b      	ldr	r3, [r3, #4]
 80115f4:	8b3a      	ldrh	r2, [r7, #24]
 80115f6:	1a8a      	subs	r2, r1, r2
 80115f8:	b292      	uxth	r2, r2
 80115fa:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	685b      	ldr	r3, [r3, #4]
 8011600:	8919      	ldrh	r1, [r3, #8]
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	685b      	ldr	r3, [r3, #4]
 8011606:	8b3a      	ldrh	r2, [r7, #24]
 8011608:	1a8a      	subs	r2, r1, r2
 801160a:	b292      	uxth	r2, r2
 801160c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801160e:	68fb      	ldr	r3, [r7, #12]
 8011610:	685b      	ldr	r3, [r3, #4]
 8011612:	68fa      	ldr	r2, [r7, #12]
 8011614:	68d2      	ldr	r2, [r2, #12]
 8011616:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8011618:	68fb      	ldr	r3, [r7, #12]
 801161a:	68db      	ldr	r3, [r3, #12]
 801161c:	2200      	movs	r2, #0
 801161e:	741a      	strb	r2, [r3, #16]
 8011620:	2200      	movs	r2, #0
 8011622:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	68da      	ldr	r2, [r3, #12]
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	7a9b      	ldrb	r3, [r3, #10]
 801162c:	f003 0301 	and.w	r3, r3, #1
 8011630:	2b00      	cmp	r3, #0
 8011632:	d001      	beq.n	8011638 <tcp_output_segment+0x158>
 8011634:	2318      	movs	r3, #24
 8011636:	e000      	b.n	801163a <tcp_output_segment+0x15a>
 8011638:	2314      	movs	r3, #20
 801163a:	4413      	add	r3, r2
 801163c:	69fa      	ldr	r2, [r7, #28]
 801163e:	429a      	cmp	r2, r3
 8011640:	d006      	beq.n	8011650 <tcp_output_segment+0x170>
 8011642:	4b10      	ldr	r3, [pc, #64]	@ (8011684 <tcp_output_segment+0x1a4>)
 8011644:	f240 621c 	movw	r2, #1564	@ 0x61c
 8011648:	4914      	ldr	r1, [pc, #80]	@ (801169c <tcp_output_segment+0x1bc>)
 801164a:	4810      	ldr	r0, [pc, #64]	@ (801168c <tcp_output_segment+0x1ac>)
 801164c:	f003 fcd2 	bl	8014ff4 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	6858      	ldr	r0, [r3, #4]
 8011654:	68b9      	ldr	r1, [r7, #8]
 8011656:	68bb      	ldr	r3, [r7, #8]
 8011658:	1d1c      	adds	r4, r3, #4
 801165a:	68bb      	ldr	r3, [r7, #8]
 801165c:	7add      	ldrb	r5, [r3, #11]
 801165e:	68bb      	ldr	r3, [r7, #8]
 8011660:	7a9b      	ldrb	r3, [r3, #10]
 8011662:	687a      	ldr	r2, [r7, #4]
 8011664:	9202      	str	r2, [sp, #8]
 8011666:	2206      	movs	r2, #6
 8011668:	9201      	str	r2, [sp, #4]
 801166a:	9300      	str	r3, [sp, #0]
 801166c:	462b      	mov	r3, r5
 801166e:	4622      	mov	r2, r4
 8011670:	f002 fa9a 	bl	8013ba8 <ip4_output_if>
 8011674:	4603      	mov	r3, r0
 8011676:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8011678:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801167c:	4618      	mov	r0, r3
 801167e:	3720      	adds	r7, #32
 8011680:	46bd      	mov	sp, r7
 8011682:	bdb0      	pop	{r4, r5, r7, pc}
 8011684:	0801764c 	.word	0x0801764c
 8011688:	08017c10 	.word	0x08017c10
 801168c:	080176a0 	.word	0x080176a0
 8011690:	08017c30 	.word	0x08017c30
 8011694:	08017c50 	.word	0x08017c50
 8011698:	24007d40 	.word	0x24007d40
 801169c:	08017c74 	.word	0x08017c74

080116a0 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80116a0:	b5b0      	push	{r4, r5, r7, lr}
 80116a2:	b084      	sub	sp, #16
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d106      	bne.n	80116bc <tcp_rexmit_rto_prepare+0x1c>
 80116ae:	4b31      	ldr	r3, [pc, #196]	@ (8011774 <tcp_rexmit_rto_prepare+0xd4>)
 80116b0:	f240 6263 	movw	r2, #1635	@ 0x663
 80116b4:	4930      	ldr	r1, [pc, #192]	@ (8011778 <tcp_rexmit_rto_prepare+0xd8>)
 80116b6:	4831      	ldr	r0, [pc, #196]	@ (801177c <tcp_rexmit_rto_prepare+0xdc>)
 80116b8:	f003 fc9c 	bl	8014ff4 <iprintf>

  if (pcb->unacked == NULL) {
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d102      	bne.n	80116ca <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80116c4:	f06f 0305 	mvn.w	r3, #5
 80116c8:	e050      	b.n	801176c <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116ce:	60fb      	str	r3, [r7, #12]
 80116d0:	e00b      	b.n	80116ea <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80116d2:	68f8      	ldr	r0, [r7, #12]
 80116d4:	f7ff fee4 	bl	80114a0 <tcp_output_segment_busy>
 80116d8:	4603      	mov	r3, r0
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d002      	beq.n	80116e4 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80116de:	f06f 0305 	mvn.w	r3, #5
 80116e2:	e043      	b.n	801176c <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80116e4:	68fb      	ldr	r3, [r7, #12]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	60fb      	str	r3, [r7, #12]
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d1ef      	bne.n	80116d2 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80116f2:	68f8      	ldr	r0, [r7, #12]
 80116f4:	f7ff fed4 	bl	80114a0 <tcp_output_segment_busy>
 80116f8:	4603      	mov	r3, r0
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d002      	beq.n	8011704 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80116fe:	f06f 0305 	mvn.w	r3, #5
 8011702:	e033      	b.n	801176c <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	2200      	movs	r2, #0
 8011718:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	8b5b      	ldrh	r3, [r3, #26]
 801171e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8011722:	b29a      	uxth	r2, r3
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	68db      	ldr	r3, [r3, #12]
 801172c:	685b      	ldr	r3, [r3, #4]
 801172e:	4618      	mov	r0, r3
 8011730:	f7f9 fbae 	bl	800ae90 <lwip_htonl>
 8011734:	4604      	mov	r4, r0
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	891b      	ldrh	r3, [r3, #8]
 801173a:	461d      	mov	r5, r3
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	68db      	ldr	r3, [r3, #12]
 8011740:	899b      	ldrh	r3, [r3, #12]
 8011742:	b29b      	uxth	r3, r3
 8011744:	4618      	mov	r0, r3
 8011746:	f7f9 fb8d 	bl	800ae64 <lwip_htons>
 801174a:	4603      	mov	r3, r0
 801174c:	b2db      	uxtb	r3, r3
 801174e:	f003 0303 	and.w	r3, r3, #3
 8011752:	2b00      	cmp	r3, #0
 8011754:	d001      	beq.n	801175a <tcp_rexmit_rto_prepare+0xba>
 8011756:	2301      	movs	r3, #1
 8011758:	e000      	b.n	801175c <tcp_rexmit_rto_prepare+0xbc>
 801175a:	2300      	movs	r3, #0
 801175c:	442b      	add	r3, r5
 801175e:	18e2      	adds	r2, r4, r3
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	2200      	movs	r2, #0
 8011768:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801176a:	2300      	movs	r3, #0
}
 801176c:	4618      	mov	r0, r3
 801176e:	3710      	adds	r7, #16
 8011770:	46bd      	mov	sp, r7
 8011772:	bdb0      	pop	{r4, r5, r7, pc}
 8011774:	0801764c 	.word	0x0801764c
 8011778:	08017c88 	.word	0x08017c88
 801177c:	080176a0 	.word	0x080176a0

08011780 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8011780:	b580      	push	{r7, lr}
 8011782:	b082      	sub	sp, #8
 8011784:	af00      	add	r7, sp, #0
 8011786:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d106      	bne.n	801179c <tcp_rexmit_rto_commit+0x1c>
 801178e:	4b0d      	ldr	r3, [pc, #52]	@ (80117c4 <tcp_rexmit_rto_commit+0x44>)
 8011790:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8011794:	490c      	ldr	r1, [pc, #48]	@ (80117c8 <tcp_rexmit_rto_commit+0x48>)
 8011796:	480d      	ldr	r0, [pc, #52]	@ (80117cc <tcp_rexmit_rto_commit+0x4c>)
 8011798:	f003 fc2c 	bl	8014ff4 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80117a2:	2bff      	cmp	r3, #255	@ 0xff
 80117a4:	d007      	beq.n	80117b6 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80117ac:	3301      	adds	r3, #1
 80117ae:	b2da      	uxtb	r2, r3
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80117b6:	6878      	ldr	r0, [r7, #4]
 80117b8:	f7ff fc7c 	bl	80110b4 <tcp_output>
}
 80117bc:	bf00      	nop
 80117be:	3708      	adds	r7, #8
 80117c0:	46bd      	mov	sp, r7
 80117c2:	bd80      	pop	{r7, pc}
 80117c4:	0801764c 	.word	0x0801764c
 80117c8:	08017cac 	.word	0x08017cac
 80117cc:	080176a0 	.word	0x080176a0

080117d0 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b082      	sub	sp, #8
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d106      	bne.n	80117ec <tcp_rexmit_rto+0x1c>
 80117de:	4b0a      	ldr	r3, [pc, #40]	@ (8011808 <tcp_rexmit_rto+0x38>)
 80117e0:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 80117e4:	4909      	ldr	r1, [pc, #36]	@ (801180c <tcp_rexmit_rto+0x3c>)
 80117e6:	480a      	ldr	r0, [pc, #40]	@ (8011810 <tcp_rexmit_rto+0x40>)
 80117e8:	f003 fc04 	bl	8014ff4 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80117ec:	6878      	ldr	r0, [r7, #4]
 80117ee:	f7ff ff57 	bl	80116a0 <tcp_rexmit_rto_prepare>
 80117f2:	4603      	mov	r3, r0
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d102      	bne.n	80117fe <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80117f8:	6878      	ldr	r0, [r7, #4]
 80117fa:	f7ff ffc1 	bl	8011780 <tcp_rexmit_rto_commit>
  }
}
 80117fe:	bf00      	nop
 8011800:	3708      	adds	r7, #8
 8011802:	46bd      	mov	sp, r7
 8011804:	bd80      	pop	{r7, pc}
 8011806:	bf00      	nop
 8011808:	0801764c 	.word	0x0801764c
 801180c:	08017cd0 	.word	0x08017cd0
 8011810:	080176a0 	.word	0x080176a0

08011814 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8011814:	b590      	push	{r4, r7, lr}
 8011816:	b085      	sub	sp, #20
 8011818:	af00      	add	r7, sp, #0
 801181a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	2b00      	cmp	r3, #0
 8011820:	d106      	bne.n	8011830 <tcp_rexmit+0x1c>
 8011822:	4b2f      	ldr	r3, [pc, #188]	@ (80118e0 <tcp_rexmit+0xcc>)
 8011824:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8011828:	492e      	ldr	r1, [pc, #184]	@ (80118e4 <tcp_rexmit+0xd0>)
 801182a:	482f      	ldr	r0, [pc, #188]	@ (80118e8 <tcp_rexmit+0xd4>)
 801182c:	f003 fbe2 	bl	8014ff4 <iprintf>

  if (pcb->unacked == NULL) {
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011834:	2b00      	cmp	r3, #0
 8011836:	d102      	bne.n	801183e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8011838:	f06f 0305 	mvn.w	r3, #5
 801183c:	e04c      	b.n	80118d8 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011842:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8011844:	68b8      	ldr	r0, [r7, #8]
 8011846:	f7ff fe2b 	bl	80114a0 <tcp_output_segment_busy>
 801184a:	4603      	mov	r3, r0
 801184c:	2b00      	cmp	r3, #0
 801184e:	d002      	beq.n	8011856 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8011850:	f06f 0305 	mvn.w	r3, #5
 8011854:	e040      	b.n	80118d8 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8011856:	68bb      	ldr	r3, [r7, #8]
 8011858:	681a      	ldr	r2, [r3, #0]
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	336c      	adds	r3, #108	@ 0x6c
 8011862:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8011864:	e002      	b.n	801186c <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	681b      	ldr	r3, [r3, #0]
 801186a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	2b00      	cmp	r3, #0
 8011872:	d011      	beq.n	8011898 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	68db      	ldr	r3, [r3, #12]
 801187a:	685b      	ldr	r3, [r3, #4]
 801187c:	4618      	mov	r0, r3
 801187e:	f7f9 fb07 	bl	800ae90 <lwip_htonl>
 8011882:	4604      	mov	r4, r0
 8011884:	68bb      	ldr	r3, [r7, #8]
 8011886:	68db      	ldr	r3, [r3, #12]
 8011888:	685b      	ldr	r3, [r3, #4]
 801188a:	4618      	mov	r0, r3
 801188c:	f7f9 fb00 	bl	800ae90 <lwip_htonl>
 8011890:	4603      	mov	r3, r0
 8011892:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8011894:	2b00      	cmp	r3, #0
 8011896:	dbe6      	blt.n	8011866 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	681a      	ldr	r2, [r3, #0]
 801189c:	68bb      	ldr	r3, [r7, #8]
 801189e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	68ba      	ldr	r2, [r7, #8]
 80118a4:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80118a6:	68bb      	ldr	r3, [r7, #8]
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d103      	bne.n	80118b6 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2200      	movs	r2, #0
 80118b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80118bc:	2bff      	cmp	r3, #255	@ 0xff
 80118be:	d007      	beq.n	80118d0 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80118c6:	3301      	adds	r3, #1
 80118c8:	b2da      	uxtb	r2, r3
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	2200      	movs	r2, #0
 80118d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80118d6:	2300      	movs	r3, #0
}
 80118d8:	4618      	mov	r0, r3
 80118da:	3714      	adds	r7, #20
 80118dc:	46bd      	mov	sp, r7
 80118de:	bd90      	pop	{r4, r7, pc}
 80118e0:	0801764c 	.word	0x0801764c
 80118e4:	08017cec 	.word	0x08017cec
 80118e8:	080176a0 	.word	0x080176a0

080118ec <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80118ec:	b580      	push	{r7, lr}
 80118ee:	b082      	sub	sp, #8
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d106      	bne.n	8011908 <tcp_rexmit_fast+0x1c>
 80118fa:	4b2a      	ldr	r3, [pc, #168]	@ (80119a4 <tcp_rexmit_fast+0xb8>)
 80118fc:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8011900:	4929      	ldr	r1, [pc, #164]	@ (80119a8 <tcp_rexmit_fast+0xbc>)
 8011902:	482a      	ldr	r0, [pc, #168]	@ (80119ac <tcp_rexmit_fast+0xc0>)
 8011904:	f003 fb76 	bl	8014ff4 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801190c:	2b00      	cmp	r3, #0
 801190e:	d045      	beq.n	801199c <tcp_rexmit_fast+0xb0>
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	8b5b      	ldrh	r3, [r3, #26]
 8011914:	f003 0304 	and.w	r3, r3, #4
 8011918:	2b00      	cmp	r3, #0
 801191a:	d13f      	bne.n	801199c <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801191c:	6878      	ldr	r0, [r7, #4]
 801191e:	f7ff ff79 	bl	8011814 <tcp_rexmit>
 8011922:	4603      	mov	r3, r0
 8011924:	2b00      	cmp	r3, #0
 8011926:	d139      	bne.n	801199c <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8011934:	4293      	cmp	r3, r2
 8011936:	bf28      	it	cs
 8011938:	4613      	movcs	r3, r2
 801193a:	b29b      	uxth	r3, r3
 801193c:	2b00      	cmp	r3, #0
 801193e:	da00      	bge.n	8011942 <tcp_rexmit_fast+0x56>
 8011940:	3301      	adds	r3, #1
 8011942:	105b      	asrs	r3, r3, #1
 8011944:	b29a      	uxth	r2, r3
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8011952:	461a      	mov	r2, r3
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011958:	005b      	lsls	r3, r3, #1
 801195a:	429a      	cmp	r2, r3
 801195c:	d206      	bcs.n	801196c <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011962:	005b      	lsls	r3, r3, #1
 8011964:	b29a      	uxth	r2, r3
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011976:	4619      	mov	r1, r3
 8011978:	0049      	lsls	r1, r1, #1
 801197a:	440b      	add	r3, r1
 801197c:	b29b      	uxth	r3, r3
 801197e:	4413      	add	r3, r2
 8011980:	b29a      	uxth	r2, r3
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	8b5b      	ldrh	r3, [r3, #26]
 801198c:	f043 0304 	orr.w	r3, r3, #4
 8011990:	b29a      	uxth	r2, r3
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	2200      	movs	r2, #0
 801199a:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801199c:	bf00      	nop
 801199e:	3708      	adds	r7, #8
 80119a0:	46bd      	mov	sp, r7
 80119a2:	bd80      	pop	{r7, pc}
 80119a4:	0801764c 	.word	0x0801764c
 80119a8:	08017d04 	.word	0x08017d04
 80119ac:	080176a0 	.word	0x080176a0

080119b0 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b086      	sub	sp, #24
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	60f8      	str	r0, [r7, #12]
 80119b8:	607b      	str	r3, [r7, #4]
 80119ba:	460b      	mov	r3, r1
 80119bc:	817b      	strh	r3, [r7, #10]
 80119be:	4613      	mov	r3, r2
 80119c0:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80119c2:	897a      	ldrh	r2, [r7, #10]
 80119c4:	893b      	ldrh	r3, [r7, #8]
 80119c6:	4413      	add	r3, r2
 80119c8:	b29b      	uxth	r3, r3
 80119ca:	3314      	adds	r3, #20
 80119cc:	b29b      	uxth	r3, r3
 80119ce:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80119d2:	4619      	mov	r1, r3
 80119d4:	2022      	movs	r0, #34	@ 0x22
 80119d6:	f7fa fc05 	bl	800c1e4 <pbuf_alloc>
 80119da:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80119dc:	697b      	ldr	r3, [r7, #20]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d04d      	beq.n	8011a7e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80119e2:	897b      	ldrh	r3, [r7, #10]
 80119e4:	3313      	adds	r3, #19
 80119e6:	697a      	ldr	r2, [r7, #20]
 80119e8:	8952      	ldrh	r2, [r2, #10]
 80119ea:	4293      	cmp	r3, r2
 80119ec:	db06      	blt.n	80119fc <tcp_output_alloc_header_common+0x4c>
 80119ee:	4b26      	ldr	r3, [pc, #152]	@ (8011a88 <tcp_output_alloc_header_common+0xd8>)
 80119f0:	f240 7223 	movw	r2, #1827	@ 0x723
 80119f4:	4925      	ldr	r1, [pc, #148]	@ (8011a8c <tcp_output_alloc_header_common+0xdc>)
 80119f6:	4826      	ldr	r0, [pc, #152]	@ (8011a90 <tcp_output_alloc_header_common+0xe0>)
 80119f8:	f003 fafc 	bl	8014ff4 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80119fc:	697b      	ldr	r3, [r7, #20]
 80119fe:	685b      	ldr	r3, [r3, #4]
 8011a00:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8011a02:	8c3b      	ldrh	r3, [r7, #32]
 8011a04:	4618      	mov	r0, r3
 8011a06:	f7f9 fa2d 	bl	800ae64 <lwip_htons>
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	461a      	mov	r2, r3
 8011a0e:	693b      	ldr	r3, [r7, #16]
 8011a10:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8011a12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a14:	4618      	mov	r0, r3
 8011a16:	f7f9 fa25 	bl	800ae64 <lwip_htons>
 8011a1a:	4603      	mov	r3, r0
 8011a1c:	461a      	mov	r2, r3
 8011a1e:	693b      	ldr	r3, [r7, #16]
 8011a20:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8011a22:	693b      	ldr	r3, [r7, #16]
 8011a24:	687a      	ldr	r2, [r7, #4]
 8011a26:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8011a28:	68f8      	ldr	r0, [r7, #12]
 8011a2a:	f7f9 fa31 	bl	800ae90 <lwip_htonl>
 8011a2e:	4602      	mov	r2, r0
 8011a30:	693b      	ldr	r3, [r7, #16]
 8011a32:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8011a34:	897b      	ldrh	r3, [r7, #10]
 8011a36:	089b      	lsrs	r3, r3, #2
 8011a38:	b29b      	uxth	r3, r3
 8011a3a:	3305      	adds	r3, #5
 8011a3c:	b29b      	uxth	r3, r3
 8011a3e:	031b      	lsls	r3, r3, #12
 8011a40:	b29a      	uxth	r2, r3
 8011a42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011a46:	b29b      	uxth	r3, r3
 8011a48:	4313      	orrs	r3, r2
 8011a4a:	b29b      	uxth	r3, r3
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	f7f9 fa09 	bl	800ae64 <lwip_htons>
 8011a52:	4603      	mov	r3, r0
 8011a54:	461a      	mov	r2, r3
 8011a56:	693b      	ldr	r3, [r7, #16]
 8011a58:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8011a5a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011a5c:	4618      	mov	r0, r3
 8011a5e:	f7f9 fa01 	bl	800ae64 <lwip_htons>
 8011a62:	4603      	mov	r3, r0
 8011a64:	461a      	mov	r2, r3
 8011a66:	693b      	ldr	r3, [r7, #16]
 8011a68:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8011a6a:	693b      	ldr	r3, [r7, #16]
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	741a      	strb	r2, [r3, #16]
 8011a70:	2200      	movs	r2, #0
 8011a72:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8011a74:	693b      	ldr	r3, [r7, #16]
 8011a76:	2200      	movs	r2, #0
 8011a78:	749a      	strb	r2, [r3, #18]
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8011a7e:	697b      	ldr	r3, [r7, #20]
}
 8011a80:	4618      	mov	r0, r3
 8011a82:	3718      	adds	r7, #24
 8011a84:	46bd      	mov	sp, r7
 8011a86:	bd80      	pop	{r7, pc}
 8011a88:	0801764c 	.word	0x0801764c
 8011a8c:	08017d24 	.word	0x08017d24
 8011a90:	080176a0 	.word	0x080176a0

08011a94 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8011a94:	b5b0      	push	{r4, r5, r7, lr}
 8011a96:	b08a      	sub	sp, #40	@ 0x28
 8011a98:	af04      	add	r7, sp, #16
 8011a9a:	60f8      	str	r0, [r7, #12]
 8011a9c:	607b      	str	r3, [r7, #4]
 8011a9e:	460b      	mov	r3, r1
 8011aa0:	817b      	strh	r3, [r7, #10]
 8011aa2:	4613      	mov	r3, r2
 8011aa4:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d106      	bne.n	8011aba <tcp_output_alloc_header+0x26>
 8011aac:	4b15      	ldr	r3, [pc, #84]	@ (8011b04 <tcp_output_alloc_header+0x70>)
 8011aae:	f240 7242 	movw	r2, #1858	@ 0x742
 8011ab2:	4915      	ldr	r1, [pc, #84]	@ (8011b08 <tcp_output_alloc_header+0x74>)
 8011ab4:	4815      	ldr	r0, [pc, #84]	@ (8011b0c <tcp_output_alloc_header+0x78>)
 8011ab6:	f003 fa9d 	bl	8014ff4 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	8adb      	ldrh	r3, [r3, #22]
 8011ac2:	68fa      	ldr	r2, [r7, #12]
 8011ac4:	8b12      	ldrh	r2, [r2, #24]
 8011ac6:	68f9      	ldr	r1, [r7, #12]
 8011ac8:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8011aca:	893d      	ldrh	r5, [r7, #8]
 8011acc:	897c      	ldrh	r4, [r7, #10]
 8011ace:	9103      	str	r1, [sp, #12]
 8011ad0:	2110      	movs	r1, #16
 8011ad2:	9102      	str	r1, [sp, #8]
 8011ad4:	9201      	str	r2, [sp, #4]
 8011ad6:	9300      	str	r3, [sp, #0]
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	462a      	mov	r2, r5
 8011adc:	4621      	mov	r1, r4
 8011ade:	f7ff ff67 	bl	80119b0 <tcp_output_alloc_header_common>
 8011ae2:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8011ae4:	697b      	ldr	r3, [r7, #20]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d006      	beq.n	8011af8 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011aee:	68fa      	ldr	r2, [r7, #12]
 8011af0:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8011af2:	441a      	add	r2, r3
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8011af8:	697b      	ldr	r3, [r7, #20]
}
 8011afa:	4618      	mov	r0, r3
 8011afc:	3718      	adds	r7, #24
 8011afe:	46bd      	mov	sp, r7
 8011b00:	bdb0      	pop	{r4, r5, r7, pc}
 8011b02:	bf00      	nop
 8011b04:	0801764c 	.word	0x0801764c
 8011b08:	08017d54 	.word	0x08017d54
 8011b0c:	080176a0 	.word	0x080176a0

08011b10 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8011b10:	b580      	push	{r7, lr}
 8011b12:	b088      	sub	sp, #32
 8011b14:	af00      	add	r7, sp, #0
 8011b16:	60f8      	str	r0, [r7, #12]
 8011b18:	60b9      	str	r1, [r7, #8]
 8011b1a:	4611      	mov	r1, r2
 8011b1c:	461a      	mov	r2, r3
 8011b1e:	460b      	mov	r3, r1
 8011b20:	71fb      	strb	r3, [r7, #7]
 8011b22:	4613      	mov	r3, r2
 8011b24:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8011b26:	2300      	movs	r3, #0
 8011b28:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8011b2a:	68bb      	ldr	r3, [r7, #8]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d106      	bne.n	8011b3e <tcp_output_fill_options+0x2e>
 8011b30:	4b12      	ldr	r3, [pc, #72]	@ (8011b7c <tcp_output_fill_options+0x6c>)
 8011b32:	f240 7256 	movw	r2, #1878	@ 0x756
 8011b36:	4912      	ldr	r1, [pc, #72]	@ (8011b80 <tcp_output_fill_options+0x70>)
 8011b38:	4812      	ldr	r0, [pc, #72]	@ (8011b84 <tcp_output_fill_options+0x74>)
 8011b3a:	f003 fa5b 	bl	8014ff4 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8011b3e:	68bb      	ldr	r3, [r7, #8]
 8011b40:	685b      	ldr	r3, [r3, #4]
 8011b42:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8011b44:	69bb      	ldr	r3, [r7, #24]
 8011b46:	3314      	adds	r3, #20
 8011b48:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8011b4a:	8bfb      	ldrh	r3, [r7, #30]
 8011b4c:	009b      	lsls	r3, r3, #2
 8011b4e:	461a      	mov	r2, r3
 8011b50:	79fb      	ldrb	r3, [r7, #7]
 8011b52:	009b      	lsls	r3, r3, #2
 8011b54:	f003 0304 	and.w	r3, r3, #4
 8011b58:	4413      	add	r3, r2
 8011b5a:	3314      	adds	r3, #20
 8011b5c:	69ba      	ldr	r2, [r7, #24]
 8011b5e:	4413      	add	r3, r2
 8011b60:	697a      	ldr	r2, [r7, #20]
 8011b62:	429a      	cmp	r2, r3
 8011b64:	d006      	beq.n	8011b74 <tcp_output_fill_options+0x64>
 8011b66:	4b05      	ldr	r3, [pc, #20]	@ (8011b7c <tcp_output_fill_options+0x6c>)
 8011b68:	f240 7275 	movw	r2, #1909	@ 0x775
 8011b6c:	4906      	ldr	r1, [pc, #24]	@ (8011b88 <tcp_output_fill_options+0x78>)
 8011b6e:	4805      	ldr	r0, [pc, #20]	@ (8011b84 <tcp_output_fill_options+0x74>)
 8011b70:	f003 fa40 	bl	8014ff4 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8011b74:	bf00      	nop
 8011b76:	3720      	adds	r7, #32
 8011b78:	46bd      	mov	sp, r7
 8011b7a:	bd80      	pop	{r7, pc}
 8011b7c:	0801764c 	.word	0x0801764c
 8011b80:	08017d7c 	.word	0x08017d7c
 8011b84:	080176a0 	.word	0x080176a0
 8011b88:	08017c74 	.word	0x08017c74

08011b8c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8011b8c:	b580      	push	{r7, lr}
 8011b8e:	b08a      	sub	sp, #40	@ 0x28
 8011b90:	af04      	add	r7, sp, #16
 8011b92:	60f8      	str	r0, [r7, #12]
 8011b94:	60b9      	str	r1, [r7, #8]
 8011b96:	607a      	str	r2, [r7, #4]
 8011b98:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8011b9a:	68bb      	ldr	r3, [r7, #8]
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d106      	bne.n	8011bae <tcp_output_control_segment+0x22>
 8011ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8011c14 <tcp_output_control_segment+0x88>)
 8011ba2:	f240 7287 	movw	r2, #1927	@ 0x787
 8011ba6:	491c      	ldr	r1, [pc, #112]	@ (8011c18 <tcp_output_control_segment+0x8c>)
 8011ba8:	481c      	ldr	r0, [pc, #112]	@ (8011c1c <tcp_output_control_segment+0x90>)
 8011baa:	f003 fa23 	bl	8014ff4 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8011bae:	683a      	ldr	r2, [r7, #0]
 8011bb0:	6879      	ldr	r1, [r7, #4]
 8011bb2:	68f8      	ldr	r0, [r7, #12]
 8011bb4:	f7fe ff40 	bl	8010a38 <tcp_route>
 8011bb8:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8011bba:	693b      	ldr	r3, [r7, #16]
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d102      	bne.n	8011bc6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8011bc0:	23fc      	movs	r3, #252	@ 0xfc
 8011bc2:	75fb      	strb	r3, [r7, #23]
 8011bc4:	e01c      	b.n	8011c00 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d006      	beq.n	8011bda <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	7adb      	ldrb	r3, [r3, #11]
 8011bd0:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	7a9b      	ldrb	r3, [r3, #10]
 8011bd6:	757b      	strb	r3, [r7, #21]
 8011bd8:	e003      	b.n	8011be2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8011bda:	23ff      	movs	r3, #255	@ 0xff
 8011bdc:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8011bde:	2300      	movs	r3, #0
 8011be0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8011be2:	7dba      	ldrb	r2, [r7, #22]
 8011be4:	693b      	ldr	r3, [r7, #16]
 8011be6:	9302      	str	r3, [sp, #8]
 8011be8:	2306      	movs	r3, #6
 8011bea:	9301      	str	r3, [sp, #4]
 8011bec:	7d7b      	ldrb	r3, [r7, #21]
 8011bee:	9300      	str	r3, [sp, #0]
 8011bf0:	4613      	mov	r3, r2
 8011bf2:	683a      	ldr	r2, [r7, #0]
 8011bf4:	6879      	ldr	r1, [r7, #4]
 8011bf6:	68b8      	ldr	r0, [r7, #8]
 8011bf8:	f001 ffd6 	bl	8013ba8 <ip4_output_if>
 8011bfc:	4603      	mov	r3, r0
 8011bfe:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8011c00:	68b8      	ldr	r0, [r7, #8]
 8011c02:	f7fa fdd1 	bl	800c7a8 <pbuf_free>
  return err;
 8011c06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011c0a:	4618      	mov	r0, r3
 8011c0c:	3718      	adds	r7, #24
 8011c0e:	46bd      	mov	sp, r7
 8011c10:	bd80      	pop	{r7, pc}
 8011c12:	bf00      	nop
 8011c14:	0801764c 	.word	0x0801764c
 8011c18:	08017da4 	.word	0x08017da4
 8011c1c:	080176a0 	.word	0x080176a0

08011c20 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8011c20:	b590      	push	{r4, r7, lr}
 8011c22:	b08b      	sub	sp, #44	@ 0x2c
 8011c24:	af04      	add	r7, sp, #16
 8011c26:	60f8      	str	r0, [r7, #12]
 8011c28:	60b9      	str	r1, [r7, #8]
 8011c2a:	607a      	str	r2, [r7, #4]
 8011c2c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8011c2e:	683b      	ldr	r3, [r7, #0]
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d106      	bne.n	8011c42 <tcp_rst+0x22>
 8011c34:	4b1f      	ldr	r3, [pc, #124]	@ (8011cb4 <tcp_rst+0x94>)
 8011c36:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8011c3a:	491f      	ldr	r1, [pc, #124]	@ (8011cb8 <tcp_rst+0x98>)
 8011c3c:	481f      	ldr	r0, [pc, #124]	@ (8011cbc <tcp_rst+0x9c>)
 8011c3e:	f003 f9d9 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8011c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d106      	bne.n	8011c56 <tcp_rst+0x36>
 8011c48:	4b1a      	ldr	r3, [pc, #104]	@ (8011cb4 <tcp_rst+0x94>)
 8011c4a:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8011c4e:	491c      	ldr	r1, [pc, #112]	@ (8011cc0 <tcp_rst+0xa0>)
 8011c50:	481a      	ldr	r0, [pc, #104]	@ (8011cbc <tcp_rst+0x9c>)
 8011c52:	f003 f9cf 	bl	8014ff4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011c56:	2300      	movs	r3, #0
 8011c58:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8011c5a:	f246 0308 	movw	r3, #24584	@ 0x6008
 8011c5e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8011c60:	7dfb      	ldrb	r3, [r7, #23]
 8011c62:	b29c      	uxth	r4, r3
 8011c64:	68b8      	ldr	r0, [r7, #8]
 8011c66:	f7f9 f913 	bl	800ae90 <lwip_htonl>
 8011c6a:	4602      	mov	r2, r0
 8011c6c:	8abb      	ldrh	r3, [r7, #20]
 8011c6e:	9303      	str	r3, [sp, #12]
 8011c70:	2314      	movs	r3, #20
 8011c72:	9302      	str	r3, [sp, #8]
 8011c74:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011c76:	9301      	str	r3, [sp, #4]
 8011c78:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011c7a:	9300      	str	r3, [sp, #0]
 8011c7c:	4613      	mov	r3, r2
 8011c7e:	2200      	movs	r2, #0
 8011c80:	4621      	mov	r1, r4
 8011c82:	6878      	ldr	r0, [r7, #4]
 8011c84:	f7ff fe94 	bl	80119b0 <tcp_output_alloc_header_common>
 8011c88:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8011c8a:	693b      	ldr	r3, [r7, #16]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d00c      	beq.n	8011caa <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011c90:	7dfb      	ldrb	r3, [r7, #23]
 8011c92:	2200      	movs	r2, #0
 8011c94:	6939      	ldr	r1, [r7, #16]
 8011c96:	68f8      	ldr	r0, [r7, #12]
 8011c98:	f7ff ff3a 	bl	8011b10 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8011c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c9e:	683a      	ldr	r2, [r7, #0]
 8011ca0:	6939      	ldr	r1, [r7, #16]
 8011ca2:	68f8      	ldr	r0, [r7, #12]
 8011ca4:	f7ff ff72 	bl	8011b8c <tcp_output_control_segment>
 8011ca8:	e000      	b.n	8011cac <tcp_rst+0x8c>
    return;
 8011caa:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011cac:	371c      	adds	r7, #28
 8011cae:	46bd      	mov	sp, r7
 8011cb0:	bd90      	pop	{r4, r7, pc}
 8011cb2:	bf00      	nop
 8011cb4:	0801764c 	.word	0x0801764c
 8011cb8:	08017dd0 	.word	0x08017dd0
 8011cbc:	080176a0 	.word	0x080176a0
 8011cc0:	08017dec 	.word	0x08017dec

08011cc4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011cc4:	b590      	push	{r4, r7, lr}
 8011cc6:	b087      	sub	sp, #28
 8011cc8:	af00      	add	r7, sp, #0
 8011cca:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8011ccc:	2300      	movs	r3, #0
 8011cce:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d106      	bne.n	8011ce8 <tcp_send_empty_ack+0x24>
 8011cda:	4b28      	ldr	r3, [pc, #160]	@ (8011d7c <tcp_send_empty_ack+0xb8>)
 8011cdc:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8011ce0:	4927      	ldr	r1, [pc, #156]	@ (8011d80 <tcp_send_empty_ack+0xbc>)
 8011ce2:	4828      	ldr	r0, [pc, #160]	@ (8011d84 <tcp_send_empty_ack+0xc0>)
 8011ce4:	f003 f986 	bl	8014ff4 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011ce8:	7dfb      	ldrb	r3, [r7, #23]
 8011cea:	009b      	lsls	r3, r3, #2
 8011cec:	b2db      	uxtb	r3, r3
 8011cee:	f003 0304 	and.w	r3, r3, #4
 8011cf2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011cf4:	7d7b      	ldrb	r3, [r7, #21]
 8011cf6:	b29c      	uxth	r4, r3
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011cfc:	4618      	mov	r0, r3
 8011cfe:	f7f9 f8c7 	bl	800ae90 <lwip_htonl>
 8011d02:	4603      	mov	r3, r0
 8011d04:	2200      	movs	r2, #0
 8011d06:	4621      	mov	r1, r4
 8011d08:	6878      	ldr	r0, [r7, #4]
 8011d0a:	f7ff fec3 	bl	8011a94 <tcp_output_alloc_header>
 8011d0e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011d10:	693b      	ldr	r3, [r7, #16]
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d109      	bne.n	8011d2a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	8b5b      	ldrh	r3, [r3, #26]
 8011d1a:	f043 0303 	orr.w	r3, r3, #3
 8011d1e:	b29a      	uxth	r2, r3
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011d24:	f06f 0301 	mvn.w	r3, #1
 8011d28:	e023      	b.n	8011d72 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8011d2a:	7dbb      	ldrb	r3, [r7, #22]
 8011d2c:	7dfa      	ldrb	r2, [r7, #23]
 8011d2e:	6939      	ldr	r1, [r7, #16]
 8011d30:	6878      	ldr	r0, [r7, #4]
 8011d32:	f7ff feed 	bl	8011b10 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011d36:	687a      	ldr	r2, [r7, #4]
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	3304      	adds	r3, #4
 8011d3c:	6939      	ldr	r1, [r7, #16]
 8011d3e:	6878      	ldr	r0, [r7, #4]
 8011d40:	f7ff ff24 	bl	8011b8c <tcp_output_control_segment>
 8011d44:	4603      	mov	r3, r0
 8011d46:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011d48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d007      	beq.n	8011d60 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	8b5b      	ldrh	r3, [r3, #26]
 8011d54:	f043 0303 	orr.w	r3, r3, #3
 8011d58:	b29a      	uxth	r2, r3
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	835a      	strh	r2, [r3, #26]
 8011d5e:	e006      	b.n	8011d6e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	8b5b      	ldrh	r3, [r3, #26]
 8011d64:	f023 0303 	bic.w	r3, r3, #3
 8011d68:	b29a      	uxth	r2, r3
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8011d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011d72:	4618      	mov	r0, r3
 8011d74:	371c      	adds	r7, #28
 8011d76:	46bd      	mov	sp, r7
 8011d78:	bd90      	pop	{r4, r7, pc}
 8011d7a:	bf00      	nop
 8011d7c:	0801764c 	.word	0x0801764c
 8011d80:	08017e08 	.word	0x08017e08
 8011d84:	080176a0 	.word	0x080176a0

08011d88 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8011d88:	b590      	push	{r4, r7, lr}
 8011d8a:	b087      	sub	sp, #28
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011d90:	2300      	movs	r3, #0
 8011d92:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d106      	bne.n	8011da8 <tcp_keepalive+0x20>
 8011d9a:	4b18      	ldr	r3, [pc, #96]	@ (8011dfc <tcp_keepalive+0x74>)
 8011d9c:	f640 0224 	movw	r2, #2084	@ 0x824
 8011da0:	4917      	ldr	r1, [pc, #92]	@ (8011e00 <tcp_keepalive+0x78>)
 8011da2:	4818      	ldr	r0, [pc, #96]	@ (8011e04 <tcp_keepalive+0x7c>)
 8011da4:	f003 f926 	bl	8014ff4 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8011da8:	7dfb      	ldrb	r3, [r7, #23]
 8011daa:	b29c      	uxth	r4, r3
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011db0:	3b01      	subs	r3, #1
 8011db2:	4618      	mov	r0, r3
 8011db4:	f7f9 f86c 	bl	800ae90 <lwip_htonl>
 8011db8:	4603      	mov	r3, r0
 8011dba:	2200      	movs	r2, #0
 8011dbc:	4621      	mov	r1, r4
 8011dbe:	6878      	ldr	r0, [r7, #4]
 8011dc0:	f7ff fe68 	bl	8011a94 <tcp_output_alloc_header>
 8011dc4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011dc6:	693b      	ldr	r3, [r7, #16]
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d102      	bne.n	8011dd2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8011dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8011dd0:	e010      	b.n	8011df4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011dd2:	7dfb      	ldrb	r3, [r7, #23]
 8011dd4:	2200      	movs	r2, #0
 8011dd6:	6939      	ldr	r1, [r7, #16]
 8011dd8:	6878      	ldr	r0, [r7, #4]
 8011dda:	f7ff fe99 	bl	8011b10 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011dde:	687a      	ldr	r2, [r7, #4]
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	3304      	adds	r3, #4
 8011de4:	6939      	ldr	r1, [r7, #16]
 8011de6:	6878      	ldr	r0, [r7, #4]
 8011de8:	f7ff fed0 	bl	8011b8c <tcp_output_control_segment>
 8011dec:	4603      	mov	r3, r0
 8011dee:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011df0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011df4:	4618      	mov	r0, r3
 8011df6:	371c      	adds	r7, #28
 8011df8:	46bd      	mov	sp, r7
 8011dfa:	bd90      	pop	{r4, r7, pc}
 8011dfc:	0801764c 	.word	0x0801764c
 8011e00:	08017e28 	.word	0x08017e28
 8011e04:	080176a0 	.word	0x080176a0

08011e08 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8011e08:	b590      	push	{r4, r7, lr}
 8011e0a:	b08b      	sub	sp, #44	@ 0x2c
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011e10:	2300      	movs	r3, #0
 8011e12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d106      	bne.n	8011e2a <tcp_zero_window_probe+0x22>
 8011e1c:	4b4c      	ldr	r3, [pc, #304]	@ (8011f50 <tcp_zero_window_probe+0x148>)
 8011e1e:	f640 024f 	movw	r2, #2127	@ 0x84f
 8011e22:	494c      	ldr	r1, [pc, #304]	@ (8011f54 <tcp_zero_window_probe+0x14c>)
 8011e24:	484c      	ldr	r0, [pc, #304]	@ (8011f58 <tcp_zero_window_probe+0x150>)
 8011e26:	f003 f8e5 	bl	8014ff4 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e2e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8011e30:	6a3b      	ldr	r3, [r7, #32]
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d101      	bne.n	8011e3a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8011e36:	2300      	movs	r3, #0
 8011e38:	e086      	b.n	8011f48 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8011e40:	2bff      	cmp	r3, #255	@ 0xff
 8011e42:	d007      	beq.n	8011e54 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8011e4a:	3301      	adds	r3, #1
 8011e4c:	b2da      	uxtb	r2, r3
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8011e54:	6a3b      	ldr	r3, [r7, #32]
 8011e56:	68db      	ldr	r3, [r3, #12]
 8011e58:	899b      	ldrh	r3, [r3, #12]
 8011e5a:	b29b      	uxth	r3, r3
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	f7f9 f801 	bl	800ae64 <lwip_htons>
 8011e62:	4603      	mov	r3, r0
 8011e64:	b2db      	uxtb	r3, r3
 8011e66:	f003 0301 	and.w	r3, r3, #1
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d005      	beq.n	8011e7a <tcp_zero_window_probe+0x72>
 8011e6e:	6a3b      	ldr	r3, [r7, #32]
 8011e70:	891b      	ldrh	r3, [r3, #8]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d101      	bne.n	8011e7a <tcp_zero_window_probe+0x72>
 8011e76:	2301      	movs	r3, #1
 8011e78:	e000      	b.n	8011e7c <tcp_zero_window_probe+0x74>
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8011e7e:	7ffb      	ldrb	r3, [r7, #31]
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	bf0c      	ite	eq
 8011e84:	2301      	moveq	r3, #1
 8011e86:	2300      	movne	r3, #0
 8011e88:	b2db      	uxtb	r3, r3
 8011e8a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8011e8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011e90:	b299      	uxth	r1, r3
 8011e92:	6a3b      	ldr	r3, [r7, #32]
 8011e94:	68db      	ldr	r3, [r3, #12]
 8011e96:	685b      	ldr	r3, [r3, #4]
 8011e98:	8bba      	ldrh	r2, [r7, #28]
 8011e9a:	6878      	ldr	r0, [r7, #4]
 8011e9c:	f7ff fdfa 	bl	8011a94 <tcp_output_alloc_header>
 8011ea0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8011ea2:	69bb      	ldr	r3, [r7, #24]
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d102      	bne.n	8011eae <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8011ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8011eac:	e04c      	b.n	8011f48 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8011eae:	69bb      	ldr	r3, [r7, #24]
 8011eb0:	685b      	ldr	r3, [r3, #4]
 8011eb2:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8011eb4:	7ffb      	ldrb	r3, [r7, #31]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d011      	beq.n	8011ede <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8011eba:	697b      	ldr	r3, [r7, #20]
 8011ebc:	899b      	ldrh	r3, [r3, #12]
 8011ebe:	b29b      	uxth	r3, r3
 8011ec0:	b21b      	sxth	r3, r3
 8011ec2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8011ec6:	b21c      	sxth	r4, r3
 8011ec8:	2011      	movs	r0, #17
 8011eca:	f7f8 ffcb 	bl	800ae64 <lwip_htons>
 8011ece:	4603      	mov	r3, r0
 8011ed0:	b21b      	sxth	r3, r3
 8011ed2:	4323      	orrs	r3, r4
 8011ed4:	b21b      	sxth	r3, r3
 8011ed6:	b29a      	uxth	r2, r3
 8011ed8:	697b      	ldr	r3, [r7, #20]
 8011eda:	819a      	strh	r2, [r3, #12]
 8011edc:	e010      	b.n	8011f00 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8011ede:	69bb      	ldr	r3, [r7, #24]
 8011ee0:	685b      	ldr	r3, [r3, #4]
 8011ee2:	3314      	adds	r3, #20
 8011ee4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8011ee6:	6a3b      	ldr	r3, [r7, #32]
 8011ee8:	6858      	ldr	r0, [r3, #4]
 8011eea:	6a3b      	ldr	r3, [r7, #32]
 8011eec:	685b      	ldr	r3, [r3, #4]
 8011eee:	891a      	ldrh	r2, [r3, #8]
 8011ef0:	6a3b      	ldr	r3, [r7, #32]
 8011ef2:	891b      	ldrh	r3, [r3, #8]
 8011ef4:	1ad3      	subs	r3, r2, r3
 8011ef6:	b29b      	uxth	r3, r3
 8011ef8:	2201      	movs	r2, #1
 8011efa:	6939      	ldr	r1, [r7, #16]
 8011efc:	f7fa fe4a 	bl	800cb94 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8011f00:	6a3b      	ldr	r3, [r7, #32]
 8011f02:	68db      	ldr	r3, [r3, #12]
 8011f04:	685b      	ldr	r3, [r3, #4]
 8011f06:	4618      	mov	r0, r3
 8011f08:	f7f8 ffc2 	bl	800ae90 <lwip_htonl>
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	3301      	adds	r3, #1
 8011f10:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	1ad3      	subs	r3, r2, r3
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	da02      	bge.n	8011f24 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	68fa      	ldr	r2, [r7, #12]
 8011f22:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011f24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011f28:	2200      	movs	r2, #0
 8011f2a:	69b9      	ldr	r1, [r7, #24]
 8011f2c:	6878      	ldr	r0, [r7, #4]
 8011f2e:	f7ff fdef 	bl	8011b10 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011f32:	687a      	ldr	r2, [r7, #4]
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	3304      	adds	r3, #4
 8011f38:	69b9      	ldr	r1, [r7, #24]
 8011f3a:	6878      	ldr	r0, [r7, #4]
 8011f3c:	f7ff fe26 	bl	8011b8c <tcp_output_control_segment>
 8011f40:	4603      	mov	r3, r0
 8011f42:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011f44:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8011f48:	4618      	mov	r0, r3
 8011f4a:	372c      	adds	r7, #44	@ 0x2c
 8011f4c:	46bd      	mov	sp, r7
 8011f4e:	bd90      	pop	{r4, r7, pc}
 8011f50:	0801764c 	.word	0x0801764c
 8011f54:	08017e44 	.word	0x08017e44
 8011f58:	080176a0 	.word	0x080176a0

08011f5c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b082      	sub	sp, #8
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8011f64:	f7fa ff04 	bl	800cd70 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8011f68:	4b0a      	ldr	r3, [pc, #40]	@ (8011f94 <tcpip_tcp_timer+0x38>)
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d103      	bne.n	8011f78 <tcpip_tcp_timer+0x1c>
 8011f70:	4b09      	ldr	r3, [pc, #36]	@ (8011f98 <tcpip_tcp_timer+0x3c>)
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d005      	beq.n	8011f84 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8011f78:	2200      	movs	r2, #0
 8011f7a:	4908      	ldr	r1, [pc, #32]	@ (8011f9c <tcpip_tcp_timer+0x40>)
 8011f7c:	20fa      	movs	r0, #250	@ 0xfa
 8011f7e:	f000 f8f5 	bl	801216c <sys_timeout>
 8011f82:	e003      	b.n	8011f8c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8011f84:	4b06      	ldr	r3, [pc, #24]	@ (8011fa0 <tcpip_tcp_timer+0x44>)
 8011f86:	2200      	movs	r2, #0
 8011f88:	601a      	str	r2, [r3, #0]
  }
}
 8011f8a:	bf00      	nop
 8011f8c:	bf00      	nop
 8011f8e:	3708      	adds	r7, #8
 8011f90:	46bd      	mov	sp, r7
 8011f92:	bd80      	pop	{r7, pc}
 8011f94:	24007d4c 	.word	0x24007d4c
 8011f98:	24007d50 	.word	0x24007d50
 8011f9c:	08011f5d 	.word	0x08011f5d
 8011fa0:	24007d98 	.word	0x24007d98

08011fa4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8011fa4:	b580      	push	{r7, lr}
 8011fa6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();
 8011fa8:	f7f4 ff2a 	bl	8006e00 <sys_check_core_locking>

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8011fac:	4b0a      	ldr	r3, [pc, #40]	@ (8011fd8 <tcp_timer_needed+0x34>)
 8011fae:	681b      	ldr	r3, [r3, #0]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d10f      	bne.n	8011fd4 <tcp_timer_needed+0x30>
 8011fb4:	4b09      	ldr	r3, [pc, #36]	@ (8011fdc <tcp_timer_needed+0x38>)
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d103      	bne.n	8011fc4 <tcp_timer_needed+0x20>
 8011fbc:	4b08      	ldr	r3, [pc, #32]	@ (8011fe0 <tcp_timer_needed+0x3c>)
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d007      	beq.n	8011fd4 <tcp_timer_needed+0x30>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8011fc4:	4b04      	ldr	r3, [pc, #16]	@ (8011fd8 <tcp_timer_needed+0x34>)
 8011fc6:	2201      	movs	r2, #1
 8011fc8:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8011fca:	2200      	movs	r2, #0
 8011fcc:	4905      	ldr	r1, [pc, #20]	@ (8011fe4 <tcp_timer_needed+0x40>)
 8011fce:	20fa      	movs	r0, #250	@ 0xfa
 8011fd0:	f000 f8cc 	bl	801216c <sys_timeout>
  }
}
 8011fd4:	bf00      	nop
 8011fd6:	bd80      	pop	{r7, pc}
 8011fd8:	24007d98 	.word	0x24007d98
 8011fdc:	24007d4c 	.word	0x24007d4c
 8011fe0:	24007d50 	.word	0x24007d50
 8011fe4:	08011f5d 	.word	0x08011f5d

08011fe8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8011fe8:	b580      	push	{r7, lr}
 8011fea:	b086      	sub	sp, #24
 8011fec:	af00      	add	r7, sp, #0
 8011fee:	60f8      	str	r0, [r7, #12]
 8011ff0:	60b9      	str	r1, [r7, #8]
 8011ff2:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8011ff4:	200a      	movs	r0, #10
 8011ff6:	f7f9 fcb3 	bl	800b960 <memp_malloc>
 8011ffa:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8011ffc:	693b      	ldr	r3, [r7, #16]
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d109      	bne.n	8012016 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8012002:	693b      	ldr	r3, [r7, #16]
 8012004:	2b00      	cmp	r3, #0
 8012006:	d151      	bne.n	80120ac <sys_timeout_abs+0xc4>
 8012008:	4b2a      	ldr	r3, [pc, #168]	@ (80120b4 <sys_timeout_abs+0xcc>)
 801200a:	22be      	movs	r2, #190	@ 0xbe
 801200c:	492a      	ldr	r1, [pc, #168]	@ (80120b8 <sys_timeout_abs+0xd0>)
 801200e:	482b      	ldr	r0, [pc, #172]	@ (80120bc <sys_timeout_abs+0xd4>)
 8012010:	f002 fff0 	bl	8014ff4 <iprintf>
    return;
 8012014:	e04a      	b.n	80120ac <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8012016:	693b      	ldr	r3, [r7, #16]
 8012018:	2200      	movs	r2, #0
 801201a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801201c:	693b      	ldr	r3, [r7, #16]
 801201e:	68ba      	ldr	r2, [r7, #8]
 8012020:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8012022:	693b      	ldr	r3, [r7, #16]
 8012024:	687a      	ldr	r2, [r7, #4]
 8012026:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8012028:	693b      	ldr	r3, [r7, #16]
 801202a:	68fa      	ldr	r2, [r7, #12]
 801202c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801202e:	4b24      	ldr	r3, [pc, #144]	@ (80120c0 <sys_timeout_abs+0xd8>)
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	2b00      	cmp	r3, #0
 8012034:	d103      	bne.n	801203e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8012036:	4a22      	ldr	r2, [pc, #136]	@ (80120c0 <sys_timeout_abs+0xd8>)
 8012038:	693b      	ldr	r3, [r7, #16]
 801203a:	6013      	str	r3, [r2, #0]
    return;
 801203c:	e037      	b.n	80120ae <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801203e:	693b      	ldr	r3, [r7, #16]
 8012040:	685a      	ldr	r2, [r3, #4]
 8012042:	4b1f      	ldr	r3, [pc, #124]	@ (80120c0 <sys_timeout_abs+0xd8>)
 8012044:	681b      	ldr	r3, [r3, #0]
 8012046:	685b      	ldr	r3, [r3, #4]
 8012048:	1ad3      	subs	r3, r2, r3
 801204a:	0fdb      	lsrs	r3, r3, #31
 801204c:	f003 0301 	and.w	r3, r3, #1
 8012050:	b2db      	uxtb	r3, r3
 8012052:	2b00      	cmp	r3, #0
 8012054:	d007      	beq.n	8012066 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8012056:	4b1a      	ldr	r3, [pc, #104]	@ (80120c0 <sys_timeout_abs+0xd8>)
 8012058:	681a      	ldr	r2, [r3, #0]
 801205a:	693b      	ldr	r3, [r7, #16]
 801205c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801205e:	4a18      	ldr	r2, [pc, #96]	@ (80120c0 <sys_timeout_abs+0xd8>)
 8012060:	693b      	ldr	r3, [r7, #16]
 8012062:	6013      	str	r3, [r2, #0]
 8012064:	e023      	b.n	80120ae <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8012066:	4b16      	ldr	r3, [pc, #88]	@ (80120c0 <sys_timeout_abs+0xd8>)
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	617b      	str	r3, [r7, #20]
 801206c:	e01a      	b.n	80120a4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801206e:	697b      	ldr	r3, [r7, #20]
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	2b00      	cmp	r3, #0
 8012074:	d00b      	beq.n	801208e <sys_timeout_abs+0xa6>
 8012076:	693b      	ldr	r3, [r7, #16]
 8012078:	685a      	ldr	r2, [r3, #4]
 801207a:	697b      	ldr	r3, [r7, #20]
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	685b      	ldr	r3, [r3, #4]
 8012080:	1ad3      	subs	r3, r2, r3
 8012082:	0fdb      	lsrs	r3, r3, #31
 8012084:	f003 0301 	and.w	r3, r3, #1
 8012088:	b2db      	uxtb	r3, r3
 801208a:	2b00      	cmp	r3, #0
 801208c:	d007      	beq.n	801209e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801208e:	697b      	ldr	r3, [r7, #20]
 8012090:	681a      	ldr	r2, [r3, #0]
 8012092:	693b      	ldr	r3, [r7, #16]
 8012094:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8012096:	697b      	ldr	r3, [r7, #20]
 8012098:	693a      	ldr	r2, [r7, #16]
 801209a:	601a      	str	r2, [r3, #0]
        break;
 801209c:	e007      	b.n	80120ae <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801209e:	697b      	ldr	r3, [r7, #20]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	617b      	str	r3, [r7, #20]
 80120a4:	697b      	ldr	r3, [r7, #20]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d1e1      	bne.n	801206e <sys_timeout_abs+0x86>
 80120aa:	e000      	b.n	80120ae <sys_timeout_abs+0xc6>
    return;
 80120ac:	bf00      	nop
      }
    }
  }
}
 80120ae:	3718      	adds	r7, #24
 80120b0:	46bd      	mov	sp, r7
 80120b2:	bd80      	pop	{r7, pc}
 80120b4:	08017e68 	.word	0x08017e68
 80120b8:	08017e9c 	.word	0x08017e9c
 80120bc:	08017edc 	.word	0x08017edc
 80120c0:	24007d90 	.word	0x24007d90

080120c4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 80120c4:	b580      	push	{r7, lr}
 80120c6:	b086      	sub	sp, #24
 80120c8:	af00      	add	r7, sp, #0
 80120ca:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80120d0:	697b      	ldr	r3, [r7, #20]
 80120d2:	685b      	ldr	r3, [r3, #4]
 80120d4:	4798      	blx	r3

  now = sys_now();
 80120d6:	f7f4 fc33 	bl	8006940 <sys_now>
 80120da:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80120dc:	697b      	ldr	r3, [r7, #20]
 80120de:	681a      	ldr	r2, [r3, #0]
 80120e0:	4b0f      	ldr	r3, [pc, #60]	@ (8012120 <lwip_cyclic_timer+0x5c>)
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	4413      	add	r3, r2
 80120e6:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80120e8:	68fa      	ldr	r2, [r7, #12]
 80120ea:	693b      	ldr	r3, [r7, #16]
 80120ec:	1ad3      	subs	r3, r2, r3
 80120ee:	0fdb      	lsrs	r3, r3, #31
 80120f0:	f003 0301 	and.w	r3, r3, #1
 80120f4:	b2db      	uxtb	r3, r3
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d009      	beq.n	801210e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80120fa:	697b      	ldr	r3, [r7, #20]
 80120fc:	681a      	ldr	r2, [r3, #0]
 80120fe:	693b      	ldr	r3, [r7, #16]
 8012100:	4413      	add	r3, r2
 8012102:	687a      	ldr	r2, [r7, #4]
 8012104:	4907      	ldr	r1, [pc, #28]	@ (8012124 <lwip_cyclic_timer+0x60>)
 8012106:	4618      	mov	r0, r3
 8012108:	f7ff ff6e 	bl	8011fe8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801210c:	e004      	b.n	8012118 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801210e:	687a      	ldr	r2, [r7, #4]
 8012110:	4904      	ldr	r1, [pc, #16]	@ (8012124 <lwip_cyclic_timer+0x60>)
 8012112:	68f8      	ldr	r0, [r7, #12]
 8012114:	f7ff ff68 	bl	8011fe8 <sys_timeout_abs>
}
 8012118:	bf00      	nop
 801211a:	3718      	adds	r7, #24
 801211c:	46bd      	mov	sp, r7
 801211e:	bd80      	pop	{r7, pc}
 8012120:	24007d94 	.word	0x24007d94
 8012124:	080120c5 	.word	0x080120c5

08012128 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8012128:	b580      	push	{r7, lr}
 801212a:	b082      	sub	sp, #8
 801212c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801212e:	2301      	movs	r3, #1
 8012130:	607b      	str	r3, [r7, #4]
 8012132:	e00e      	b.n	8012152 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8012134:	4a0b      	ldr	r2, [pc, #44]	@ (8012164 <sys_timeouts_init+0x3c>)
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	00db      	lsls	r3, r3, #3
 8012140:	4a08      	ldr	r2, [pc, #32]	@ (8012164 <sys_timeouts_init+0x3c>)
 8012142:	4413      	add	r3, r2
 8012144:	461a      	mov	r2, r3
 8012146:	4908      	ldr	r1, [pc, #32]	@ (8012168 <sys_timeouts_init+0x40>)
 8012148:	f000 f810 	bl	801216c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	3301      	adds	r3, #1
 8012150:	607b      	str	r3, [r7, #4]
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	2b02      	cmp	r3, #2
 8012156:	d9ed      	bls.n	8012134 <sys_timeouts_init+0xc>
  }
}
 8012158:	bf00      	nop
 801215a:	bf00      	nop
 801215c:	3708      	adds	r7, #8
 801215e:	46bd      	mov	sp, r7
 8012160:	bd80      	pop	{r7, pc}
 8012162:	bf00      	nop
 8012164:	08018ab0 	.word	0x08018ab0
 8012168:	080120c5 	.word	0x080120c5

0801216c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b086      	sub	sp, #24
 8012170:	af00      	add	r7, sp, #0
 8012172:	60f8      	str	r0, [r7, #12]
 8012174:	60b9      	str	r1, [r7, #8]
 8012176:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();
 8012178:	f7f4 fe42 	bl	8006e00 <sys_check_core_locking>

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012182:	d306      	bcc.n	8012192 <sys_timeout+0x26>
 8012184:	4b0a      	ldr	r3, [pc, #40]	@ (80121b0 <sys_timeout+0x44>)
 8012186:	f240 1229 	movw	r2, #297	@ 0x129
 801218a:	490a      	ldr	r1, [pc, #40]	@ (80121b4 <sys_timeout+0x48>)
 801218c:	480a      	ldr	r0, [pc, #40]	@ (80121b8 <sys_timeout+0x4c>)
 801218e:	f002 ff31 	bl	8014ff4 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8012192:	f7f4 fbd5 	bl	8006940 <sys_now>
 8012196:	4602      	mov	r2, r0
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	4413      	add	r3, r2
 801219c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801219e:	687a      	ldr	r2, [r7, #4]
 80121a0:	68b9      	ldr	r1, [r7, #8]
 80121a2:	6978      	ldr	r0, [r7, #20]
 80121a4:	f7ff ff20 	bl	8011fe8 <sys_timeout_abs>
#endif
}
 80121a8:	bf00      	nop
 80121aa:	3718      	adds	r7, #24
 80121ac:	46bd      	mov	sp, r7
 80121ae:	bd80      	pop	{r7, pc}
 80121b0:	08017e68 	.word	0x08017e68
 80121b4:	08017f04 	.word	0x08017f04
 80121b8:	08017edc 	.word	0x08017edc

080121bc <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 80121bc:	b580      	push	{r7, lr}
 80121be:	b084      	sub	sp, #16
 80121c0:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();
 80121c2:	f7f4 fe1d 	bl	8006e00 <sys_check_core_locking>

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 80121c6:	f7f4 fbbb 	bl	8006940 <sys_now>
 80121ca:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 80121cc:	4b17      	ldr	r3, [pc, #92]	@ (801222c <sys_check_timeouts+0x70>)
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 80121d2:	68bb      	ldr	r3, [r7, #8]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d022      	beq.n	801221e <sys_check_timeouts+0x62>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 80121d8:	68bb      	ldr	r3, [r7, #8]
 80121da:	685b      	ldr	r3, [r3, #4]
 80121dc:	68fa      	ldr	r2, [r7, #12]
 80121de:	1ad3      	subs	r3, r2, r3
 80121e0:	0fdb      	lsrs	r3, r3, #31
 80121e2:	f003 0301 	and.w	r3, r3, #1
 80121e6:	b2db      	uxtb	r3, r3
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d11a      	bne.n	8012222 <sys_check_timeouts+0x66>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 80121ec:	68bb      	ldr	r3, [r7, #8]
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	4a0e      	ldr	r2, [pc, #56]	@ (801222c <sys_check_timeouts+0x70>)
 80121f2:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 80121f4:	68bb      	ldr	r3, [r7, #8]
 80121f6:	689b      	ldr	r3, [r3, #8]
 80121f8:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80121fa:	68bb      	ldr	r3, [r7, #8]
 80121fc:	68db      	ldr	r3, [r3, #12]
 80121fe:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8012200:	68bb      	ldr	r3, [r7, #8]
 8012202:	685b      	ldr	r3, [r3, #4]
 8012204:	4a0a      	ldr	r2, [pc, #40]	@ (8012230 <sys_check_timeouts+0x74>)
 8012206:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8012208:	68b9      	ldr	r1, [r7, #8]
 801220a:	200a      	movs	r0, #10
 801220c:	f7f9 fc1e 	bl	800ba4c <memp_free>
    if (handler != NULL) {
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	2b00      	cmp	r3, #0
 8012214:	d0da      	beq.n	80121cc <sys_check_timeouts+0x10>
      handler(arg);
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	6838      	ldr	r0, [r7, #0]
 801221a:	4798      	blx	r3
  do {
 801221c:	e7d6      	b.n	80121cc <sys_check_timeouts+0x10>
      return;
 801221e:	bf00      	nop
 8012220:	e000      	b.n	8012224 <sys_check_timeouts+0x68>
      return;
 8012222:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8012224:	3710      	adds	r7, #16
 8012226:	46bd      	mov	sp, r7
 8012228:	bd80      	pop	{r7, pc}
 801222a:	bf00      	nop
 801222c:	24007d90 	.word	0x24007d90
 8012230:	24007d94 	.word	0x24007d94

08012234 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8012234:	b580      	push	{r7, lr}
 8012236:	b082      	sub	sp, #8
 8012238:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();
 801223a:	f7f4 fde1 	bl	8006e00 <sys_check_core_locking>

  if (next_timeout == NULL) {
 801223e:	4b16      	ldr	r3, [pc, #88]	@ (8012298 <sys_timeouts_sleeptime+0x64>)
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	2b00      	cmp	r3, #0
 8012244:	d102      	bne.n	801224c <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8012246:	f04f 33ff 	mov.w	r3, #4294967295
 801224a:	e020      	b.n	801228e <sys_timeouts_sleeptime+0x5a>
  }
  now = sys_now();
 801224c:	f7f4 fb78 	bl	8006940 <sys_now>
 8012250:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8012252:	4b11      	ldr	r3, [pc, #68]	@ (8012298 <sys_timeouts_sleeptime+0x64>)
 8012254:	681b      	ldr	r3, [r3, #0]
 8012256:	685a      	ldr	r2, [r3, #4]
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	1ad3      	subs	r3, r2, r3
 801225c:	0fdb      	lsrs	r3, r3, #31
 801225e:	f003 0301 	and.w	r3, r3, #1
 8012262:	b2db      	uxtb	r3, r3
 8012264:	2b00      	cmp	r3, #0
 8012266:	d001      	beq.n	801226c <sys_timeouts_sleeptime+0x38>
    return 0;
 8012268:	2300      	movs	r3, #0
 801226a:	e010      	b.n	801228e <sys_timeouts_sleeptime+0x5a>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801226c:	4b0a      	ldr	r3, [pc, #40]	@ (8012298 <sys_timeouts_sleeptime+0x64>)
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	685a      	ldr	r2, [r3, #4]
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	1ad3      	subs	r3, r2, r3
 8012276:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8012278:	683b      	ldr	r3, [r7, #0]
 801227a:	2b00      	cmp	r3, #0
 801227c:	da06      	bge.n	801228c <sys_timeouts_sleeptime+0x58>
 801227e:	4b07      	ldr	r3, [pc, #28]	@ (801229c <sys_timeouts_sleeptime+0x68>)
 8012280:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8012284:	4906      	ldr	r1, [pc, #24]	@ (80122a0 <sys_timeouts_sleeptime+0x6c>)
 8012286:	4807      	ldr	r0, [pc, #28]	@ (80122a4 <sys_timeouts_sleeptime+0x70>)
 8012288:	f002 feb4 	bl	8014ff4 <iprintf>
    return ret;
 801228c:	683b      	ldr	r3, [r7, #0]
  }
}
 801228e:	4618      	mov	r0, r3
 8012290:	3708      	adds	r7, #8
 8012292:	46bd      	mov	sp, r7
 8012294:	bd80      	pop	{r7, pc}
 8012296:	bf00      	nop
 8012298:	24007d90 	.word	0x24007d90
 801229c:	08017e68 	.word	0x08017e68
 80122a0:	08017f3c 	.word	0x08017f3c
 80122a4:	08017edc 	.word	0x08017edc

080122a8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80122a8:	b580      	push	{r7, lr}
 80122aa:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80122ac:	f002 fda2 	bl	8014df4 <rand>
 80122b0:	4603      	mov	r3, r0
 80122b2:	b29b      	uxth	r3, r3
 80122b4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80122b8:	b29b      	uxth	r3, r3
 80122ba:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80122be:	b29a      	uxth	r2, r3
 80122c0:	4b01      	ldr	r3, [pc, #4]	@ (80122c8 <udp_init+0x20>)
 80122c2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80122c4:	bf00      	nop
 80122c6:	bd80      	pop	{r7, pc}
 80122c8:	24000030 	.word	0x24000030

080122cc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80122cc:	b580      	push	{r7, lr}
 80122ce:	b084      	sub	sp, #16
 80122d0:	af00      	add	r7, sp, #0
 80122d2:	60f8      	str	r0, [r7, #12]
 80122d4:	60b9      	str	r1, [r7, #8]
 80122d6:	4613      	mov	r3, r2
 80122d8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80122da:	68fb      	ldr	r3, [r7, #12]
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d105      	bne.n	80122ec <udp_input_local_match+0x20>
 80122e0:	4b27      	ldr	r3, [pc, #156]	@ (8012380 <udp_input_local_match+0xb4>)
 80122e2:	2287      	movs	r2, #135	@ 0x87
 80122e4:	4927      	ldr	r1, [pc, #156]	@ (8012384 <udp_input_local_match+0xb8>)
 80122e6:	4828      	ldr	r0, [pc, #160]	@ (8012388 <udp_input_local_match+0xbc>)
 80122e8:	f002 fe84 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80122ec:	68bb      	ldr	r3, [r7, #8]
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d105      	bne.n	80122fe <udp_input_local_match+0x32>
 80122f2:	4b23      	ldr	r3, [pc, #140]	@ (8012380 <udp_input_local_match+0xb4>)
 80122f4:	2288      	movs	r2, #136	@ 0x88
 80122f6:	4925      	ldr	r1, [pc, #148]	@ (801238c <udp_input_local_match+0xc0>)
 80122f8:	4823      	ldr	r0, [pc, #140]	@ (8012388 <udp_input_local_match+0xbc>)
 80122fa:	f002 fe7b 	bl	8014ff4 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	7a1b      	ldrb	r3, [r3, #8]
 8012302:	2b00      	cmp	r3, #0
 8012304:	d00b      	beq.n	801231e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012306:	68fb      	ldr	r3, [r7, #12]
 8012308:	7a1a      	ldrb	r2, [r3, #8]
 801230a:	4b21      	ldr	r3, [pc, #132]	@ (8012390 <udp_input_local_match+0xc4>)
 801230c:	685b      	ldr	r3, [r3, #4]
 801230e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012312:	3301      	adds	r3, #1
 8012314:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012316:	429a      	cmp	r2, r3
 8012318:	d001      	beq.n	801231e <udp_input_local_match+0x52>
    return 0;
 801231a:	2300      	movs	r3, #0
 801231c:	e02b      	b.n	8012376 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801231e:	79fb      	ldrb	r3, [r7, #7]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d018      	beq.n	8012356 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	2b00      	cmp	r3, #0
 8012328:	d013      	beq.n	8012352 <udp_input_local_match+0x86>
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d00f      	beq.n	8012352 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012332:	4b17      	ldr	r3, [pc, #92]	@ (8012390 <udp_input_local_match+0xc4>)
 8012334:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012336:	f1b3 3fff 	cmp.w	r3, #4294967295
 801233a:	d00a      	beq.n	8012352 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	681a      	ldr	r2, [r3, #0]
 8012340:	4b13      	ldr	r3, [pc, #76]	@ (8012390 <udp_input_local_match+0xc4>)
 8012342:	695b      	ldr	r3, [r3, #20]
 8012344:	405a      	eors	r2, r3
 8012346:	68bb      	ldr	r3, [r7, #8]
 8012348:	3308      	adds	r3, #8
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801234e:	2b00      	cmp	r3, #0
 8012350:	d110      	bne.n	8012374 <udp_input_local_match+0xa8>
          return 1;
 8012352:	2301      	movs	r3, #1
 8012354:	e00f      	b.n	8012376 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	2b00      	cmp	r3, #0
 801235a:	d009      	beq.n	8012370 <udp_input_local_match+0xa4>
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	2b00      	cmp	r3, #0
 8012362:	d005      	beq.n	8012370 <udp_input_local_match+0xa4>
 8012364:	68fb      	ldr	r3, [r7, #12]
 8012366:	681a      	ldr	r2, [r3, #0]
 8012368:	4b09      	ldr	r3, [pc, #36]	@ (8012390 <udp_input_local_match+0xc4>)
 801236a:	695b      	ldr	r3, [r3, #20]
 801236c:	429a      	cmp	r2, r3
 801236e:	d101      	bne.n	8012374 <udp_input_local_match+0xa8>
        return 1;
 8012370:	2301      	movs	r3, #1
 8012372:	e000      	b.n	8012376 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8012374:	2300      	movs	r3, #0
}
 8012376:	4618      	mov	r0, r3
 8012378:	3710      	adds	r7, #16
 801237a:	46bd      	mov	sp, r7
 801237c:	bd80      	pop	{r7, pc}
 801237e:	bf00      	nop
 8012380:	08017f50 	.word	0x08017f50
 8012384:	08017f80 	.word	0x08017f80
 8012388:	08017fa4 	.word	0x08017fa4
 801238c:	08017fcc 	.word	0x08017fcc
 8012390:	24004c40 	.word	0x24004c40

08012394 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8012394:	b590      	push	{r4, r7, lr}
 8012396:	b08d      	sub	sp, #52	@ 0x34
 8012398:	af02      	add	r7, sp, #8
 801239a:	6078      	str	r0, [r7, #4]
 801239c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801239e:	2300      	movs	r3, #0
 80123a0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();
 80123a2:	f7f4 fd2d 	bl	8006e00 <sys_check_core_locking>

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d105      	bne.n	80123b8 <udp_input+0x24>
 80123ac:	4b7c      	ldr	r3, [pc, #496]	@ (80125a0 <udp_input+0x20c>)
 80123ae:	22cf      	movs	r2, #207	@ 0xcf
 80123b0:	497c      	ldr	r1, [pc, #496]	@ (80125a4 <udp_input+0x210>)
 80123b2:	487d      	ldr	r0, [pc, #500]	@ (80125a8 <udp_input+0x214>)
 80123b4:	f002 fe1e 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80123b8:	683b      	ldr	r3, [r7, #0]
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d105      	bne.n	80123ca <udp_input+0x36>
 80123be:	4b78      	ldr	r3, [pc, #480]	@ (80125a0 <udp_input+0x20c>)
 80123c0:	22d0      	movs	r2, #208	@ 0xd0
 80123c2:	497a      	ldr	r1, [pc, #488]	@ (80125ac <udp_input+0x218>)
 80123c4:	4878      	ldr	r0, [pc, #480]	@ (80125a8 <udp_input+0x214>)
 80123c6:	f002 fe15 	bl	8014ff4 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	895b      	ldrh	r3, [r3, #10]
 80123ce:	2b07      	cmp	r3, #7
 80123d0:	d803      	bhi.n	80123da <udp_input+0x46>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80123d2:	6878      	ldr	r0, [r7, #4]
 80123d4:	f7fa f9e8 	bl	800c7a8 <pbuf_free>
    goto end;
 80123d8:	e0de      	b.n	8012598 <udp_input+0x204>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	685b      	ldr	r3, [r3, #4]
 80123de:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80123e0:	4b73      	ldr	r3, [pc, #460]	@ (80125b0 <udp_input+0x21c>)
 80123e2:	695b      	ldr	r3, [r3, #20]
 80123e4:	4a72      	ldr	r2, [pc, #456]	@ (80125b0 <udp_input+0x21c>)
 80123e6:	6812      	ldr	r2, [r2, #0]
 80123e8:	4611      	mov	r1, r2
 80123ea:	4618      	mov	r0, r3
 80123ec:	f001 fcb6 	bl	8013d5c <ip4_addr_isbroadcast_u32>
 80123f0:	4603      	mov	r3, r0
 80123f2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80123f4:	697b      	ldr	r3, [r7, #20]
 80123f6:	881b      	ldrh	r3, [r3, #0]
 80123f8:	b29b      	uxth	r3, r3
 80123fa:	4618      	mov	r0, r3
 80123fc:	f7f8 fd32 	bl	800ae64 <lwip_htons>
 8012400:	4603      	mov	r3, r0
 8012402:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8012404:	697b      	ldr	r3, [r7, #20]
 8012406:	885b      	ldrh	r3, [r3, #2]
 8012408:	b29b      	uxth	r3, r3
 801240a:	4618      	mov	r0, r3
 801240c:	f7f8 fd2a 	bl	800ae64 <lwip_htons>
 8012410:	4603      	mov	r3, r0
 8012412:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8012414:	2300      	movs	r3, #0
 8012416:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8012418:	2300      	movs	r3, #0
 801241a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801241c:	2300      	movs	r3, #0
 801241e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012420:	4b64      	ldr	r3, [pc, #400]	@ (80125b4 <udp_input+0x220>)
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	627b      	str	r3, [r7, #36]	@ 0x24
 8012426:	e054      	b.n	80124d2 <udp_input+0x13e>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8012428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801242a:	8a5b      	ldrh	r3, [r3, #18]
 801242c:	89fa      	ldrh	r2, [r7, #14]
 801242e:	429a      	cmp	r2, r3
 8012430:	d14a      	bne.n	80124c8 <udp_input+0x134>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8012432:	7cfb      	ldrb	r3, [r7, #19]
 8012434:	461a      	mov	r2, r3
 8012436:	6839      	ldr	r1, [r7, #0]
 8012438:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801243a:	f7ff ff47 	bl	80122cc <udp_input_local_match>
 801243e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8012440:	2b00      	cmp	r3, #0
 8012442:	d041      	beq.n	80124c8 <udp_input+0x134>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8012444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012446:	7c1b      	ldrb	r3, [r3, #16]
 8012448:	f003 0304 	and.w	r3, r3, #4
 801244c:	2b00      	cmp	r3, #0
 801244e:	d11d      	bne.n	801248c <udp_input+0xf8>
        if (uncon_pcb == NULL) {
 8012450:	69fb      	ldr	r3, [r7, #28]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d102      	bne.n	801245c <udp_input+0xc8>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8012456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012458:	61fb      	str	r3, [r7, #28]
 801245a:	e017      	b.n	801248c <udp_input+0xf8>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801245c:	7cfb      	ldrb	r3, [r7, #19]
 801245e:	2b00      	cmp	r3, #0
 8012460:	d014      	beq.n	801248c <udp_input+0xf8>
 8012462:	4b53      	ldr	r3, [pc, #332]	@ (80125b0 <udp_input+0x21c>)
 8012464:	695b      	ldr	r3, [r3, #20]
 8012466:	f1b3 3fff 	cmp.w	r3, #4294967295
 801246a:	d10f      	bne.n	801248c <udp_input+0xf8>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801246c:	69fb      	ldr	r3, [r7, #28]
 801246e:	681a      	ldr	r2, [r3, #0]
 8012470:	683b      	ldr	r3, [r7, #0]
 8012472:	3304      	adds	r3, #4
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	429a      	cmp	r2, r3
 8012478:	d008      	beq.n	801248c <udp_input+0xf8>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801247a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801247c:	681a      	ldr	r2, [r3, #0]
 801247e:	683b      	ldr	r3, [r7, #0]
 8012480:	3304      	adds	r3, #4
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	429a      	cmp	r2, r3
 8012486:	d101      	bne.n	801248c <udp_input+0xf8>
              /* better match */
              uncon_pcb = pcb;
 8012488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801248a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801248c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801248e:	8a9b      	ldrh	r3, [r3, #20]
 8012490:	8a3a      	ldrh	r2, [r7, #16]
 8012492:	429a      	cmp	r2, r3
 8012494:	d118      	bne.n	80124c8 <udp_input+0x134>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012498:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801249a:	2b00      	cmp	r3, #0
 801249c:	d005      	beq.n	80124aa <udp_input+0x116>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124a0:	685a      	ldr	r2, [r3, #4]
 80124a2:	4b43      	ldr	r3, [pc, #268]	@ (80125b0 <udp_input+0x21c>)
 80124a4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80124a6:	429a      	cmp	r2, r3
 80124a8:	d10e      	bne.n	80124c8 <udp_input+0x134>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80124aa:	6a3b      	ldr	r3, [r7, #32]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d014      	beq.n	80124da <udp_input+0x146>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80124b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124b2:	68da      	ldr	r2, [r3, #12]
 80124b4:	6a3b      	ldr	r3, [r7, #32]
 80124b6:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80124b8:	4b3e      	ldr	r3, [pc, #248]	@ (80125b4 <udp_input+0x220>)
 80124ba:	681a      	ldr	r2, [r3, #0]
 80124bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124be:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80124c0:	4a3c      	ldr	r2, [pc, #240]	@ (80125b4 <udp_input+0x220>)
 80124c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124c4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80124c6:	e008      	b.n	80124da <udp_input+0x146>
      }
    }

    prev = pcb;
 80124c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124ca:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80124cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124ce:	68db      	ldr	r3, [r3, #12]
 80124d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80124d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d1a7      	bne.n	8012428 <udp_input+0x94>
 80124d8:	e000      	b.n	80124dc <udp_input+0x148>
        break;
 80124da:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80124dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d101      	bne.n	80124e6 <udp_input+0x152>
    pcb = uncon_pcb;
 80124e2:	69fb      	ldr	r3, [r7, #28]
 80124e4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80124e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d002      	beq.n	80124f2 <udp_input+0x15e>
    for_us = 1;
 80124ec:	2301      	movs	r3, #1
 80124ee:	76fb      	strb	r3, [r7, #27]
 80124f0:	e00a      	b.n	8012508 <udp_input+0x174>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80124f2:	683b      	ldr	r3, [r7, #0]
 80124f4:	3304      	adds	r3, #4
 80124f6:	681a      	ldr	r2, [r3, #0]
 80124f8:	4b2d      	ldr	r3, [pc, #180]	@ (80125b0 <udp_input+0x21c>)
 80124fa:	695b      	ldr	r3, [r3, #20]
 80124fc:	429a      	cmp	r2, r3
 80124fe:	bf0c      	ite	eq
 8012500:	2301      	moveq	r3, #1
 8012502:	2300      	movne	r3, #0
 8012504:	b2db      	uxtb	r3, r3
 8012506:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8012508:	7efb      	ldrb	r3, [r7, #27]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d041      	beq.n	8012592 <udp_input+0x1fe>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801250e:	2108      	movs	r1, #8
 8012510:	6878      	ldr	r0, [r7, #4]
 8012512:	f7fa f8c3 	bl	800c69c <pbuf_remove_header>
 8012516:	4603      	mov	r3, r0
 8012518:	2b00      	cmp	r3, #0
 801251a:	d00a      	beq.n	8012532 <udp_input+0x19e>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801251c:	4b20      	ldr	r3, [pc, #128]	@ (80125a0 <udp_input+0x20c>)
 801251e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8012522:	4925      	ldr	r1, [pc, #148]	@ (80125b8 <udp_input+0x224>)
 8012524:	4820      	ldr	r0, [pc, #128]	@ (80125a8 <udp_input+0x214>)
 8012526:	f002 fd65 	bl	8014ff4 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801252a:	6878      	ldr	r0, [r7, #4]
 801252c:	f7fa f93c 	bl	800c7a8 <pbuf_free>
      goto end;
 8012530:	e032      	b.n	8012598 <udp_input+0x204>
    }

    if (pcb != NULL) {
 8012532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012534:	2b00      	cmp	r3, #0
 8012536:	d012      	beq.n	801255e <udp_input+0x1ca>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8012538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801253a:	699b      	ldr	r3, [r3, #24]
 801253c:	2b00      	cmp	r3, #0
 801253e:	d00a      	beq.n	8012556 <udp_input+0x1c2>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8012540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012542:	699c      	ldr	r4, [r3, #24]
 8012544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012546:	69d8      	ldr	r0, [r3, #28]
 8012548:	8a3b      	ldrh	r3, [r7, #16]
 801254a:	9300      	str	r3, [sp, #0]
 801254c:	4b1b      	ldr	r3, [pc, #108]	@ (80125bc <udp_input+0x228>)
 801254e:	687a      	ldr	r2, [r7, #4]
 8012550:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012552:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8012554:	e021      	b.n	801259a <udp_input+0x206>
        pbuf_free(p);
 8012556:	6878      	ldr	r0, [r7, #4]
 8012558:	f7fa f926 	bl	800c7a8 <pbuf_free>
        goto end;
 801255c:	e01c      	b.n	8012598 <udp_input+0x204>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801255e:	7cfb      	ldrb	r3, [r7, #19]
 8012560:	2b00      	cmp	r3, #0
 8012562:	d112      	bne.n	801258a <udp_input+0x1f6>
 8012564:	4b12      	ldr	r3, [pc, #72]	@ (80125b0 <udp_input+0x21c>)
 8012566:	695b      	ldr	r3, [r3, #20]
 8012568:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801256c:	2be0      	cmp	r3, #224	@ 0xe0
 801256e:	d00c      	beq.n	801258a <udp_input+0x1f6>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8012570:	4b0f      	ldr	r3, [pc, #60]	@ (80125b0 <udp_input+0x21c>)
 8012572:	899b      	ldrh	r3, [r3, #12]
 8012574:	3308      	adds	r3, #8
 8012576:	b29b      	uxth	r3, r3
 8012578:	b21b      	sxth	r3, r3
 801257a:	4619      	mov	r1, r3
 801257c:	6878      	ldr	r0, [r7, #4]
 801257e:	f7fa f900 	bl	800c782 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8012582:	2103      	movs	r1, #3
 8012584:	6878      	ldr	r0, [r7, #4]
 8012586:	f001 f8bb 	bl	8013700 <icmp_dest_unreach>
      pbuf_free(p);
 801258a:	6878      	ldr	r0, [r7, #4]
 801258c:	f7fa f90c 	bl	800c7a8 <pbuf_free>
  return;
 8012590:	e003      	b.n	801259a <udp_input+0x206>
    pbuf_free(p);
 8012592:	6878      	ldr	r0, [r7, #4]
 8012594:	f7fa f908 	bl	800c7a8 <pbuf_free>
  return;
 8012598:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801259a:	372c      	adds	r7, #44	@ 0x2c
 801259c:	46bd      	mov	sp, r7
 801259e:	bd90      	pop	{r4, r7, pc}
 80125a0:	08017f50 	.word	0x08017f50
 80125a4:	08017ff4 	.word	0x08017ff4
 80125a8:	08017fa4 	.word	0x08017fa4
 80125ac:	0801800c 	.word	0x0801800c
 80125b0:	24004c40 	.word	0x24004c40
 80125b4:	24007d9c 	.word	0x24007d9c
 80125b8:	08018028 	.word	0x08018028
 80125bc:	24004c50 	.word	0x24004c50

080125c0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80125c0:	b480      	push	{r7}
 80125c2:	b085      	sub	sp, #20
 80125c4:	af00      	add	r7, sp, #0
 80125c6:	6078      	str	r0, [r7, #4]
 80125c8:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d01e      	beq.n	801260e <udp_netif_ip_addr_changed+0x4e>
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d01a      	beq.n	801260e <udp_netif_ip_addr_changed+0x4e>
 80125d8:	683b      	ldr	r3, [r7, #0]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d017      	beq.n	801260e <udp_netif_ip_addr_changed+0x4e>
 80125de:	683b      	ldr	r3, [r7, #0]
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d013      	beq.n	801260e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80125e6:	4b0d      	ldr	r3, [pc, #52]	@ (801261c <udp_netif_ip_addr_changed+0x5c>)
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	60fb      	str	r3, [r7, #12]
 80125ec:	e00c      	b.n	8012608 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	681a      	ldr	r2, [r3, #0]
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	429a      	cmp	r2, r3
 80125f8:	d103      	bne.n	8012602 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80125fa:	683b      	ldr	r3, [r7, #0]
 80125fc:	681a      	ldr	r2, [r3, #0]
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012602:	68fb      	ldr	r3, [r7, #12]
 8012604:	68db      	ldr	r3, [r3, #12]
 8012606:	60fb      	str	r3, [r7, #12]
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	2b00      	cmp	r3, #0
 801260c:	d1ef      	bne.n	80125ee <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801260e:	bf00      	nop
 8012610:	3714      	adds	r7, #20
 8012612:	46bd      	mov	sp, r7
 8012614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012618:	4770      	bx	lr
 801261a:	bf00      	nop
 801261c:	24007d9c 	.word	0x24007d9c

08012620 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b082      	sub	sp, #8
 8012624:	af00      	add	r7, sp, #0
 8012626:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8012628:	4915      	ldr	r1, [pc, #84]	@ (8012680 <etharp_free_entry+0x60>)
 801262a:	687a      	ldr	r2, [r7, #4]
 801262c:	4613      	mov	r3, r2
 801262e:	005b      	lsls	r3, r3, #1
 8012630:	4413      	add	r3, r2
 8012632:	00db      	lsls	r3, r3, #3
 8012634:	440b      	add	r3, r1
 8012636:	681b      	ldr	r3, [r3, #0]
 8012638:	2b00      	cmp	r3, #0
 801263a:	d013      	beq.n	8012664 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801263c:	4910      	ldr	r1, [pc, #64]	@ (8012680 <etharp_free_entry+0x60>)
 801263e:	687a      	ldr	r2, [r7, #4]
 8012640:	4613      	mov	r3, r2
 8012642:	005b      	lsls	r3, r3, #1
 8012644:	4413      	add	r3, r2
 8012646:	00db      	lsls	r3, r3, #3
 8012648:	440b      	add	r3, r1
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	4618      	mov	r0, r3
 801264e:	f7fa f8ab 	bl	800c7a8 <pbuf_free>
    arp_table[i].q = NULL;
 8012652:	490b      	ldr	r1, [pc, #44]	@ (8012680 <etharp_free_entry+0x60>)
 8012654:	687a      	ldr	r2, [r7, #4]
 8012656:	4613      	mov	r3, r2
 8012658:	005b      	lsls	r3, r3, #1
 801265a:	4413      	add	r3, r2
 801265c:	00db      	lsls	r3, r3, #3
 801265e:	440b      	add	r3, r1
 8012660:	2200      	movs	r2, #0
 8012662:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8012664:	4906      	ldr	r1, [pc, #24]	@ (8012680 <etharp_free_entry+0x60>)
 8012666:	687a      	ldr	r2, [r7, #4]
 8012668:	4613      	mov	r3, r2
 801266a:	005b      	lsls	r3, r3, #1
 801266c:	4413      	add	r3, r2
 801266e:	00db      	lsls	r3, r3, #3
 8012670:	440b      	add	r3, r1
 8012672:	3314      	adds	r3, #20
 8012674:	2200      	movs	r2, #0
 8012676:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8012678:	bf00      	nop
 801267a:	3708      	adds	r7, #8
 801267c:	46bd      	mov	sp, r7
 801267e:	bd80      	pop	{r7, pc}
 8012680:	24007da0 	.word	0x24007da0

08012684 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8012684:	b580      	push	{r7, lr}
 8012686:	b082      	sub	sp, #8
 8012688:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801268a:	2300      	movs	r3, #0
 801268c:	607b      	str	r3, [r7, #4]
 801268e:	e096      	b.n	80127be <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8012690:	494f      	ldr	r1, [pc, #316]	@ (80127d0 <etharp_tmr+0x14c>)
 8012692:	687a      	ldr	r2, [r7, #4]
 8012694:	4613      	mov	r3, r2
 8012696:	005b      	lsls	r3, r3, #1
 8012698:	4413      	add	r3, r2
 801269a:	00db      	lsls	r3, r3, #3
 801269c:	440b      	add	r3, r1
 801269e:	3314      	adds	r3, #20
 80126a0:	781b      	ldrb	r3, [r3, #0]
 80126a2:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80126a4:	78fb      	ldrb	r3, [r7, #3]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	f000 8086 	beq.w	80127b8 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80126ac:	4948      	ldr	r1, [pc, #288]	@ (80127d0 <etharp_tmr+0x14c>)
 80126ae:	687a      	ldr	r2, [r7, #4]
 80126b0:	4613      	mov	r3, r2
 80126b2:	005b      	lsls	r3, r3, #1
 80126b4:	4413      	add	r3, r2
 80126b6:	00db      	lsls	r3, r3, #3
 80126b8:	440b      	add	r3, r1
 80126ba:	3312      	adds	r3, #18
 80126bc:	881b      	ldrh	r3, [r3, #0]
 80126be:	3301      	adds	r3, #1
 80126c0:	b298      	uxth	r0, r3
 80126c2:	4943      	ldr	r1, [pc, #268]	@ (80127d0 <etharp_tmr+0x14c>)
 80126c4:	687a      	ldr	r2, [r7, #4]
 80126c6:	4613      	mov	r3, r2
 80126c8:	005b      	lsls	r3, r3, #1
 80126ca:	4413      	add	r3, r2
 80126cc:	00db      	lsls	r3, r3, #3
 80126ce:	440b      	add	r3, r1
 80126d0:	3312      	adds	r3, #18
 80126d2:	4602      	mov	r2, r0
 80126d4:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80126d6:	493e      	ldr	r1, [pc, #248]	@ (80127d0 <etharp_tmr+0x14c>)
 80126d8:	687a      	ldr	r2, [r7, #4]
 80126da:	4613      	mov	r3, r2
 80126dc:	005b      	lsls	r3, r3, #1
 80126de:	4413      	add	r3, r2
 80126e0:	00db      	lsls	r3, r3, #3
 80126e2:	440b      	add	r3, r1
 80126e4:	3312      	adds	r3, #18
 80126e6:	881b      	ldrh	r3, [r3, #0]
 80126e8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80126ec:	d215      	bcs.n	801271a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80126ee:	4938      	ldr	r1, [pc, #224]	@ (80127d0 <etharp_tmr+0x14c>)
 80126f0:	687a      	ldr	r2, [r7, #4]
 80126f2:	4613      	mov	r3, r2
 80126f4:	005b      	lsls	r3, r3, #1
 80126f6:	4413      	add	r3, r2
 80126f8:	00db      	lsls	r3, r3, #3
 80126fa:	440b      	add	r3, r1
 80126fc:	3314      	adds	r3, #20
 80126fe:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012700:	2b01      	cmp	r3, #1
 8012702:	d10e      	bne.n	8012722 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8012704:	4932      	ldr	r1, [pc, #200]	@ (80127d0 <etharp_tmr+0x14c>)
 8012706:	687a      	ldr	r2, [r7, #4]
 8012708:	4613      	mov	r3, r2
 801270a:	005b      	lsls	r3, r3, #1
 801270c:	4413      	add	r3, r2
 801270e:	00db      	lsls	r3, r3, #3
 8012710:	440b      	add	r3, r1
 8012712:	3312      	adds	r3, #18
 8012714:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012716:	2b04      	cmp	r3, #4
 8012718:	d903      	bls.n	8012722 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801271a:	6878      	ldr	r0, [r7, #4]
 801271c:	f7ff ff80 	bl	8012620 <etharp_free_entry>
 8012720:	e04a      	b.n	80127b8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8012722:	492b      	ldr	r1, [pc, #172]	@ (80127d0 <etharp_tmr+0x14c>)
 8012724:	687a      	ldr	r2, [r7, #4]
 8012726:	4613      	mov	r3, r2
 8012728:	005b      	lsls	r3, r3, #1
 801272a:	4413      	add	r3, r2
 801272c:	00db      	lsls	r3, r3, #3
 801272e:	440b      	add	r3, r1
 8012730:	3314      	adds	r3, #20
 8012732:	781b      	ldrb	r3, [r3, #0]
 8012734:	2b03      	cmp	r3, #3
 8012736:	d10a      	bne.n	801274e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8012738:	4925      	ldr	r1, [pc, #148]	@ (80127d0 <etharp_tmr+0x14c>)
 801273a:	687a      	ldr	r2, [r7, #4]
 801273c:	4613      	mov	r3, r2
 801273e:	005b      	lsls	r3, r3, #1
 8012740:	4413      	add	r3, r2
 8012742:	00db      	lsls	r3, r3, #3
 8012744:	440b      	add	r3, r1
 8012746:	3314      	adds	r3, #20
 8012748:	2204      	movs	r2, #4
 801274a:	701a      	strb	r2, [r3, #0]
 801274c:	e034      	b.n	80127b8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801274e:	4920      	ldr	r1, [pc, #128]	@ (80127d0 <etharp_tmr+0x14c>)
 8012750:	687a      	ldr	r2, [r7, #4]
 8012752:	4613      	mov	r3, r2
 8012754:	005b      	lsls	r3, r3, #1
 8012756:	4413      	add	r3, r2
 8012758:	00db      	lsls	r3, r3, #3
 801275a:	440b      	add	r3, r1
 801275c:	3314      	adds	r3, #20
 801275e:	781b      	ldrb	r3, [r3, #0]
 8012760:	2b04      	cmp	r3, #4
 8012762:	d10a      	bne.n	801277a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8012764:	491a      	ldr	r1, [pc, #104]	@ (80127d0 <etharp_tmr+0x14c>)
 8012766:	687a      	ldr	r2, [r7, #4]
 8012768:	4613      	mov	r3, r2
 801276a:	005b      	lsls	r3, r3, #1
 801276c:	4413      	add	r3, r2
 801276e:	00db      	lsls	r3, r3, #3
 8012770:	440b      	add	r3, r1
 8012772:	3314      	adds	r3, #20
 8012774:	2202      	movs	r2, #2
 8012776:	701a      	strb	r2, [r3, #0]
 8012778:	e01e      	b.n	80127b8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801277a:	4915      	ldr	r1, [pc, #84]	@ (80127d0 <etharp_tmr+0x14c>)
 801277c:	687a      	ldr	r2, [r7, #4]
 801277e:	4613      	mov	r3, r2
 8012780:	005b      	lsls	r3, r3, #1
 8012782:	4413      	add	r3, r2
 8012784:	00db      	lsls	r3, r3, #3
 8012786:	440b      	add	r3, r1
 8012788:	3314      	adds	r3, #20
 801278a:	781b      	ldrb	r3, [r3, #0]
 801278c:	2b01      	cmp	r3, #1
 801278e:	d113      	bne.n	80127b8 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8012790:	490f      	ldr	r1, [pc, #60]	@ (80127d0 <etharp_tmr+0x14c>)
 8012792:	687a      	ldr	r2, [r7, #4]
 8012794:	4613      	mov	r3, r2
 8012796:	005b      	lsls	r3, r3, #1
 8012798:	4413      	add	r3, r2
 801279a:	00db      	lsls	r3, r3, #3
 801279c:	440b      	add	r3, r1
 801279e:	3308      	adds	r3, #8
 80127a0:	6818      	ldr	r0, [r3, #0]
 80127a2:	687a      	ldr	r2, [r7, #4]
 80127a4:	4613      	mov	r3, r2
 80127a6:	005b      	lsls	r3, r3, #1
 80127a8:	4413      	add	r3, r2
 80127aa:	00db      	lsls	r3, r3, #3
 80127ac:	4a08      	ldr	r2, [pc, #32]	@ (80127d0 <etharp_tmr+0x14c>)
 80127ae:	4413      	add	r3, r2
 80127b0:	3304      	adds	r3, #4
 80127b2:	4619      	mov	r1, r3
 80127b4:	f000 fe72 	bl	801349c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	3301      	adds	r3, #1
 80127bc:	607b      	str	r3, [r7, #4]
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	2b09      	cmp	r3, #9
 80127c2:	f77f af65 	ble.w	8012690 <etharp_tmr+0xc>
      }
    }
  }
}
 80127c6:	bf00      	nop
 80127c8:	bf00      	nop
 80127ca:	3708      	adds	r7, #8
 80127cc:	46bd      	mov	sp, r7
 80127ce:	bd80      	pop	{r7, pc}
 80127d0:	24007da0 	.word	0x24007da0

080127d4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80127d4:	b580      	push	{r7, lr}
 80127d6:	b08a      	sub	sp, #40	@ 0x28
 80127d8:	af00      	add	r7, sp, #0
 80127da:	60f8      	str	r0, [r7, #12]
 80127dc:	460b      	mov	r3, r1
 80127de:	607a      	str	r2, [r7, #4]
 80127e0:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80127e2:	230a      	movs	r3, #10
 80127e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80127e6:	230a      	movs	r3, #10
 80127e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80127ea:	230a      	movs	r3, #10
 80127ec:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 80127ee:	2300      	movs	r3, #0
 80127f0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80127f2:	230a      	movs	r3, #10
 80127f4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80127f6:	2300      	movs	r3, #0
 80127f8:	83bb      	strh	r3, [r7, #28]
 80127fa:	2300      	movs	r3, #0
 80127fc:	837b      	strh	r3, [r7, #26]
 80127fe:	2300      	movs	r3, #0
 8012800:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012802:	2300      	movs	r3, #0
 8012804:	843b      	strh	r3, [r7, #32]
 8012806:	e0ae      	b.n	8012966 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8012808:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801280c:	49a6      	ldr	r1, [pc, #664]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 801280e:	4613      	mov	r3, r2
 8012810:	005b      	lsls	r3, r3, #1
 8012812:	4413      	add	r3, r2
 8012814:	00db      	lsls	r3, r3, #3
 8012816:	440b      	add	r3, r1
 8012818:	3314      	adds	r3, #20
 801281a:	781b      	ldrb	r3, [r3, #0]
 801281c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801281e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012822:	2b0a      	cmp	r3, #10
 8012824:	d105      	bne.n	8012832 <etharp_find_entry+0x5e>
 8012826:	7dfb      	ldrb	r3, [r7, #23]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d102      	bne.n	8012832 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801282c:	8c3b      	ldrh	r3, [r7, #32]
 801282e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012830:	e095      	b.n	801295e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8012832:	7dfb      	ldrb	r3, [r7, #23]
 8012834:	2b00      	cmp	r3, #0
 8012836:	f000 8092 	beq.w	801295e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801283a:	7dfb      	ldrb	r3, [r7, #23]
 801283c:	2b01      	cmp	r3, #1
 801283e:	d009      	beq.n	8012854 <etharp_find_entry+0x80>
 8012840:	7dfb      	ldrb	r3, [r7, #23]
 8012842:	2b01      	cmp	r3, #1
 8012844:	d806      	bhi.n	8012854 <etharp_find_entry+0x80>
 8012846:	4b99      	ldr	r3, [pc, #612]	@ (8012aac <etharp_find_entry+0x2d8>)
 8012848:	f240 1223 	movw	r2, #291	@ 0x123
 801284c:	4998      	ldr	r1, [pc, #608]	@ (8012ab0 <etharp_find_entry+0x2dc>)
 801284e:	4899      	ldr	r0, [pc, #612]	@ (8012ab4 <etharp_find_entry+0x2e0>)
 8012850:	f002 fbd0 	bl	8014ff4 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8012854:	68fb      	ldr	r3, [r7, #12]
 8012856:	2b00      	cmp	r3, #0
 8012858:	d020      	beq.n	801289c <etharp_find_entry+0xc8>
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	6819      	ldr	r1, [r3, #0]
 801285e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012862:	4891      	ldr	r0, [pc, #580]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 8012864:	4613      	mov	r3, r2
 8012866:	005b      	lsls	r3, r3, #1
 8012868:	4413      	add	r3, r2
 801286a:	00db      	lsls	r3, r3, #3
 801286c:	4403      	add	r3, r0
 801286e:	3304      	adds	r3, #4
 8012870:	681b      	ldr	r3, [r3, #0]
 8012872:	4299      	cmp	r1, r3
 8012874:	d112      	bne.n	801289c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	2b00      	cmp	r3, #0
 801287a:	d00c      	beq.n	8012896 <etharp_find_entry+0xc2>
 801287c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012880:	4989      	ldr	r1, [pc, #548]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 8012882:	4613      	mov	r3, r2
 8012884:	005b      	lsls	r3, r3, #1
 8012886:	4413      	add	r3, r2
 8012888:	00db      	lsls	r3, r3, #3
 801288a:	440b      	add	r3, r1
 801288c:	3308      	adds	r3, #8
 801288e:	681b      	ldr	r3, [r3, #0]
 8012890:	687a      	ldr	r2, [r7, #4]
 8012892:	429a      	cmp	r2, r3
 8012894:	d102      	bne.n	801289c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8012896:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801289a:	e100      	b.n	8012a9e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801289c:	7dfb      	ldrb	r3, [r7, #23]
 801289e:	2b01      	cmp	r3, #1
 80128a0:	d140      	bne.n	8012924 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80128a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128a6:	4980      	ldr	r1, [pc, #512]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 80128a8:	4613      	mov	r3, r2
 80128aa:	005b      	lsls	r3, r3, #1
 80128ac:	4413      	add	r3, r2
 80128ae:	00db      	lsls	r3, r3, #3
 80128b0:	440b      	add	r3, r1
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d01a      	beq.n	80128ee <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80128b8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128bc:	497a      	ldr	r1, [pc, #488]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 80128be:	4613      	mov	r3, r2
 80128c0:	005b      	lsls	r3, r3, #1
 80128c2:	4413      	add	r3, r2
 80128c4:	00db      	lsls	r3, r3, #3
 80128c6:	440b      	add	r3, r1
 80128c8:	3312      	adds	r3, #18
 80128ca:	881b      	ldrh	r3, [r3, #0]
 80128cc:	8bba      	ldrh	r2, [r7, #28]
 80128ce:	429a      	cmp	r2, r3
 80128d0:	d845      	bhi.n	801295e <etharp_find_entry+0x18a>
            old_queue = i;
 80128d2:	8c3b      	ldrh	r3, [r7, #32]
 80128d4:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80128d6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128da:	4973      	ldr	r1, [pc, #460]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 80128dc:	4613      	mov	r3, r2
 80128de:	005b      	lsls	r3, r3, #1
 80128e0:	4413      	add	r3, r2
 80128e2:	00db      	lsls	r3, r3, #3
 80128e4:	440b      	add	r3, r1
 80128e6:	3312      	adds	r3, #18
 80128e8:	881b      	ldrh	r3, [r3, #0]
 80128ea:	83bb      	strh	r3, [r7, #28]
 80128ec:	e037      	b.n	801295e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80128ee:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128f2:	496d      	ldr	r1, [pc, #436]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 80128f4:	4613      	mov	r3, r2
 80128f6:	005b      	lsls	r3, r3, #1
 80128f8:	4413      	add	r3, r2
 80128fa:	00db      	lsls	r3, r3, #3
 80128fc:	440b      	add	r3, r1
 80128fe:	3312      	adds	r3, #18
 8012900:	881b      	ldrh	r3, [r3, #0]
 8012902:	8b7a      	ldrh	r2, [r7, #26]
 8012904:	429a      	cmp	r2, r3
 8012906:	d82a      	bhi.n	801295e <etharp_find_entry+0x18a>
            old_pending = i;
 8012908:	8c3b      	ldrh	r3, [r7, #32]
 801290a:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801290c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012910:	4965      	ldr	r1, [pc, #404]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 8012912:	4613      	mov	r3, r2
 8012914:	005b      	lsls	r3, r3, #1
 8012916:	4413      	add	r3, r2
 8012918:	00db      	lsls	r3, r3, #3
 801291a:	440b      	add	r3, r1
 801291c:	3312      	adds	r3, #18
 801291e:	881b      	ldrh	r3, [r3, #0]
 8012920:	837b      	strh	r3, [r7, #26]
 8012922:	e01c      	b.n	801295e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012924:	7dfb      	ldrb	r3, [r7, #23]
 8012926:	2b01      	cmp	r3, #1
 8012928:	d919      	bls.n	801295e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801292a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801292e:	495e      	ldr	r1, [pc, #376]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 8012930:	4613      	mov	r3, r2
 8012932:	005b      	lsls	r3, r3, #1
 8012934:	4413      	add	r3, r2
 8012936:	00db      	lsls	r3, r3, #3
 8012938:	440b      	add	r3, r1
 801293a:	3312      	adds	r3, #18
 801293c:	881b      	ldrh	r3, [r3, #0]
 801293e:	8b3a      	ldrh	r2, [r7, #24]
 8012940:	429a      	cmp	r2, r3
 8012942:	d80c      	bhi.n	801295e <etharp_find_entry+0x18a>
            old_stable = i;
 8012944:	8c3b      	ldrh	r3, [r7, #32]
 8012946:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8012948:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801294c:	4956      	ldr	r1, [pc, #344]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 801294e:	4613      	mov	r3, r2
 8012950:	005b      	lsls	r3, r3, #1
 8012952:	4413      	add	r3, r2
 8012954:	00db      	lsls	r3, r3, #3
 8012956:	440b      	add	r3, r1
 8012958:	3312      	adds	r3, #18
 801295a:	881b      	ldrh	r3, [r3, #0]
 801295c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801295e:	8c3b      	ldrh	r3, [r7, #32]
 8012960:	3301      	adds	r3, #1
 8012962:	b29b      	uxth	r3, r3
 8012964:	843b      	strh	r3, [r7, #32]
 8012966:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801296a:	2b09      	cmp	r3, #9
 801296c:	f77f af4c 	ble.w	8012808 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8012970:	7afb      	ldrb	r3, [r7, #11]
 8012972:	f003 0302 	and.w	r3, r3, #2
 8012976:	2b00      	cmp	r3, #0
 8012978:	d108      	bne.n	801298c <etharp_find_entry+0x1b8>
 801297a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801297e:	2b0a      	cmp	r3, #10
 8012980:	d107      	bne.n	8012992 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8012982:	7afb      	ldrb	r3, [r7, #11]
 8012984:	f003 0301 	and.w	r3, r3, #1
 8012988:	2b00      	cmp	r3, #0
 801298a:	d102      	bne.n	8012992 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801298c:	f04f 33ff 	mov.w	r3, #4294967295
 8012990:	e085      	b.n	8012a9e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8012992:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012996:	2b09      	cmp	r3, #9
 8012998:	dc02      	bgt.n	80129a0 <etharp_find_entry+0x1cc>
    i = empty;
 801299a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801299c:	843b      	strh	r3, [r7, #32]
 801299e:	e039      	b.n	8012a14 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80129a0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80129a4:	2b09      	cmp	r3, #9
 80129a6:	dc14      	bgt.n	80129d2 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80129a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80129aa:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80129ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80129b0:	493d      	ldr	r1, [pc, #244]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 80129b2:	4613      	mov	r3, r2
 80129b4:	005b      	lsls	r3, r3, #1
 80129b6:	4413      	add	r3, r2
 80129b8:	00db      	lsls	r3, r3, #3
 80129ba:	440b      	add	r3, r1
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d018      	beq.n	80129f4 <etharp_find_entry+0x220>
 80129c2:	4b3a      	ldr	r3, [pc, #232]	@ (8012aac <etharp_find_entry+0x2d8>)
 80129c4:	f240 126d 	movw	r2, #365	@ 0x16d
 80129c8:	493b      	ldr	r1, [pc, #236]	@ (8012ab8 <etharp_find_entry+0x2e4>)
 80129ca:	483a      	ldr	r0, [pc, #232]	@ (8012ab4 <etharp_find_entry+0x2e0>)
 80129cc:	f002 fb12 	bl	8014ff4 <iprintf>
 80129d0:	e010      	b.n	80129f4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80129d2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80129d6:	2b09      	cmp	r3, #9
 80129d8:	dc02      	bgt.n	80129e0 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80129da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80129dc:	843b      	strh	r3, [r7, #32]
 80129de:	e009      	b.n	80129f4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80129e0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80129e4:	2b09      	cmp	r3, #9
 80129e6:	dc02      	bgt.n	80129ee <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80129e8:	8bfb      	ldrh	r3, [r7, #30]
 80129ea:	843b      	strh	r3, [r7, #32]
 80129ec:	e002      	b.n	80129f4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80129ee:	f04f 33ff 	mov.w	r3, #4294967295
 80129f2:	e054      	b.n	8012a9e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80129f4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80129f8:	2b09      	cmp	r3, #9
 80129fa:	dd06      	ble.n	8012a0a <etharp_find_entry+0x236>
 80129fc:	4b2b      	ldr	r3, [pc, #172]	@ (8012aac <etharp_find_entry+0x2d8>)
 80129fe:	f240 127f 	movw	r2, #383	@ 0x17f
 8012a02:	492e      	ldr	r1, [pc, #184]	@ (8012abc <etharp_find_entry+0x2e8>)
 8012a04:	482b      	ldr	r0, [pc, #172]	@ (8012ab4 <etharp_find_entry+0x2e0>)
 8012a06:	f002 faf5 	bl	8014ff4 <iprintf>
    etharp_free_entry(i);
 8012a0a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012a0e:	4618      	mov	r0, r3
 8012a10:	f7ff fe06 	bl	8012620 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012a14:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012a18:	2b09      	cmp	r3, #9
 8012a1a:	dd06      	ble.n	8012a2a <etharp_find_entry+0x256>
 8012a1c:	4b23      	ldr	r3, [pc, #140]	@ (8012aac <etharp_find_entry+0x2d8>)
 8012a1e:	f240 1283 	movw	r2, #387	@ 0x183
 8012a22:	4926      	ldr	r1, [pc, #152]	@ (8012abc <etharp_find_entry+0x2e8>)
 8012a24:	4823      	ldr	r0, [pc, #140]	@ (8012ab4 <etharp_find_entry+0x2e0>)
 8012a26:	f002 fae5 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8012a2a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a2e:	491e      	ldr	r1, [pc, #120]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 8012a30:	4613      	mov	r3, r2
 8012a32:	005b      	lsls	r3, r3, #1
 8012a34:	4413      	add	r3, r2
 8012a36:	00db      	lsls	r3, r3, #3
 8012a38:	440b      	add	r3, r1
 8012a3a:	3314      	adds	r3, #20
 8012a3c:	781b      	ldrb	r3, [r3, #0]
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d006      	beq.n	8012a50 <etharp_find_entry+0x27c>
 8012a42:	4b1a      	ldr	r3, [pc, #104]	@ (8012aac <etharp_find_entry+0x2d8>)
 8012a44:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8012a48:	491d      	ldr	r1, [pc, #116]	@ (8012ac0 <etharp_find_entry+0x2ec>)
 8012a4a:	481a      	ldr	r0, [pc, #104]	@ (8012ab4 <etharp_find_entry+0x2e0>)
 8012a4c:	f002 fad2 	bl	8014ff4 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d00b      	beq.n	8012a6e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8012a56:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a5a:	68fb      	ldr	r3, [r7, #12]
 8012a5c:	6819      	ldr	r1, [r3, #0]
 8012a5e:	4812      	ldr	r0, [pc, #72]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 8012a60:	4613      	mov	r3, r2
 8012a62:	005b      	lsls	r3, r3, #1
 8012a64:	4413      	add	r3, r2
 8012a66:	00db      	lsls	r3, r3, #3
 8012a68:	4403      	add	r3, r0
 8012a6a:	3304      	adds	r3, #4
 8012a6c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8012a6e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a72:	490d      	ldr	r1, [pc, #52]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 8012a74:	4613      	mov	r3, r2
 8012a76:	005b      	lsls	r3, r3, #1
 8012a78:	4413      	add	r3, r2
 8012a7a:	00db      	lsls	r3, r3, #3
 8012a7c:	440b      	add	r3, r1
 8012a7e:	3312      	adds	r3, #18
 8012a80:	2200      	movs	r2, #0
 8012a82:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8012a84:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a88:	4907      	ldr	r1, [pc, #28]	@ (8012aa8 <etharp_find_entry+0x2d4>)
 8012a8a:	4613      	mov	r3, r2
 8012a8c:	005b      	lsls	r3, r3, #1
 8012a8e:	4413      	add	r3, r2
 8012a90:	00db      	lsls	r3, r3, #3
 8012a92:	440b      	add	r3, r1
 8012a94:	3308      	adds	r3, #8
 8012a96:	687a      	ldr	r2, [r7, #4]
 8012a98:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8012a9a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8012a9e:	4618      	mov	r0, r3
 8012aa0:	3728      	adds	r7, #40	@ 0x28
 8012aa2:	46bd      	mov	sp, r7
 8012aa4:	bd80      	pop	{r7, pc}
 8012aa6:	bf00      	nop
 8012aa8:	24007da0 	.word	0x24007da0
 8012aac:	080182b4 	.word	0x080182b4
 8012ab0:	080182ec 	.word	0x080182ec
 8012ab4:	0801832c 	.word	0x0801832c
 8012ab8:	08018354 	.word	0x08018354
 8012abc:	0801836c 	.word	0x0801836c
 8012ac0:	08018380 	.word	0x08018380

08012ac4 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b088      	sub	sp, #32
 8012ac8:	af02      	add	r7, sp, #8
 8012aca:	60f8      	str	r0, [r7, #12]
 8012acc:	60b9      	str	r1, [r7, #8]
 8012ace:	607a      	str	r2, [r7, #4]
 8012ad0:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8012ad2:	68fb      	ldr	r3, [r7, #12]
 8012ad4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8012ad8:	2b06      	cmp	r3, #6
 8012ada:	d006      	beq.n	8012aea <etharp_update_arp_entry+0x26>
 8012adc:	4b48      	ldr	r3, [pc, #288]	@ (8012c00 <etharp_update_arp_entry+0x13c>)
 8012ade:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8012ae2:	4948      	ldr	r1, [pc, #288]	@ (8012c04 <etharp_update_arp_entry+0x140>)
 8012ae4:	4848      	ldr	r0, [pc, #288]	@ (8012c08 <etharp_update_arp_entry+0x144>)
 8012ae6:	f002 fa85 	bl	8014ff4 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8012aea:	68bb      	ldr	r3, [r7, #8]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d012      	beq.n	8012b16 <etharp_update_arp_entry+0x52>
 8012af0:	68bb      	ldr	r3, [r7, #8]
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d00e      	beq.n	8012b16 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012af8:	68bb      	ldr	r3, [r7, #8]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	68f9      	ldr	r1, [r7, #12]
 8012afe:	4618      	mov	r0, r3
 8012b00:	f001 f92c 	bl	8013d5c <ip4_addr_isbroadcast_u32>
 8012b04:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d105      	bne.n	8012b16 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8012b0a:	68bb      	ldr	r3, [r7, #8]
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012b12:	2be0      	cmp	r3, #224	@ 0xe0
 8012b14:	d102      	bne.n	8012b1c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012b16:	f06f 030f 	mvn.w	r3, #15
 8012b1a:	e06c      	b.n	8012bf6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8012b1c:	78fb      	ldrb	r3, [r7, #3]
 8012b1e:	68fa      	ldr	r2, [r7, #12]
 8012b20:	4619      	mov	r1, r3
 8012b22:	68b8      	ldr	r0, [r7, #8]
 8012b24:	f7ff fe56 	bl	80127d4 <etharp_find_entry>
 8012b28:	4603      	mov	r3, r0
 8012b2a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8012b2c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	da02      	bge.n	8012b3a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8012b34:	8afb      	ldrh	r3, [r7, #22]
 8012b36:	b25b      	sxtb	r3, r3
 8012b38:	e05d      	b.n	8012bf6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8012b3a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b3e:	4933      	ldr	r1, [pc, #204]	@ (8012c0c <etharp_update_arp_entry+0x148>)
 8012b40:	4613      	mov	r3, r2
 8012b42:	005b      	lsls	r3, r3, #1
 8012b44:	4413      	add	r3, r2
 8012b46:	00db      	lsls	r3, r3, #3
 8012b48:	440b      	add	r3, r1
 8012b4a:	3314      	adds	r3, #20
 8012b4c:	2202      	movs	r2, #2
 8012b4e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8012b50:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b54:	492d      	ldr	r1, [pc, #180]	@ (8012c0c <etharp_update_arp_entry+0x148>)
 8012b56:	4613      	mov	r3, r2
 8012b58:	005b      	lsls	r3, r3, #1
 8012b5a:	4413      	add	r3, r2
 8012b5c:	00db      	lsls	r3, r3, #3
 8012b5e:	440b      	add	r3, r1
 8012b60:	3308      	adds	r3, #8
 8012b62:	68fa      	ldr	r2, [r7, #12]
 8012b64:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8012b66:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b6a:	4613      	mov	r3, r2
 8012b6c:	005b      	lsls	r3, r3, #1
 8012b6e:	4413      	add	r3, r2
 8012b70:	00db      	lsls	r3, r3, #3
 8012b72:	3308      	adds	r3, #8
 8012b74:	4a25      	ldr	r2, [pc, #148]	@ (8012c0c <etharp_update_arp_entry+0x148>)
 8012b76:	4413      	add	r3, r2
 8012b78:	3304      	adds	r3, #4
 8012b7a:	2206      	movs	r2, #6
 8012b7c:	6879      	ldr	r1, [r7, #4]
 8012b7e:	4618      	mov	r0, r3
 8012b80:	f002 fb13 	bl	80151aa <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8012b84:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b88:	4920      	ldr	r1, [pc, #128]	@ (8012c0c <etharp_update_arp_entry+0x148>)
 8012b8a:	4613      	mov	r3, r2
 8012b8c:	005b      	lsls	r3, r3, #1
 8012b8e:	4413      	add	r3, r2
 8012b90:	00db      	lsls	r3, r3, #3
 8012b92:	440b      	add	r3, r1
 8012b94:	3312      	adds	r3, #18
 8012b96:	2200      	movs	r2, #0
 8012b98:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8012b9a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b9e:	491b      	ldr	r1, [pc, #108]	@ (8012c0c <etharp_update_arp_entry+0x148>)
 8012ba0:	4613      	mov	r3, r2
 8012ba2:	005b      	lsls	r3, r3, #1
 8012ba4:	4413      	add	r3, r2
 8012ba6:	00db      	lsls	r3, r3, #3
 8012ba8:	440b      	add	r3, r1
 8012baa:	681b      	ldr	r3, [r3, #0]
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d021      	beq.n	8012bf4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8012bb0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012bb4:	4915      	ldr	r1, [pc, #84]	@ (8012c0c <etharp_update_arp_entry+0x148>)
 8012bb6:	4613      	mov	r3, r2
 8012bb8:	005b      	lsls	r3, r3, #1
 8012bba:	4413      	add	r3, r2
 8012bbc:	00db      	lsls	r3, r3, #3
 8012bbe:	440b      	add	r3, r1
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8012bc4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012bc8:	4910      	ldr	r1, [pc, #64]	@ (8012c0c <etharp_update_arp_entry+0x148>)
 8012bca:	4613      	mov	r3, r2
 8012bcc:	005b      	lsls	r3, r3, #1
 8012bce:	4413      	add	r3, r2
 8012bd0:	00db      	lsls	r3, r3, #3
 8012bd2:	440b      	add	r3, r1
 8012bd4:	2200      	movs	r2, #0
 8012bd6:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8012bd8:	68fb      	ldr	r3, [r7, #12]
 8012bda:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8012bde:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012be2:	9300      	str	r3, [sp, #0]
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	6939      	ldr	r1, [r7, #16]
 8012be8:	68f8      	ldr	r0, [r7, #12]
 8012bea:	f001 ffc7 	bl	8014b7c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8012bee:	6938      	ldr	r0, [r7, #16]
 8012bf0:	f7f9 fdda 	bl	800c7a8 <pbuf_free>
  }
  return ERR_OK;
 8012bf4:	2300      	movs	r3, #0
}
 8012bf6:	4618      	mov	r0, r3
 8012bf8:	3718      	adds	r7, #24
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	bd80      	pop	{r7, pc}
 8012bfe:	bf00      	nop
 8012c00:	080182b4 	.word	0x080182b4
 8012c04:	080183ac 	.word	0x080183ac
 8012c08:	0801832c 	.word	0x0801832c
 8012c0c:	24007da0 	.word	0x24007da0

08012c10 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8012c10:	b580      	push	{r7, lr}
 8012c12:	b084      	sub	sp, #16
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012c18:	2300      	movs	r3, #0
 8012c1a:	60fb      	str	r3, [r7, #12]
 8012c1c:	e01e      	b.n	8012c5c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8012c1e:	4913      	ldr	r1, [pc, #76]	@ (8012c6c <etharp_cleanup_netif+0x5c>)
 8012c20:	68fa      	ldr	r2, [r7, #12]
 8012c22:	4613      	mov	r3, r2
 8012c24:	005b      	lsls	r3, r3, #1
 8012c26:	4413      	add	r3, r2
 8012c28:	00db      	lsls	r3, r3, #3
 8012c2a:	440b      	add	r3, r1
 8012c2c:	3314      	adds	r3, #20
 8012c2e:	781b      	ldrb	r3, [r3, #0]
 8012c30:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8012c32:	7afb      	ldrb	r3, [r7, #11]
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d00e      	beq.n	8012c56 <etharp_cleanup_netif+0x46>
 8012c38:	490c      	ldr	r1, [pc, #48]	@ (8012c6c <etharp_cleanup_netif+0x5c>)
 8012c3a:	68fa      	ldr	r2, [r7, #12]
 8012c3c:	4613      	mov	r3, r2
 8012c3e:	005b      	lsls	r3, r3, #1
 8012c40:	4413      	add	r3, r2
 8012c42:	00db      	lsls	r3, r3, #3
 8012c44:	440b      	add	r3, r1
 8012c46:	3308      	adds	r3, #8
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	687a      	ldr	r2, [r7, #4]
 8012c4c:	429a      	cmp	r2, r3
 8012c4e:	d102      	bne.n	8012c56 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8012c50:	68f8      	ldr	r0, [r7, #12]
 8012c52:	f7ff fce5 	bl	8012620 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	3301      	adds	r3, #1
 8012c5a:	60fb      	str	r3, [r7, #12]
 8012c5c:	68fb      	ldr	r3, [r7, #12]
 8012c5e:	2b09      	cmp	r3, #9
 8012c60:	dddd      	ble.n	8012c1e <etharp_cleanup_netif+0xe>
    }
  }
}
 8012c62:	bf00      	nop
 8012c64:	bf00      	nop
 8012c66:	3710      	adds	r7, #16
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bd80      	pop	{r7, pc}
 8012c6c:	24007da0 	.word	0x24007da0

08012c70 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8012c70:	b5b0      	push	{r4, r5, r7, lr}
 8012c72:	b08a      	sub	sp, #40	@ 0x28
 8012c74:	af04      	add	r7, sp, #16
 8012c76:	6078      	str	r0, [r7, #4]
 8012c78:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();
 8012c7a:	f7f4 f8c1 	bl	8006e00 <sys_check_core_locking>

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8012c7e:	683b      	ldr	r3, [r7, #0]
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	d107      	bne.n	8012c94 <etharp_input+0x24>
 8012c84:	4b3d      	ldr	r3, [pc, #244]	@ (8012d7c <etharp_input+0x10c>)
 8012c86:	f240 228a 	movw	r2, #650	@ 0x28a
 8012c8a:	493d      	ldr	r1, [pc, #244]	@ (8012d80 <etharp_input+0x110>)
 8012c8c:	483d      	ldr	r0, [pc, #244]	@ (8012d84 <etharp_input+0x114>)
 8012c8e:	f002 f9b1 	bl	8014ff4 <iprintf>
 8012c92:	e06f      	b.n	8012d74 <etharp_input+0x104>

  hdr = (struct etharp_hdr *)p->payload;
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	685b      	ldr	r3, [r3, #4]
 8012c98:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012c9a:	693b      	ldr	r3, [r7, #16]
 8012c9c:	881b      	ldrh	r3, [r3, #0]
 8012c9e:	b29b      	uxth	r3, r3
 8012ca0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012ca4:	d10c      	bne.n	8012cc0 <etharp_input+0x50>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012ca6:	693b      	ldr	r3, [r7, #16]
 8012ca8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012caa:	2b06      	cmp	r3, #6
 8012cac:	d108      	bne.n	8012cc0 <etharp_input+0x50>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012cae:	693b      	ldr	r3, [r7, #16]
 8012cb0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012cb2:	2b04      	cmp	r3, #4
 8012cb4:	d104      	bne.n	8012cc0 <etharp_input+0x50>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8012cb6:	693b      	ldr	r3, [r7, #16]
 8012cb8:	885b      	ldrh	r3, [r3, #2]
 8012cba:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012cbc:	2b08      	cmp	r3, #8
 8012cbe:	d003      	beq.n	8012cc8 <etharp_input+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8012cc0:	6878      	ldr	r0, [r7, #4]
 8012cc2:	f7f9 fd71 	bl	800c7a8 <pbuf_free>
    return;
 8012cc6:	e055      	b.n	8012d74 <etharp_input+0x104>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8012cc8:	693b      	ldr	r3, [r7, #16]
 8012cca:	330e      	adds	r3, #14
 8012ccc:	681b      	ldr	r3, [r3, #0]
 8012cce:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8012cd0:	693b      	ldr	r3, [r7, #16]
 8012cd2:	3318      	adds	r3, #24
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012cd8:	683b      	ldr	r3, [r7, #0]
 8012cda:	3304      	adds	r3, #4
 8012cdc:	681b      	ldr	r3, [r3, #0]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d102      	bne.n	8012ce8 <etharp_input+0x78>
    for_us = 0;
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	75fb      	strb	r3, [r7, #23]
 8012ce6:	e009      	b.n	8012cfc <etharp_input+0x8c>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8012ce8:	68ba      	ldr	r2, [r7, #8]
 8012cea:	683b      	ldr	r3, [r7, #0]
 8012cec:	3304      	adds	r3, #4
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	429a      	cmp	r2, r3
 8012cf2:	bf0c      	ite	eq
 8012cf4:	2301      	moveq	r3, #1
 8012cf6:	2300      	movne	r3, #0
 8012cf8:	b2db      	uxtb	r3, r3
 8012cfa:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8012cfc:	693b      	ldr	r3, [r7, #16]
 8012cfe:	f103 0208 	add.w	r2, r3, #8
 8012d02:	7dfb      	ldrb	r3, [r7, #23]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d001      	beq.n	8012d0c <etharp_input+0x9c>
 8012d08:	2301      	movs	r3, #1
 8012d0a:	e000      	b.n	8012d0e <etharp_input+0x9e>
 8012d0c:	2302      	movs	r3, #2
 8012d0e:	f107 010c 	add.w	r1, r7, #12
 8012d12:	6838      	ldr	r0, [r7, #0]
 8012d14:	f7ff fed6 	bl	8012ac4 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8012d18:	693b      	ldr	r3, [r7, #16]
 8012d1a:	88db      	ldrh	r3, [r3, #6]
 8012d1c:	b29b      	uxth	r3, r3
 8012d1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012d22:	d003      	beq.n	8012d2c <etharp_input+0xbc>
 8012d24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012d28:	d01e      	beq.n	8012d68 <etharp_input+0xf8>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8012d2a:	e020      	b.n	8012d6e <etharp_input+0xfe>
      if (for_us) {
 8012d2c:	7dfb      	ldrb	r3, [r7, #23]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d01c      	beq.n	8012d6c <etharp_input+0xfc>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8012d38:	693b      	ldr	r3, [r7, #16]
 8012d3a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8012d3e:	683b      	ldr	r3, [r7, #0]
 8012d40:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8012d44:	683b      	ldr	r3, [r7, #0]
 8012d46:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8012d48:	693a      	ldr	r2, [r7, #16]
 8012d4a:	3208      	adds	r2, #8
        etharp_raw(netif,
 8012d4c:	2102      	movs	r1, #2
 8012d4e:	9103      	str	r1, [sp, #12]
 8012d50:	f107 010c 	add.w	r1, r7, #12
 8012d54:	9102      	str	r1, [sp, #8]
 8012d56:	9201      	str	r2, [sp, #4]
 8012d58:	9300      	str	r3, [sp, #0]
 8012d5a:	462b      	mov	r3, r5
 8012d5c:	4622      	mov	r2, r4
 8012d5e:	4601      	mov	r1, r0
 8012d60:	6838      	ldr	r0, [r7, #0]
 8012d62:	f000 faed 	bl	8013340 <etharp_raw>
      break;
 8012d66:	e001      	b.n	8012d6c <etharp_input+0xfc>
      break;
 8012d68:	bf00      	nop
 8012d6a:	e000      	b.n	8012d6e <etharp_input+0xfe>
      break;
 8012d6c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8012d6e:	6878      	ldr	r0, [r7, #4]
 8012d70:	f7f9 fd1a 	bl	800c7a8 <pbuf_free>
}
 8012d74:	3718      	adds	r7, #24
 8012d76:	46bd      	mov	sp, r7
 8012d78:	bdb0      	pop	{r4, r5, r7, pc}
 8012d7a:	bf00      	nop
 8012d7c:	080182b4 	.word	0x080182b4
 8012d80:	08018404 	.word	0x08018404
 8012d84:	0801832c 	.word	0x0801832c

08012d88 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8012d88:	b580      	push	{r7, lr}
 8012d8a:	b086      	sub	sp, #24
 8012d8c:	af02      	add	r7, sp, #8
 8012d8e:	60f8      	str	r0, [r7, #12]
 8012d90:	60b9      	str	r1, [r7, #8]
 8012d92:	4613      	mov	r3, r2
 8012d94:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8012d96:	79fa      	ldrb	r2, [r7, #7]
 8012d98:	4944      	ldr	r1, [pc, #272]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012d9a:	4613      	mov	r3, r2
 8012d9c:	005b      	lsls	r3, r3, #1
 8012d9e:	4413      	add	r3, r2
 8012da0:	00db      	lsls	r3, r3, #3
 8012da2:	440b      	add	r3, r1
 8012da4:	3314      	adds	r3, #20
 8012da6:	781b      	ldrb	r3, [r3, #0]
 8012da8:	2b01      	cmp	r3, #1
 8012daa:	d806      	bhi.n	8012dba <etharp_output_to_arp_index+0x32>
 8012dac:	4b40      	ldr	r3, [pc, #256]	@ (8012eb0 <etharp_output_to_arp_index+0x128>)
 8012dae:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8012db2:	4940      	ldr	r1, [pc, #256]	@ (8012eb4 <etharp_output_to_arp_index+0x12c>)
 8012db4:	4840      	ldr	r0, [pc, #256]	@ (8012eb8 <etharp_output_to_arp_index+0x130>)
 8012db6:	f002 f91d 	bl	8014ff4 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8012dba:	79fa      	ldrb	r2, [r7, #7]
 8012dbc:	493b      	ldr	r1, [pc, #236]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012dbe:	4613      	mov	r3, r2
 8012dc0:	005b      	lsls	r3, r3, #1
 8012dc2:	4413      	add	r3, r2
 8012dc4:	00db      	lsls	r3, r3, #3
 8012dc6:	440b      	add	r3, r1
 8012dc8:	3314      	adds	r3, #20
 8012dca:	781b      	ldrb	r3, [r3, #0]
 8012dcc:	2b02      	cmp	r3, #2
 8012dce:	d153      	bne.n	8012e78 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8012dd0:	79fa      	ldrb	r2, [r7, #7]
 8012dd2:	4936      	ldr	r1, [pc, #216]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012dd4:	4613      	mov	r3, r2
 8012dd6:	005b      	lsls	r3, r3, #1
 8012dd8:	4413      	add	r3, r2
 8012dda:	00db      	lsls	r3, r3, #3
 8012ddc:	440b      	add	r3, r1
 8012dde:	3312      	adds	r3, #18
 8012de0:	881b      	ldrh	r3, [r3, #0]
 8012de2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8012de6:	d919      	bls.n	8012e1c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8012de8:	79fa      	ldrb	r2, [r7, #7]
 8012dea:	4613      	mov	r3, r2
 8012dec:	005b      	lsls	r3, r3, #1
 8012dee:	4413      	add	r3, r2
 8012df0:	00db      	lsls	r3, r3, #3
 8012df2:	4a2e      	ldr	r2, [pc, #184]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012df4:	4413      	add	r3, r2
 8012df6:	3304      	adds	r3, #4
 8012df8:	4619      	mov	r1, r3
 8012dfa:	68f8      	ldr	r0, [r7, #12]
 8012dfc:	f000 fb4e 	bl	801349c <etharp_request>
 8012e00:	4603      	mov	r3, r0
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d138      	bne.n	8012e78 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012e06:	79fa      	ldrb	r2, [r7, #7]
 8012e08:	4928      	ldr	r1, [pc, #160]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012e0a:	4613      	mov	r3, r2
 8012e0c:	005b      	lsls	r3, r3, #1
 8012e0e:	4413      	add	r3, r2
 8012e10:	00db      	lsls	r3, r3, #3
 8012e12:	440b      	add	r3, r1
 8012e14:	3314      	adds	r3, #20
 8012e16:	2203      	movs	r2, #3
 8012e18:	701a      	strb	r2, [r3, #0]
 8012e1a:	e02d      	b.n	8012e78 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8012e1c:	79fa      	ldrb	r2, [r7, #7]
 8012e1e:	4923      	ldr	r1, [pc, #140]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012e20:	4613      	mov	r3, r2
 8012e22:	005b      	lsls	r3, r3, #1
 8012e24:	4413      	add	r3, r2
 8012e26:	00db      	lsls	r3, r3, #3
 8012e28:	440b      	add	r3, r1
 8012e2a:	3312      	adds	r3, #18
 8012e2c:	881b      	ldrh	r3, [r3, #0]
 8012e2e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8012e32:	d321      	bcc.n	8012e78 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8012e34:	79fa      	ldrb	r2, [r7, #7]
 8012e36:	4613      	mov	r3, r2
 8012e38:	005b      	lsls	r3, r3, #1
 8012e3a:	4413      	add	r3, r2
 8012e3c:	00db      	lsls	r3, r3, #3
 8012e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012e40:	4413      	add	r3, r2
 8012e42:	1d19      	adds	r1, r3, #4
 8012e44:	79fa      	ldrb	r2, [r7, #7]
 8012e46:	4613      	mov	r3, r2
 8012e48:	005b      	lsls	r3, r3, #1
 8012e4a:	4413      	add	r3, r2
 8012e4c:	00db      	lsls	r3, r3, #3
 8012e4e:	3308      	adds	r3, #8
 8012e50:	4a16      	ldr	r2, [pc, #88]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012e52:	4413      	add	r3, r2
 8012e54:	3304      	adds	r3, #4
 8012e56:	461a      	mov	r2, r3
 8012e58:	68f8      	ldr	r0, [r7, #12]
 8012e5a:	f000 fafd 	bl	8013458 <etharp_request_dst>
 8012e5e:	4603      	mov	r3, r0
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d109      	bne.n	8012e78 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012e64:	79fa      	ldrb	r2, [r7, #7]
 8012e66:	4911      	ldr	r1, [pc, #68]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012e68:	4613      	mov	r3, r2
 8012e6a:	005b      	lsls	r3, r3, #1
 8012e6c:	4413      	add	r3, r2
 8012e6e:	00db      	lsls	r3, r3, #3
 8012e70:	440b      	add	r3, r1
 8012e72:	3314      	adds	r3, #20
 8012e74:	2203      	movs	r2, #3
 8012e76:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8012e7e:	79fa      	ldrb	r2, [r7, #7]
 8012e80:	4613      	mov	r3, r2
 8012e82:	005b      	lsls	r3, r3, #1
 8012e84:	4413      	add	r3, r2
 8012e86:	00db      	lsls	r3, r3, #3
 8012e88:	3308      	adds	r3, #8
 8012e8a:	4a08      	ldr	r2, [pc, #32]	@ (8012eac <etharp_output_to_arp_index+0x124>)
 8012e8c:	4413      	add	r3, r2
 8012e8e:	3304      	adds	r3, #4
 8012e90:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012e94:	9200      	str	r2, [sp, #0]
 8012e96:	460a      	mov	r2, r1
 8012e98:	68b9      	ldr	r1, [r7, #8]
 8012e9a:	68f8      	ldr	r0, [r7, #12]
 8012e9c:	f001 fe6e 	bl	8014b7c <ethernet_output>
 8012ea0:	4603      	mov	r3, r0
}
 8012ea2:	4618      	mov	r0, r3
 8012ea4:	3710      	adds	r7, #16
 8012ea6:	46bd      	mov	sp, r7
 8012ea8:	bd80      	pop	{r7, pc}
 8012eaa:	bf00      	nop
 8012eac:	24007da0 	.word	0x24007da0
 8012eb0:	080182b4 	.word	0x080182b4
 8012eb4:	08018424 	.word	0x08018424
 8012eb8:	0801832c 	.word	0x0801832c

08012ebc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8012ebc:	b580      	push	{r7, lr}
 8012ebe:	b08a      	sub	sp, #40	@ 0x28
 8012ec0:	af02      	add	r7, sp, #8
 8012ec2:	60f8      	str	r0, [r7, #12]
 8012ec4:	60b9      	str	r1, [r7, #8]
 8012ec6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
 8012ecc:	f7f3 ff98 	bl	8006e00 <sys_check_core_locking>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d106      	bne.n	8012ee4 <etharp_output+0x28>
 8012ed6:	4b73      	ldr	r3, [pc, #460]	@ (80130a4 <etharp_output+0x1e8>)
 8012ed8:	f240 321e 	movw	r2, #798	@ 0x31e
 8012edc:	4972      	ldr	r1, [pc, #456]	@ (80130a8 <etharp_output+0x1ec>)
 8012ede:	4873      	ldr	r0, [pc, #460]	@ (80130ac <etharp_output+0x1f0>)
 8012ee0:	f002 f888 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8012ee4:	68bb      	ldr	r3, [r7, #8]
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d106      	bne.n	8012ef8 <etharp_output+0x3c>
 8012eea:	4b6e      	ldr	r3, [pc, #440]	@ (80130a4 <etharp_output+0x1e8>)
 8012eec:	f240 321f 	movw	r2, #799	@ 0x31f
 8012ef0:	496f      	ldr	r1, [pc, #444]	@ (80130b0 <etharp_output+0x1f4>)
 8012ef2:	486e      	ldr	r0, [pc, #440]	@ (80130ac <etharp_output+0x1f0>)
 8012ef4:	f002 f87e 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d106      	bne.n	8012f0c <etharp_output+0x50>
 8012efe:	4b69      	ldr	r3, [pc, #420]	@ (80130a4 <etharp_output+0x1e8>)
 8012f00:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8012f04:	496b      	ldr	r1, [pc, #428]	@ (80130b4 <etharp_output+0x1f8>)
 8012f06:	4869      	ldr	r0, [pc, #420]	@ (80130ac <etharp_output+0x1f0>)
 8012f08:	f002 f874 	bl	8014ff4 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	68f9      	ldr	r1, [r7, #12]
 8012f12:	4618      	mov	r0, r3
 8012f14:	f000 ff22 	bl	8013d5c <ip4_addr_isbroadcast_u32>
 8012f18:	4603      	mov	r3, r0
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d002      	beq.n	8012f24 <etharp_output+0x68>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8012f1e:	4b66      	ldr	r3, [pc, #408]	@ (80130b8 <etharp_output+0x1fc>)
 8012f20:	61fb      	str	r3, [r7, #28]
 8012f22:	e0af      	b.n	8013084 <etharp_output+0x1c8>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012f2c:	2be0      	cmp	r3, #224	@ 0xe0
 8012f2e:	d118      	bne.n	8012f62 <etharp_output+0xa6>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8012f30:	2301      	movs	r3, #1
 8012f32:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8012f34:	2300      	movs	r3, #0
 8012f36:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8012f38:	235e      	movs	r3, #94	@ 0x5e
 8012f3a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	3301      	adds	r3, #1
 8012f40:	781b      	ldrb	r3, [r3, #0]
 8012f42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012f46:	b2db      	uxtb	r3, r3
 8012f48:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	3302      	adds	r3, #2
 8012f4e:	781b      	ldrb	r3, [r3, #0]
 8012f50:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	3303      	adds	r3, #3
 8012f56:	781b      	ldrb	r3, [r3, #0]
 8012f58:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8012f5a:	f107 0310 	add.w	r3, r7, #16
 8012f5e:	61fb      	str	r3, [r7, #28]
 8012f60:	e090      	b.n	8013084 <etharp_output+0x1c8>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	681a      	ldr	r2, [r3, #0]
 8012f66:	68fb      	ldr	r3, [r7, #12]
 8012f68:	3304      	adds	r3, #4
 8012f6a:	681b      	ldr	r3, [r3, #0]
 8012f6c:	405a      	eors	r2, r3
 8012f6e:	68fb      	ldr	r3, [r7, #12]
 8012f70:	3308      	adds	r3, #8
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	4013      	ands	r3, r2
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	d012      	beq.n	8012fa0 <etharp_output+0xe4>
        !ip4_addr_islinklocal(ipaddr)) {
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	681b      	ldr	r3, [r3, #0]
 8012f7e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8012f80:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8012f84:	4293      	cmp	r3, r2
 8012f86:	d00b      	beq.n	8012fa0 <etharp_output+0xe4>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8012f88:	68fb      	ldr	r3, [r7, #12]
 8012f8a:	330c      	adds	r3, #12
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d003      	beq.n	8012f9a <etharp_output+0xde>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	330c      	adds	r3, #12
 8012f96:	61bb      	str	r3, [r7, #24]
 8012f98:	e002      	b.n	8012fa0 <etharp_output+0xe4>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8012f9a:	f06f 0303 	mvn.w	r3, #3
 8012f9e:	e07d      	b.n	801309c <etharp_output+0x1e0>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012fa0:	4b46      	ldr	r3, [pc, #280]	@ (80130bc <etharp_output+0x200>)
 8012fa2:	781b      	ldrb	r3, [r3, #0]
 8012fa4:	4619      	mov	r1, r3
 8012fa6:	4a46      	ldr	r2, [pc, #280]	@ (80130c0 <etharp_output+0x204>)
 8012fa8:	460b      	mov	r3, r1
 8012faa:	005b      	lsls	r3, r3, #1
 8012fac:	440b      	add	r3, r1
 8012fae:	00db      	lsls	r3, r3, #3
 8012fb0:	4413      	add	r3, r2
 8012fb2:	3314      	adds	r3, #20
 8012fb4:	781b      	ldrb	r3, [r3, #0]
 8012fb6:	2b01      	cmp	r3, #1
 8012fb8:	d925      	bls.n	8013006 <etharp_output+0x14a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8012fba:	4b40      	ldr	r3, [pc, #256]	@ (80130bc <etharp_output+0x200>)
 8012fbc:	781b      	ldrb	r3, [r3, #0]
 8012fbe:	4619      	mov	r1, r3
 8012fc0:	4a3f      	ldr	r2, [pc, #252]	@ (80130c0 <etharp_output+0x204>)
 8012fc2:	460b      	mov	r3, r1
 8012fc4:	005b      	lsls	r3, r3, #1
 8012fc6:	440b      	add	r3, r1
 8012fc8:	00db      	lsls	r3, r3, #3
 8012fca:	4413      	add	r3, r2
 8012fcc:	3308      	adds	r3, #8
 8012fce:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012fd0:	68fa      	ldr	r2, [r7, #12]
 8012fd2:	429a      	cmp	r2, r3
 8012fd4:	d117      	bne.n	8013006 <etharp_output+0x14a>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8012fd6:	69bb      	ldr	r3, [r7, #24]
 8012fd8:	681a      	ldr	r2, [r3, #0]
 8012fda:	4b38      	ldr	r3, [pc, #224]	@ (80130bc <etharp_output+0x200>)
 8012fdc:	781b      	ldrb	r3, [r3, #0]
 8012fde:	4618      	mov	r0, r3
 8012fe0:	4937      	ldr	r1, [pc, #220]	@ (80130c0 <etharp_output+0x204>)
 8012fe2:	4603      	mov	r3, r0
 8012fe4:	005b      	lsls	r3, r3, #1
 8012fe6:	4403      	add	r3, r0
 8012fe8:	00db      	lsls	r3, r3, #3
 8012fea:	440b      	add	r3, r1
 8012fec:	3304      	adds	r3, #4
 8012fee:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8012ff0:	429a      	cmp	r2, r3
 8012ff2:	d108      	bne.n	8013006 <etharp_output+0x14a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8012ff4:	4b31      	ldr	r3, [pc, #196]	@ (80130bc <etharp_output+0x200>)
 8012ff6:	781b      	ldrb	r3, [r3, #0]
 8012ff8:	461a      	mov	r2, r3
 8012ffa:	68b9      	ldr	r1, [r7, #8]
 8012ffc:	68f8      	ldr	r0, [r7, #12]
 8012ffe:	f7ff fec3 	bl	8012d88 <etharp_output_to_arp_index>
 8013002:	4603      	mov	r3, r0
 8013004:	e04a      	b.n	801309c <etharp_output+0x1e0>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8013006:	2300      	movs	r3, #0
 8013008:	75fb      	strb	r3, [r7, #23]
 801300a:	e031      	b.n	8013070 <etharp_output+0x1b4>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801300c:	7dfa      	ldrb	r2, [r7, #23]
 801300e:	492c      	ldr	r1, [pc, #176]	@ (80130c0 <etharp_output+0x204>)
 8013010:	4613      	mov	r3, r2
 8013012:	005b      	lsls	r3, r3, #1
 8013014:	4413      	add	r3, r2
 8013016:	00db      	lsls	r3, r3, #3
 8013018:	440b      	add	r3, r1
 801301a:	3314      	adds	r3, #20
 801301c:	781b      	ldrb	r3, [r3, #0]
 801301e:	2b01      	cmp	r3, #1
 8013020:	d923      	bls.n	801306a <etharp_output+0x1ae>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8013022:	7dfa      	ldrb	r2, [r7, #23]
 8013024:	4926      	ldr	r1, [pc, #152]	@ (80130c0 <etharp_output+0x204>)
 8013026:	4613      	mov	r3, r2
 8013028:	005b      	lsls	r3, r3, #1
 801302a:	4413      	add	r3, r2
 801302c:	00db      	lsls	r3, r3, #3
 801302e:	440b      	add	r3, r1
 8013030:	3308      	adds	r3, #8
 8013032:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013034:	68fa      	ldr	r2, [r7, #12]
 8013036:	429a      	cmp	r2, r3
 8013038:	d117      	bne.n	801306a <etharp_output+0x1ae>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801303a:	69bb      	ldr	r3, [r7, #24]
 801303c:	6819      	ldr	r1, [r3, #0]
 801303e:	7dfa      	ldrb	r2, [r7, #23]
 8013040:	481f      	ldr	r0, [pc, #124]	@ (80130c0 <etharp_output+0x204>)
 8013042:	4613      	mov	r3, r2
 8013044:	005b      	lsls	r3, r3, #1
 8013046:	4413      	add	r3, r2
 8013048:	00db      	lsls	r3, r3, #3
 801304a:	4403      	add	r3, r0
 801304c:	3304      	adds	r3, #4
 801304e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8013050:	4299      	cmp	r1, r3
 8013052:	d10a      	bne.n	801306a <etharp_output+0x1ae>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8013054:	4a19      	ldr	r2, [pc, #100]	@ (80130bc <etharp_output+0x200>)
 8013056:	7dfb      	ldrb	r3, [r7, #23]
 8013058:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801305a:	7dfb      	ldrb	r3, [r7, #23]
 801305c:	461a      	mov	r2, r3
 801305e:	68b9      	ldr	r1, [r7, #8]
 8013060:	68f8      	ldr	r0, [r7, #12]
 8013062:	f7ff fe91 	bl	8012d88 <etharp_output_to_arp_index>
 8013066:	4603      	mov	r3, r0
 8013068:	e018      	b.n	801309c <etharp_output+0x1e0>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801306a:	7dfb      	ldrb	r3, [r7, #23]
 801306c:	3301      	adds	r3, #1
 801306e:	75fb      	strb	r3, [r7, #23]
 8013070:	7dfb      	ldrb	r3, [r7, #23]
 8013072:	2b09      	cmp	r3, #9
 8013074:	d9ca      	bls.n	801300c <etharp_output+0x150>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8013076:	68ba      	ldr	r2, [r7, #8]
 8013078:	69b9      	ldr	r1, [r7, #24]
 801307a:	68f8      	ldr	r0, [r7, #12]
 801307c:	f000 f822 	bl	80130c4 <etharp_query>
 8013080:	4603      	mov	r3, r0
 8013082:	e00b      	b.n	801309c <etharp_output+0x1e0>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8013084:	68fb      	ldr	r3, [r7, #12]
 8013086:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801308a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801308e:	9300      	str	r3, [sp, #0]
 8013090:	69fb      	ldr	r3, [r7, #28]
 8013092:	68b9      	ldr	r1, [r7, #8]
 8013094:	68f8      	ldr	r0, [r7, #12]
 8013096:	f001 fd71 	bl	8014b7c <ethernet_output>
 801309a:	4603      	mov	r3, r0
}
 801309c:	4618      	mov	r0, r3
 801309e:	3720      	adds	r7, #32
 80130a0:	46bd      	mov	sp, r7
 80130a2:	bd80      	pop	{r7, pc}
 80130a4:	080182b4 	.word	0x080182b4
 80130a8:	08018404 	.word	0x08018404
 80130ac:	0801832c 	.word	0x0801832c
 80130b0:	08018454 	.word	0x08018454
 80130b4:	080183f4 	.word	0x080183f4
 80130b8:	08018acc 	.word	0x08018acc
 80130bc:	24007e90 	.word	0x24007e90
 80130c0:	24007da0 	.word	0x24007da0

080130c4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b08c      	sub	sp, #48	@ 0x30
 80130c8:	af02      	add	r7, sp, #8
 80130ca:	60f8      	str	r0, [r7, #12]
 80130cc:	60b9      	str	r1, [r7, #8]
 80130ce:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	3326      	adds	r3, #38	@ 0x26
 80130d4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80130d6:	23ff      	movs	r3, #255	@ 0xff
 80130d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 80130dc:	2300      	movs	r3, #0
 80130de:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80130e0:	68bb      	ldr	r3, [r7, #8]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	68f9      	ldr	r1, [r7, #12]
 80130e6:	4618      	mov	r0, r3
 80130e8:	f000 fe38 	bl	8013d5c <ip4_addr_isbroadcast_u32>
 80130ec:	4603      	mov	r3, r0
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d10c      	bne.n	801310c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80130f2:	68bb      	ldr	r3, [r7, #8]
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80130fa:	2be0      	cmp	r3, #224	@ 0xe0
 80130fc:	d006      	beq.n	801310c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80130fe:	68bb      	ldr	r3, [r7, #8]
 8013100:	2b00      	cmp	r3, #0
 8013102:	d003      	beq.n	801310c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8013104:	68bb      	ldr	r3, [r7, #8]
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	2b00      	cmp	r3, #0
 801310a:	d102      	bne.n	8013112 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801310c:	f06f 030f 	mvn.w	r3, #15
 8013110:	e101      	b.n	8013316 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8013112:	68fa      	ldr	r2, [r7, #12]
 8013114:	2101      	movs	r1, #1
 8013116:	68b8      	ldr	r0, [r7, #8]
 8013118:	f7ff fb5c 	bl	80127d4 <etharp_find_entry>
 801311c:	4603      	mov	r3, r0
 801311e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8013120:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013124:	2b00      	cmp	r3, #0
 8013126:	da02      	bge.n	801312e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8013128:	8a7b      	ldrh	r3, [r7, #18]
 801312a:	b25b      	sxtb	r3, r3
 801312c:	e0f3      	b.n	8013316 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801312e:	8a7b      	ldrh	r3, [r7, #18]
 8013130:	2b7e      	cmp	r3, #126	@ 0x7e
 8013132:	d906      	bls.n	8013142 <etharp_query+0x7e>
 8013134:	4b7a      	ldr	r3, [pc, #488]	@ (8013320 <etharp_query+0x25c>)
 8013136:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801313a:	497a      	ldr	r1, [pc, #488]	@ (8013324 <etharp_query+0x260>)
 801313c:	487a      	ldr	r0, [pc, #488]	@ (8013328 <etharp_query+0x264>)
 801313e:	f001 ff59 	bl	8014ff4 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8013142:	8a7b      	ldrh	r3, [r7, #18]
 8013144:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8013146:	7c7a      	ldrb	r2, [r7, #17]
 8013148:	4978      	ldr	r1, [pc, #480]	@ (801332c <etharp_query+0x268>)
 801314a:	4613      	mov	r3, r2
 801314c:	005b      	lsls	r3, r3, #1
 801314e:	4413      	add	r3, r2
 8013150:	00db      	lsls	r3, r3, #3
 8013152:	440b      	add	r3, r1
 8013154:	3314      	adds	r3, #20
 8013156:	781b      	ldrb	r3, [r3, #0]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d115      	bne.n	8013188 <etharp_query+0xc4>
    is_new_entry = 1;
 801315c:	2301      	movs	r3, #1
 801315e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8013160:	7c7a      	ldrb	r2, [r7, #17]
 8013162:	4972      	ldr	r1, [pc, #456]	@ (801332c <etharp_query+0x268>)
 8013164:	4613      	mov	r3, r2
 8013166:	005b      	lsls	r3, r3, #1
 8013168:	4413      	add	r3, r2
 801316a:	00db      	lsls	r3, r3, #3
 801316c:	440b      	add	r3, r1
 801316e:	3314      	adds	r3, #20
 8013170:	2201      	movs	r2, #1
 8013172:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8013174:	7c7a      	ldrb	r2, [r7, #17]
 8013176:	496d      	ldr	r1, [pc, #436]	@ (801332c <etharp_query+0x268>)
 8013178:	4613      	mov	r3, r2
 801317a:	005b      	lsls	r3, r3, #1
 801317c:	4413      	add	r3, r2
 801317e:	00db      	lsls	r3, r3, #3
 8013180:	440b      	add	r3, r1
 8013182:	3308      	adds	r3, #8
 8013184:	68fa      	ldr	r2, [r7, #12]
 8013186:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8013188:	7c7a      	ldrb	r2, [r7, #17]
 801318a:	4968      	ldr	r1, [pc, #416]	@ (801332c <etharp_query+0x268>)
 801318c:	4613      	mov	r3, r2
 801318e:	005b      	lsls	r3, r3, #1
 8013190:	4413      	add	r3, r2
 8013192:	00db      	lsls	r3, r3, #3
 8013194:	440b      	add	r3, r1
 8013196:	3314      	adds	r3, #20
 8013198:	781b      	ldrb	r3, [r3, #0]
 801319a:	2b01      	cmp	r3, #1
 801319c:	d011      	beq.n	80131c2 <etharp_query+0xfe>
 801319e:	7c7a      	ldrb	r2, [r7, #17]
 80131a0:	4962      	ldr	r1, [pc, #392]	@ (801332c <etharp_query+0x268>)
 80131a2:	4613      	mov	r3, r2
 80131a4:	005b      	lsls	r3, r3, #1
 80131a6:	4413      	add	r3, r2
 80131a8:	00db      	lsls	r3, r3, #3
 80131aa:	440b      	add	r3, r1
 80131ac:	3314      	adds	r3, #20
 80131ae:	781b      	ldrb	r3, [r3, #0]
 80131b0:	2b01      	cmp	r3, #1
 80131b2:	d806      	bhi.n	80131c2 <etharp_query+0xfe>
 80131b4:	4b5a      	ldr	r3, [pc, #360]	@ (8013320 <etharp_query+0x25c>)
 80131b6:	f240 32cd 	movw	r2, #973	@ 0x3cd
 80131ba:	495d      	ldr	r1, [pc, #372]	@ (8013330 <etharp_query+0x26c>)
 80131bc:	485a      	ldr	r0, [pc, #360]	@ (8013328 <etharp_query+0x264>)
 80131be:	f001 ff19 	bl	8014ff4 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80131c2:	6a3b      	ldr	r3, [r7, #32]
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d102      	bne.n	80131ce <etharp_query+0x10a>
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d10c      	bne.n	80131e8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80131ce:	68b9      	ldr	r1, [r7, #8]
 80131d0:	68f8      	ldr	r0, [r7, #12]
 80131d2:	f000 f963 	bl	801349c <etharp_request>
 80131d6:	4603      	mov	r3, r0
 80131d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d102      	bne.n	80131e8 <etharp_query+0x124>
      return result;
 80131e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80131e6:	e096      	b.n	8013316 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d106      	bne.n	80131fc <etharp_query+0x138>
 80131ee:	4b4c      	ldr	r3, [pc, #304]	@ (8013320 <etharp_query+0x25c>)
 80131f0:	f240 32e1 	movw	r2, #993	@ 0x3e1
 80131f4:	494f      	ldr	r1, [pc, #316]	@ (8013334 <etharp_query+0x270>)
 80131f6:	484c      	ldr	r0, [pc, #304]	@ (8013328 <etharp_query+0x264>)
 80131f8:	f001 fefc 	bl	8014ff4 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80131fc:	7c7a      	ldrb	r2, [r7, #17]
 80131fe:	494b      	ldr	r1, [pc, #300]	@ (801332c <etharp_query+0x268>)
 8013200:	4613      	mov	r3, r2
 8013202:	005b      	lsls	r3, r3, #1
 8013204:	4413      	add	r3, r2
 8013206:	00db      	lsls	r3, r3, #3
 8013208:	440b      	add	r3, r1
 801320a:	3314      	adds	r3, #20
 801320c:	781b      	ldrb	r3, [r3, #0]
 801320e:	2b01      	cmp	r3, #1
 8013210:	d917      	bls.n	8013242 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8013212:	4a49      	ldr	r2, [pc, #292]	@ (8013338 <etharp_query+0x274>)
 8013214:	7c7b      	ldrb	r3, [r7, #17]
 8013216:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8013218:	7c7a      	ldrb	r2, [r7, #17]
 801321a:	4613      	mov	r3, r2
 801321c:	005b      	lsls	r3, r3, #1
 801321e:	4413      	add	r3, r2
 8013220:	00db      	lsls	r3, r3, #3
 8013222:	3308      	adds	r3, #8
 8013224:	4a41      	ldr	r2, [pc, #260]	@ (801332c <etharp_query+0x268>)
 8013226:	4413      	add	r3, r2
 8013228:	3304      	adds	r3, #4
 801322a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801322e:	9200      	str	r2, [sp, #0]
 8013230:	697a      	ldr	r2, [r7, #20]
 8013232:	6879      	ldr	r1, [r7, #4]
 8013234:	68f8      	ldr	r0, [r7, #12]
 8013236:	f001 fca1 	bl	8014b7c <ethernet_output>
 801323a:	4603      	mov	r3, r0
 801323c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013240:	e067      	b.n	8013312 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8013242:	7c7a      	ldrb	r2, [r7, #17]
 8013244:	4939      	ldr	r1, [pc, #228]	@ (801332c <etharp_query+0x268>)
 8013246:	4613      	mov	r3, r2
 8013248:	005b      	lsls	r3, r3, #1
 801324a:	4413      	add	r3, r2
 801324c:	00db      	lsls	r3, r3, #3
 801324e:	440b      	add	r3, r1
 8013250:	3314      	adds	r3, #20
 8013252:	781b      	ldrb	r3, [r3, #0]
 8013254:	2b01      	cmp	r3, #1
 8013256:	d15c      	bne.n	8013312 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8013258:	2300      	movs	r3, #0
 801325a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013260:	e01c      	b.n	801329c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8013262:	69fb      	ldr	r3, [r7, #28]
 8013264:	895a      	ldrh	r2, [r3, #10]
 8013266:	69fb      	ldr	r3, [r7, #28]
 8013268:	891b      	ldrh	r3, [r3, #8]
 801326a:	429a      	cmp	r2, r3
 801326c:	d10a      	bne.n	8013284 <etharp_query+0x1c0>
 801326e:	69fb      	ldr	r3, [r7, #28]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d006      	beq.n	8013284 <etharp_query+0x1c0>
 8013276:	4b2a      	ldr	r3, [pc, #168]	@ (8013320 <etharp_query+0x25c>)
 8013278:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801327c:	492f      	ldr	r1, [pc, #188]	@ (801333c <etharp_query+0x278>)
 801327e:	482a      	ldr	r0, [pc, #168]	@ (8013328 <etharp_query+0x264>)
 8013280:	f001 feb8 	bl	8014ff4 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8013284:	69fb      	ldr	r3, [r7, #28]
 8013286:	7b1b      	ldrb	r3, [r3, #12]
 8013288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801328c:	2b00      	cmp	r3, #0
 801328e:	d002      	beq.n	8013296 <etharp_query+0x1d2>
        copy_needed = 1;
 8013290:	2301      	movs	r3, #1
 8013292:	61bb      	str	r3, [r7, #24]
        break;
 8013294:	e005      	b.n	80132a2 <etharp_query+0x1de>
      }
      p = p->next;
 8013296:	69fb      	ldr	r3, [r7, #28]
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801329c:	69fb      	ldr	r3, [r7, #28]
 801329e:	2b00      	cmp	r3, #0
 80132a0:	d1df      	bne.n	8013262 <etharp_query+0x19e>
    }
    if (copy_needed) {
 80132a2:	69bb      	ldr	r3, [r7, #24]
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d007      	beq.n	80132b8 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80132a8:	687a      	ldr	r2, [r7, #4]
 80132aa:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80132ae:	200e      	movs	r0, #14
 80132b0:	f7f9 fce2 	bl	800cc78 <pbuf_clone>
 80132b4:	61f8      	str	r0, [r7, #28]
 80132b6:	e004      	b.n	80132c2 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80132bc:	69f8      	ldr	r0, [r7, #28]
 80132be:	f7f9 fb19 	bl	800c8f4 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80132c2:	69fb      	ldr	r3, [r7, #28]
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d021      	beq.n	801330c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80132c8:	7c7a      	ldrb	r2, [r7, #17]
 80132ca:	4918      	ldr	r1, [pc, #96]	@ (801332c <etharp_query+0x268>)
 80132cc:	4613      	mov	r3, r2
 80132ce:	005b      	lsls	r3, r3, #1
 80132d0:	4413      	add	r3, r2
 80132d2:	00db      	lsls	r3, r3, #3
 80132d4:	440b      	add	r3, r1
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d00a      	beq.n	80132f2 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80132dc:	7c7a      	ldrb	r2, [r7, #17]
 80132de:	4913      	ldr	r1, [pc, #76]	@ (801332c <etharp_query+0x268>)
 80132e0:	4613      	mov	r3, r2
 80132e2:	005b      	lsls	r3, r3, #1
 80132e4:	4413      	add	r3, r2
 80132e6:	00db      	lsls	r3, r3, #3
 80132e8:	440b      	add	r3, r1
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	4618      	mov	r0, r3
 80132ee:	f7f9 fa5b 	bl	800c7a8 <pbuf_free>
      }
      arp_table[i].q = p;
 80132f2:	7c7a      	ldrb	r2, [r7, #17]
 80132f4:	490d      	ldr	r1, [pc, #52]	@ (801332c <etharp_query+0x268>)
 80132f6:	4613      	mov	r3, r2
 80132f8:	005b      	lsls	r3, r3, #1
 80132fa:	4413      	add	r3, r2
 80132fc:	00db      	lsls	r3, r3, #3
 80132fe:	440b      	add	r3, r1
 8013300:	69fa      	ldr	r2, [r7, #28]
 8013302:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8013304:	2300      	movs	r3, #0
 8013306:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801330a:	e002      	b.n	8013312 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801330c:	23ff      	movs	r3, #255	@ 0xff
 801330e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 8013312:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8013316:	4618      	mov	r0, r3
 8013318:	3728      	adds	r7, #40	@ 0x28
 801331a:	46bd      	mov	sp, r7
 801331c:	bd80      	pop	{r7, pc}
 801331e:	bf00      	nop
 8013320:	080182b4 	.word	0x080182b4
 8013324:	08018460 	.word	0x08018460
 8013328:	0801832c 	.word	0x0801832c
 801332c:	24007da0 	.word	0x24007da0
 8013330:	08018470 	.word	0x08018470
 8013334:	08018454 	.word	0x08018454
 8013338:	24007e90 	.word	0x24007e90
 801333c:	08018498 	.word	0x08018498

08013340 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8013340:	b580      	push	{r7, lr}
 8013342:	b08a      	sub	sp, #40	@ 0x28
 8013344:	af02      	add	r7, sp, #8
 8013346:	60f8      	str	r0, [r7, #12]
 8013348:	60b9      	str	r1, [r7, #8]
 801334a:	607a      	str	r2, [r7, #4]
 801334c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801334e:	2300      	movs	r3, #0
 8013350:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	2b00      	cmp	r3, #0
 8013356:	d106      	bne.n	8013366 <etharp_raw+0x26>
 8013358:	4b3a      	ldr	r3, [pc, #232]	@ (8013444 <etharp_raw+0x104>)
 801335a:	f240 4257 	movw	r2, #1111	@ 0x457
 801335e:	493a      	ldr	r1, [pc, #232]	@ (8013448 <etharp_raw+0x108>)
 8013360:	483a      	ldr	r0, [pc, #232]	@ (801344c <etharp_raw+0x10c>)
 8013362:	f001 fe47 	bl	8014ff4 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8013366:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801336a:	211c      	movs	r1, #28
 801336c:	200e      	movs	r0, #14
 801336e:	f7f8 ff39 	bl	800c1e4 <pbuf_alloc>
 8013372:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8013374:	69bb      	ldr	r3, [r7, #24]
 8013376:	2b00      	cmp	r3, #0
 8013378:	d102      	bne.n	8013380 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801337a:	f04f 33ff 	mov.w	r3, #4294967295
 801337e:	e05d      	b.n	801343c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8013380:	69bb      	ldr	r3, [r7, #24]
 8013382:	895b      	ldrh	r3, [r3, #10]
 8013384:	2b1b      	cmp	r3, #27
 8013386:	d806      	bhi.n	8013396 <etharp_raw+0x56>
 8013388:	4b2e      	ldr	r3, [pc, #184]	@ (8013444 <etharp_raw+0x104>)
 801338a:	f240 4262 	movw	r2, #1122	@ 0x462
 801338e:	4930      	ldr	r1, [pc, #192]	@ (8013450 <etharp_raw+0x110>)
 8013390:	482e      	ldr	r0, [pc, #184]	@ (801344c <etharp_raw+0x10c>)
 8013392:	f001 fe2f 	bl	8014ff4 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8013396:	69bb      	ldr	r3, [r7, #24]
 8013398:	685b      	ldr	r3, [r3, #4]
 801339a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801339c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801339e:	4618      	mov	r0, r3
 80133a0:	f7f7 fd60 	bl	800ae64 <lwip_htons>
 80133a4:	4603      	mov	r3, r0
 80133a6:	461a      	mov	r2, r3
 80133a8:	697b      	ldr	r3, [r7, #20]
 80133aa:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80133ac:	68fb      	ldr	r3, [r7, #12]
 80133ae:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80133b2:	2b06      	cmp	r3, #6
 80133b4:	d006      	beq.n	80133c4 <etharp_raw+0x84>
 80133b6:	4b23      	ldr	r3, [pc, #140]	@ (8013444 <etharp_raw+0x104>)
 80133b8:	f240 4269 	movw	r2, #1129	@ 0x469
 80133bc:	4925      	ldr	r1, [pc, #148]	@ (8013454 <etharp_raw+0x114>)
 80133be:	4823      	ldr	r0, [pc, #140]	@ (801344c <etharp_raw+0x10c>)
 80133c0:	f001 fe18 	bl	8014ff4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80133c4:	697b      	ldr	r3, [r7, #20]
 80133c6:	3308      	adds	r3, #8
 80133c8:	2206      	movs	r2, #6
 80133ca:	6839      	ldr	r1, [r7, #0]
 80133cc:	4618      	mov	r0, r3
 80133ce:	f001 feec 	bl	80151aa <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80133d2:	697b      	ldr	r3, [r7, #20]
 80133d4:	3312      	adds	r3, #18
 80133d6:	2206      	movs	r2, #6
 80133d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80133da:	4618      	mov	r0, r3
 80133dc:	f001 fee5 	bl	80151aa <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80133e0:	697b      	ldr	r3, [r7, #20]
 80133e2:	330e      	adds	r3, #14
 80133e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133e6:	6812      	ldr	r2, [r2, #0]
 80133e8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80133ea:	697b      	ldr	r3, [r7, #20]
 80133ec:	3318      	adds	r3, #24
 80133ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80133f0:	6812      	ldr	r2, [r2, #0]
 80133f2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80133f4:	697b      	ldr	r3, [r7, #20]
 80133f6:	2200      	movs	r2, #0
 80133f8:	701a      	strb	r2, [r3, #0]
 80133fa:	2200      	movs	r2, #0
 80133fc:	f042 0201 	orr.w	r2, r2, #1
 8013400:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8013402:	697b      	ldr	r3, [r7, #20]
 8013404:	2200      	movs	r2, #0
 8013406:	f042 0208 	orr.w	r2, r2, #8
 801340a:	709a      	strb	r2, [r3, #2]
 801340c:	2200      	movs	r2, #0
 801340e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8013410:	697b      	ldr	r3, [r7, #20]
 8013412:	2206      	movs	r2, #6
 8013414:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8013416:	697b      	ldr	r3, [r7, #20]
 8013418:	2204      	movs	r2, #4
 801341a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801341c:	f640 0306 	movw	r3, #2054	@ 0x806
 8013420:	9300      	str	r3, [sp, #0]
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	68ba      	ldr	r2, [r7, #8]
 8013426:	69b9      	ldr	r1, [r7, #24]
 8013428:	68f8      	ldr	r0, [r7, #12]
 801342a:	f001 fba7 	bl	8014b7c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801342e:	69b8      	ldr	r0, [r7, #24]
 8013430:	f7f9 f9ba 	bl	800c7a8 <pbuf_free>
  p = NULL;
 8013434:	2300      	movs	r3, #0
 8013436:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8013438:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801343c:	4618      	mov	r0, r3
 801343e:	3720      	adds	r7, #32
 8013440:	46bd      	mov	sp, r7
 8013442:	bd80      	pop	{r7, pc}
 8013444:	080182b4 	.word	0x080182b4
 8013448:	08018404 	.word	0x08018404
 801344c:	0801832c 	.word	0x0801832c
 8013450:	080184b4 	.word	0x080184b4
 8013454:	080184e8 	.word	0x080184e8

08013458 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8013458:	b580      	push	{r7, lr}
 801345a:	b088      	sub	sp, #32
 801345c:	af04      	add	r7, sp, #16
 801345e:	60f8      	str	r0, [r7, #12]
 8013460:	60b9      	str	r1, [r7, #8]
 8013462:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801346a:	68fb      	ldr	r3, [r7, #12]
 801346c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013470:	68fb      	ldr	r3, [r7, #12]
 8013472:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013474:	2201      	movs	r2, #1
 8013476:	9203      	str	r2, [sp, #12]
 8013478:	68ba      	ldr	r2, [r7, #8]
 801347a:	9202      	str	r2, [sp, #8]
 801347c:	4a06      	ldr	r2, [pc, #24]	@ (8013498 <etharp_request_dst+0x40>)
 801347e:	9201      	str	r2, [sp, #4]
 8013480:	9300      	str	r3, [sp, #0]
 8013482:	4603      	mov	r3, r0
 8013484:	687a      	ldr	r2, [r7, #4]
 8013486:	68f8      	ldr	r0, [r7, #12]
 8013488:	f7ff ff5a 	bl	8013340 <etharp_raw>
 801348c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801348e:	4618      	mov	r0, r3
 8013490:	3710      	adds	r7, #16
 8013492:	46bd      	mov	sp, r7
 8013494:	bd80      	pop	{r7, pc}
 8013496:	bf00      	nop
 8013498:	08018ad4 	.word	0x08018ad4

0801349c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801349c:	b580      	push	{r7, lr}
 801349e:	b082      	sub	sp, #8
 80134a0:	af00      	add	r7, sp, #0
 80134a2:	6078      	str	r0, [r7, #4]
 80134a4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80134a6:	4a05      	ldr	r2, [pc, #20]	@ (80134bc <etharp_request+0x20>)
 80134a8:	6839      	ldr	r1, [r7, #0]
 80134aa:	6878      	ldr	r0, [r7, #4]
 80134ac:	f7ff ffd4 	bl	8013458 <etharp_request_dst>
 80134b0:	4603      	mov	r3, r0
}
 80134b2:	4618      	mov	r0, r3
 80134b4:	3708      	adds	r7, #8
 80134b6:	46bd      	mov	sp, r7
 80134b8:	bd80      	pop	{r7, pc}
 80134ba:	bf00      	nop
 80134bc:	08018acc 	.word	0x08018acc

080134c0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80134c0:	b580      	push	{r7, lr}
 80134c2:	b08e      	sub	sp, #56	@ 0x38
 80134c4:	af04      	add	r7, sp, #16
 80134c6:	6078      	str	r0, [r7, #4]
 80134c8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80134ca:	4b87      	ldr	r3, [pc, #540]	@ (80136e8 <icmp_input+0x228>)
 80134cc:	689b      	ldr	r3, [r3, #8]
 80134ce:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80134d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134d2:	781b      	ldrb	r3, [r3, #0]
 80134d4:	f003 030f 	and.w	r3, r3, #15
 80134d8:	b2db      	uxtb	r3, r3
 80134da:	009b      	lsls	r3, r3, #2
 80134dc:	b2db      	uxtb	r3, r3
 80134de:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 80134e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80134e2:	2b13      	cmp	r3, #19
 80134e4:	f240 80e8 	bls.w	80136b8 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	895b      	ldrh	r3, [r3, #10]
 80134ec:	2b03      	cmp	r3, #3
 80134ee:	f240 80e5 	bls.w	80136bc <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	685b      	ldr	r3, [r3, #4]
 80134f6:	781b      	ldrb	r3, [r3, #0]
 80134f8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80134fc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013500:	2b00      	cmp	r3, #0
 8013502:	f000 80d2 	beq.w	80136aa <icmp_input+0x1ea>
 8013506:	2b08      	cmp	r3, #8
 8013508:	f040 80d2 	bne.w	80136b0 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801350c:	4b77      	ldr	r3, [pc, #476]	@ (80136ec <icmp_input+0x22c>)
 801350e:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013510:	4b75      	ldr	r3, [pc, #468]	@ (80136e8 <icmp_input+0x228>)
 8013512:	695b      	ldr	r3, [r3, #20]
 8013514:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013518:	2be0      	cmp	r3, #224	@ 0xe0
 801351a:	f000 80d6 	beq.w	80136ca <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801351e:	4b72      	ldr	r3, [pc, #456]	@ (80136e8 <icmp_input+0x228>)
 8013520:	695b      	ldr	r3, [r3, #20]
 8013522:	4a71      	ldr	r2, [pc, #452]	@ (80136e8 <icmp_input+0x228>)
 8013524:	6812      	ldr	r2, [r2, #0]
 8013526:	4611      	mov	r1, r2
 8013528:	4618      	mov	r0, r3
 801352a:	f000 fc17 	bl	8013d5c <ip4_addr_isbroadcast_u32>
 801352e:	4603      	mov	r3, r0
 8013530:	2b00      	cmp	r3, #0
 8013532:	f040 80cc 	bne.w	80136ce <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	891b      	ldrh	r3, [r3, #8]
 801353a:	2b07      	cmp	r3, #7
 801353c:	f240 80c0 	bls.w	80136c0 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8013540:	6878      	ldr	r0, [r7, #4]
 8013542:	f7f7 fd2d 	bl	800afa0 <inet_chksum_pbuf>
 8013546:	4603      	mov	r3, r0
 8013548:	2b00      	cmp	r3, #0
 801354a:	d003      	beq.n	8013554 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 801354c:	6878      	ldr	r0, [r7, #4]
 801354e:	f7f9 f92b 	bl	800c7a8 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8013552:	e0c5      	b.n	80136e0 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013554:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013556:	330e      	adds	r3, #14
 8013558:	4619      	mov	r1, r3
 801355a:	6878      	ldr	r0, [r7, #4]
 801355c:	f7f9 f88e 	bl	800c67c <pbuf_add_header>
 8013560:	4603      	mov	r3, r0
 8013562:	2b00      	cmp	r3, #0
 8013564:	d04b      	beq.n	80135fe <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	891a      	ldrh	r2, [r3, #8]
 801356a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801356c:	4413      	add	r3, r2
 801356e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	891b      	ldrh	r3, [r3, #8]
 8013574:	8b7a      	ldrh	r2, [r7, #26]
 8013576:	429a      	cmp	r2, r3
 8013578:	f0c0 80ab 	bcc.w	80136d2 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801357c:	8b7b      	ldrh	r3, [r7, #26]
 801357e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013582:	4619      	mov	r1, r3
 8013584:	200e      	movs	r0, #14
 8013586:	f7f8 fe2d 	bl	800c1e4 <pbuf_alloc>
 801358a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801358c:	697b      	ldr	r3, [r7, #20]
 801358e:	2b00      	cmp	r3, #0
 8013590:	f000 80a1 	beq.w	80136d6 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8013594:	697b      	ldr	r3, [r7, #20]
 8013596:	895b      	ldrh	r3, [r3, #10]
 8013598:	461a      	mov	r2, r3
 801359a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801359c:	3308      	adds	r3, #8
 801359e:	429a      	cmp	r2, r3
 80135a0:	d203      	bcs.n	80135aa <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80135a2:	6978      	ldr	r0, [r7, #20]
 80135a4:	f7f9 f900 	bl	800c7a8 <pbuf_free>
          goto icmperr;
 80135a8:	e096      	b.n	80136d8 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80135aa:	697b      	ldr	r3, [r7, #20]
 80135ac:	685b      	ldr	r3, [r3, #4]
 80135ae:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80135b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80135b2:	4618      	mov	r0, r3
 80135b4:	f001 fdf9 	bl	80151aa <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80135b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80135ba:	4619      	mov	r1, r3
 80135bc:	6978      	ldr	r0, [r7, #20]
 80135be:	f7f9 f86d 	bl	800c69c <pbuf_remove_header>
 80135c2:	4603      	mov	r3, r0
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d009      	beq.n	80135dc <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80135c8:	4b49      	ldr	r3, [pc, #292]	@ (80136f0 <icmp_input+0x230>)
 80135ca:	22b6      	movs	r2, #182	@ 0xb6
 80135cc:	4949      	ldr	r1, [pc, #292]	@ (80136f4 <icmp_input+0x234>)
 80135ce:	484a      	ldr	r0, [pc, #296]	@ (80136f8 <icmp_input+0x238>)
 80135d0:	f001 fd10 	bl	8014ff4 <iprintf>
          pbuf_free(r);
 80135d4:	6978      	ldr	r0, [r7, #20]
 80135d6:	f7f9 f8e7 	bl	800c7a8 <pbuf_free>
          goto icmperr;
 80135da:	e07d      	b.n	80136d8 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80135dc:	6879      	ldr	r1, [r7, #4]
 80135de:	6978      	ldr	r0, [r7, #20]
 80135e0:	f7f9 fa06 	bl	800c9f0 <pbuf_copy>
 80135e4:	4603      	mov	r3, r0
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d003      	beq.n	80135f2 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80135ea:	6978      	ldr	r0, [r7, #20]
 80135ec:	f7f9 f8dc 	bl	800c7a8 <pbuf_free>
          goto icmperr;
 80135f0:	e072      	b.n	80136d8 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 80135f2:	6878      	ldr	r0, [r7, #4]
 80135f4:	f7f9 f8d8 	bl	800c7a8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80135f8:	697b      	ldr	r3, [r7, #20]
 80135fa:	607b      	str	r3, [r7, #4]
 80135fc:	e00f      	b.n	801361e <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80135fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013600:	330e      	adds	r3, #14
 8013602:	4619      	mov	r1, r3
 8013604:	6878      	ldr	r0, [r7, #4]
 8013606:	f7f9 f849 	bl	800c69c <pbuf_remove_header>
 801360a:	4603      	mov	r3, r0
 801360c:	2b00      	cmp	r3, #0
 801360e:	d006      	beq.n	801361e <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8013610:	4b37      	ldr	r3, [pc, #220]	@ (80136f0 <icmp_input+0x230>)
 8013612:	22c7      	movs	r2, #199	@ 0xc7
 8013614:	4939      	ldr	r1, [pc, #228]	@ (80136fc <icmp_input+0x23c>)
 8013616:	4838      	ldr	r0, [pc, #224]	@ (80136f8 <icmp_input+0x238>)
 8013618:	f001 fcec 	bl	8014ff4 <iprintf>
          goto icmperr;
 801361c:	e05c      	b.n	80136d8 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	685b      	ldr	r3, [r3, #4]
 8013622:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8013624:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013626:	4619      	mov	r1, r3
 8013628:	6878      	ldr	r0, [r7, #4]
 801362a:	f7f9 f827 	bl	800c67c <pbuf_add_header>
 801362e:	4603      	mov	r3, r0
 8013630:	2b00      	cmp	r3, #0
 8013632:	d13c      	bne.n	80136ae <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	685b      	ldr	r3, [r3, #4]
 8013638:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801363a:	69fb      	ldr	r3, [r7, #28]
 801363c:	681a      	ldr	r2, [r3, #0]
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8013642:	4b29      	ldr	r3, [pc, #164]	@ (80136e8 <icmp_input+0x228>)
 8013644:	691a      	ldr	r2, [r3, #16]
 8013646:	68fb      	ldr	r3, [r7, #12]
 8013648:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801364a:	693b      	ldr	r3, [r7, #16]
 801364c:	2200      	movs	r2, #0
 801364e:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8013650:	693b      	ldr	r3, [r7, #16]
 8013652:	885b      	ldrh	r3, [r3, #2]
 8013654:	b29b      	uxth	r3, r3
 8013656:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801365a:	4293      	cmp	r3, r2
 801365c:	d907      	bls.n	801366e <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 801365e:	693b      	ldr	r3, [r7, #16]
 8013660:	885b      	ldrh	r3, [r3, #2]
 8013662:	b29b      	uxth	r3, r3
 8013664:	3309      	adds	r3, #9
 8013666:	b29a      	uxth	r2, r3
 8013668:	693b      	ldr	r3, [r7, #16]
 801366a:	805a      	strh	r2, [r3, #2]
 801366c:	e006      	b.n	801367c <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 801366e:	693b      	ldr	r3, [r7, #16]
 8013670:	885b      	ldrh	r3, [r3, #2]
 8013672:	b29b      	uxth	r3, r3
 8013674:	3308      	adds	r3, #8
 8013676:	b29a      	uxth	r2, r3
 8013678:	693b      	ldr	r3, [r7, #16]
 801367a:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801367c:	68fb      	ldr	r3, [r7, #12]
 801367e:	22ff      	movs	r2, #255	@ 0xff
 8013680:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8013682:	68fb      	ldr	r3, [r7, #12]
 8013684:	2200      	movs	r2, #0
 8013686:	729a      	strb	r2, [r3, #10]
 8013688:	2200      	movs	r2, #0
 801368a:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801368c:	683b      	ldr	r3, [r7, #0]
 801368e:	9302      	str	r3, [sp, #8]
 8013690:	2301      	movs	r3, #1
 8013692:	9301      	str	r3, [sp, #4]
 8013694:	2300      	movs	r3, #0
 8013696:	9300      	str	r3, [sp, #0]
 8013698:	23ff      	movs	r3, #255	@ 0xff
 801369a:	2200      	movs	r2, #0
 801369c:	69f9      	ldr	r1, [r7, #28]
 801369e:	6878      	ldr	r0, [r7, #4]
 80136a0:	f000 fa82 	bl	8013ba8 <ip4_output_if>
 80136a4:	4603      	mov	r3, r0
 80136a6:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80136a8:	e001      	b.n	80136ae <icmp_input+0x1ee>
      break;
 80136aa:	bf00      	nop
 80136ac:	e000      	b.n	80136b0 <icmp_input+0x1f0>
      break;
 80136ae:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80136b0:	6878      	ldr	r0, [r7, #4]
 80136b2:	f7f9 f879 	bl	800c7a8 <pbuf_free>
  return;
 80136b6:	e013      	b.n	80136e0 <icmp_input+0x220>
    goto lenerr;
 80136b8:	bf00      	nop
 80136ba:	e002      	b.n	80136c2 <icmp_input+0x202>
    goto lenerr;
 80136bc:	bf00      	nop
 80136be:	e000      	b.n	80136c2 <icmp_input+0x202>
        goto lenerr;
 80136c0:	bf00      	nop
lenerr:
  pbuf_free(p);
 80136c2:	6878      	ldr	r0, [r7, #4]
 80136c4:	f7f9 f870 	bl	800c7a8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80136c8:	e00a      	b.n	80136e0 <icmp_input+0x220>
        goto icmperr;
 80136ca:	bf00      	nop
 80136cc:	e004      	b.n	80136d8 <icmp_input+0x218>
        goto icmperr;
 80136ce:	bf00      	nop
 80136d0:	e002      	b.n	80136d8 <icmp_input+0x218>
          goto icmperr;
 80136d2:	bf00      	nop
 80136d4:	e000      	b.n	80136d8 <icmp_input+0x218>
          goto icmperr;
 80136d6:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80136d8:	6878      	ldr	r0, [r7, #4]
 80136da:	f7f9 f865 	bl	800c7a8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80136de:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80136e0:	3728      	adds	r7, #40	@ 0x28
 80136e2:	46bd      	mov	sp, r7
 80136e4:	bd80      	pop	{r7, pc}
 80136e6:	bf00      	nop
 80136e8:	24004c40 	.word	0x24004c40
 80136ec:	24004c54 	.word	0x24004c54
 80136f0:	0801852c 	.word	0x0801852c
 80136f4:	08018564 	.word	0x08018564
 80136f8:	0801859c 	.word	0x0801859c
 80136fc:	080185c4 	.word	0x080185c4

08013700 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8013700:	b580      	push	{r7, lr}
 8013702:	b082      	sub	sp, #8
 8013704:	af00      	add	r7, sp, #0
 8013706:	6078      	str	r0, [r7, #4]
 8013708:	460b      	mov	r3, r1
 801370a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801370c:	78fb      	ldrb	r3, [r7, #3]
 801370e:	461a      	mov	r2, r3
 8013710:	2103      	movs	r1, #3
 8013712:	6878      	ldr	r0, [r7, #4]
 8013714:	f000 f814 	bl	8013740 <icmp_send_response>
}
 8013718:	bf00      	nop
 801371a:	3708      	adds	r7, #8
 801371c:	46bd      	mov	sp, r7
 801371e:	bd80      	pop	{r7, pc}

08013720 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8013720:	b580      	push	{r7, lr}
 8013722:	b082      	sub	sp, #8
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
 8013728:	460b      	mov	r3, r1
 801372a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801372c:	78fb      	ldrb	r3, [r7, #3]
 801372e:	461a      	mov	r2, r3
 8013730:	210b      	movs	r1, #11
 8013732:	6878      	ldr	r0, [r7, #4]
 8013734:	f000 f804 	bl	8013740 <icmp_send_response>
}
 8013738:	bf00      	nop
 801373a:	3708      	adds	r7, #8
 801373c:	46bd      	mov	sp, r7
 801373e:	bd80      	pop	{r7, pc}

08013740 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8013740:	b580      	push	{r7, lr}
 8013742:	b08c      	sub	sp, #48	@ 0x30
 8013744:	af04      	add	r7, sp, #16
 8013746:	6078      	str	r0, [r7, #4]
 8013748:	460b      	mov	r3, r1
 801374a:	70fb      	strb	r3, [r7, #3]
 801374c:	4613      	mov	r3, r2
 801374e:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8013750:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013754:	2124      	movs	r1, #36	@ 0x24
 8013756:	2022      	movs	r0, #34	@ 0x22
 8013758:	f7f8 fd44 	bl	800c1e4 <pbuf_alloc>
 801375c:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801375e:	69fb      	ldr	r3, [r7, #28]
 8013760:	2b00      	cmp	r3, #0
 8013762:	d056      	beq.n	8013812 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8013764:	69fb      	ldr	r3, [r7, #28]
 8013766:	895b      	ldrh	r3, [r3, #10]
 8013768:	2b23      	cmp	r3, #35	@ 0x23
 801376a:	d806      	bhi.n	801377a <icmp_send_response+0x3a>
 801376c:	4b2b      	ldr	r3, [pc, #172]	@ (801381c <icmp_send_response+0xdc>)
 801376e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8013772:	492b      	ldr	r1, [pc, #172]	@ (8013820 <icmp_send_response+0xe0>)
 8013774:	482b      	ldr	r0, [pc, #172]	@ (8013824 <icmp_send_response+0xe4>)
 8013776:	f001 fc3d 	bl	8014ff4 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	685b      	ldr	r3, [r3, #4]
 801377e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8013780:	69fb      	ldr	r3, [r7, #28]
 8013782:	685b      	ldr	r3, [r3, #4]
 8013784:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8013786:	697b      	ldr	r3, [r7, #20]
 8013788:	78fa      	ldrb	r2, [r7, #3]
 801378a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801378c:	697b      	ldr	r3, [r7, #20]
 801378e:	78ba      	ldrb	r2, [r7, #2]
 8013790:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8013792:	697b      	ldr	r3, [r7, #20]
 8013794:	2200      	movs	r2, #0
 8013796:	711a      	strb	r2, [r3, #4]
 8013798:	2200      	movs	r2, #0
 801379a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801379c:	697b      	ldr	r3, [r7, #20]
 801379e:	2200      	movs	r2, #0
 80137a0:	719a      	strb	r2, [r3, #6]
 80137a2:	2200      	movs	r2, #0
 80137a4:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80137a6:	69fb      	ldr	r3, [r7, #28]
 80137a8:	685b      	ldr	r3, [r3, #4]
 80137aa:	f103 0008 	add.w	r0, r3, #8
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	685b      	ldr	r3, [r3, #4]
 80137b2:	221c      	movs	r2, #28
 80137b4:	4619      	mov	r1, r3
 80137b6:	f001 fcf8 	bl	80151aa <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80137ba:	69bb      	ldr	r3, [r7, #24]
 80137bc:	68db      	ldr	r3, [r3, #12]
 80137be:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80137c0:	f107 030c 	add.w	r3, r7, #12
 80137c4:	4618      	mov	r0, r3
 80137c6:	f000 f82f 	bl	8013828 <ip4_route>
 80137ca:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80137cc:	693b      	ldr	r3, [r7, #16]
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d01b      	beq.n	801380a <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80137d2:	697b      	ldr	r3, [r7, #20]
 80137d4:	2200      	movs	r2, #0
 80137d6:	709a      	strb	r2, [r3, #2]
 80137d8:	2200      	movs	r2, #0
 80137da:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80137dc:	69fb      	ldr	r3, [r7, #28]
 80137de:	895b      	ldrh	r3, [r3, #10]
 80137e0:	4619      	mov	r1, r3
 80137e2:	6978      	ldr	r0, [r7, #20]
 80137e4:	f7f7 fbca 	bl	800af7c <inet_chksum>
 80137e8:	4603      	mov	r3, r0
 80137ea:	461a      	mov	r2, r3
 80137ec:	697b      	ldr	r3, [r7, #20]
 80137ee:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80137f0:	f107 020c 	add.w	r2, r7, #12
 80137f4:	693b      	ldr	r3, [r7, #16]
 80137f6:	9302      	str	r3, [sp, #8]
 80137f8:	2301      	movs	r3, #1
 80137fa:	9301      	str	r3, [sp, #4]
 80137fc:	2300      	movs	r3, #0
 80137fe:	9300      	str	r3, [sp, #0]
 8013800:	23ff      	movs	r3, #255	@ 0xff
 8013802:	2100      	movs	r1, #0
 8013804:	69f8      	ldr	r0, [r7, #28]
 8013806:	f000 f9cf 	bl	8013ba8 <ip4_output_if>
  }
  pbuf_free(q);
 801380a:	69f8      	ldr	r0, [r7, #28]
 801380c:	f7f8 ffcc 	bl	800c7a8 <pbuf_free>
 8013810:	e000      	b.n	8013814 <icmp_send_response+0xd4>
    return;
 8013812:	bf00      	nop
}
 8013814:	3720      	adds	r7, #32
 8013816:	46bd      	mov	sp, r7
 8013818:	bd80      	pop	{r7, pc}
 801381a:	bf00      	nop
 801381c:	0801852c 	.word	0x0801852c
 8013820:	080185f8 	.word	0x080185f8
 8013824:	0801859c 	.word	0x0801859c

08013828 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8013828:	b580      	push	{r7, lr}
 801382a:	b084      	sub	sp, #16
 801382c:	af00      	add	r7, sp, #0
 801382e:	6078      	str	r0, [r7, #4]
#if !LWIP_SINGLE_NETIF
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 8013830:	f7f3 fae6 	bl	8006e00 <sys_check_core_locking>

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8013834:	4b32      	ldr	r3, [pc, #200]	@ (8013900 <ip4_route+0xd8>)
 8013836:	681b      	ldr	r3, [r3, #0]
 8013838:	60fb      	str	r3, [r7, #12]
 801383a:	e036      	b.n	80138aa <ip4_route+0x82>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801383c:	68fb      	ldr	r3, [r7, #12]
 801383e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013842:	f003 0301 	and.w	r3, r3, #1
 8013846:	b2db      	uxtb	r3, r3
 8013848:	2b00      	cmp	r3, #0
 801384a:	d02b      	beq.n	80138a4 <ip4_route+0x7c>
 801384c:	68fb      	ldr	r3, [r7, #12]
 801384e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013852:	089b      	lsrs	r3, r3, #2
 8013854:	f003 0301 	and.w	r3, r3, #1
 8013858:	b2db      	uxtb	r3, r3
 801385a:	2b00      	cmp	r3, #0
 801385c:	d022      	beq.n	80138a4 <ip4_route+0x7c>
 801385e:	68fb      	ldr	r3, [r7, #12]
 8013860:	3304      	adds	r3, #4
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	2b00      	cmp	r3, #0
 8013866:	d01d      	beq.n	80138a4 <ip4_route+0x7c>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	681a      	ldr	r2, [r3, #0]
 801386c:	68fb      	ldr	r3, [r7, #12]
 801386e:	3304      	adds	r3, #4
 8013870:	681b      	ldr	r3, [r3, #0]
 8013872:	405a      	eors	r2, r3
 8013874:	68fb      	ldr	r3, [r7, #12]
 8013876:	3308      	adds	r3, #8
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	4013      	ands	r3, r2
 801387c:	2b00      	cmp	r3, #0
 801387e:	d101      	bne.n	8013884 <ip4_route+0x5c>
        /* return netif on which to forward IP packet */
        return netif;
 8013880:	68fb      	ldr	r3, [r7, #12]
 8013882:	e038      	b.n	80138f6 <ip4_route+0xce>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801388a:	f003 0302 	and.w	r3, r3, #2
 801388e:	2b00      	cmp	r3, #0
 8013890:	d108      	bne.n	80138a4 <ip4_route+0x7c>
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	681a      	ldr	r2, [r3, #0]
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	330c      	adds	r3, #12
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	429a      	cmp	r2, r3
 801389e:	d101      	bne.n	80138a4 <ip4_route+0x7c>
        /* return netif on which to forward IP packet */
        return netif;
 80138a0:	68fb      	ldr	r3, [r7, #12]
 80138a2:	e028      	b.n	80138f6 <ip4_route+0xce>
  NETIF_FOREACH(netif) {
 80138a4:	68fb      	ldr	r3, [r7, #12]
 80138a6:	681b      	ldr	r3, [r3, #0]
 80138a8:	60fb      	str	r3, [r7, #12]
 80138aa:	68fb      	ldr	r3, [r7, #12]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d1c5      	bne.n	801383c <ip4_route+0x14>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80138b0:	4b14      	ldr	r3, [pc, #80]	@ (8013904 <ip4_route+0xdc>)
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d01a      	beq.n	80138ee <ip4_route+0xc6>
 80138b8:	4b12      	ldr	r3, [pc, #72]	@ (8013904 <ip4_route+0xdc>)
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80138c0:	f003 0301 	and.w	r3, r3, #1
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d012      	beq.n	80138ee <ip4_route+0xc6>
 80138c8:	4b0e      	ldr	r3, [pc, #56]	@ (8013904 <ip4_route+0xdc>)
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80138d0:	f003 0304 	and.w	r3, r3, #4
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d00a      	beq.n	80138ee <ip4_route+0xc6>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80138d8:	4b0a      	ldr	r3, [pc, #40]	@ (8013904 <ip4_route+0xdc>)
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	3304      	adds	r3, #4
 80138de:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d004      	beq.n	80138ee <ip4_route+0xc6>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	b2db      	uxtb	r3, r3
 80138ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80138ec:	d101      	bne.n	80138f2 <ip4_route+0xca>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80138ee:	2300      	movs	r3, #0
 80138f0:	e001      	b.n	80138f6 <ip4_route+0xce>
  }

  return netif_default;
 80138f2:	4b04      	ldr	r3, [pc, #16]	@ (8013904 <ip4_route+0xdc>)
 80138f4:	681b      	ldr	r3, [r3, #0]
}
 80138f6:	4618      	mov	r0, r3
 80138f8:	3710      	adds	r7, #16
 80138fa:	46bd      	mov	sp, r7
 80138fc:	bd80      	pop	{r7, pc}
 80138fe:	bf00      	nop
 8013900:	24007d34 	.word	0x24007d34
 8013904:	24007d38 	.word	0x24007d38

08013908 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8013908:	b580      	push	{r7, lr}
 801390a:	b082      	sub	sp, #8
 801390c:	af00      	add	r7, sp, #0
 801390e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013916:	f003 0301 	and.w	r3, r3, #1
 801391a:	b2db      	uxtb	r3, r3
 801391c:	2b00      	cmp	r3, #0
 801391e:	d016      	beq.n	801394e <ip4_input_accept+0x46>
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	3304      	adds	r3, #4
 8013924:	681b      	ldr	r3, [r3, #0]
 8013926:	2b00      	cmp	r3, #0
 8013928:	d011      	beq.n	801394e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801392a:	4b0b      	ldr	r3, [pc, #44]	@ (8013958 <ip4_input_accept+0x50>)
 801392c:	695a      	ldr	r2, [r3, #20]
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	3304      	adds	r3, #4
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	429a      	cmp	r2, r3
 8013936:	d008      	beq.n	801394a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8013938:	4b07      	ldr	r3, [pc, #28]	@ (8013958 <ip4_input_accept+0x50>)
 801393a:	695b      	ldr	r3, [r3, #20]
 801393c:	6879      	ldr	r1, [r7, #4]
 801393e:	4618      	mov	r0, r3
 8013940:	f000 fa0c 	bl	8013d5c <ip4_addr_isbroadcast_u32>
 8013944:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013946:	2b00      	cmp	r3, #0
 8013948:	d001      	beq.n	801394e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801394a:	2301      	movs	r3, #1
 801394c:	e000      	b.n	8013950 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801394e:	2300      	movs	r3, #0
}
 8013950:	4618      	mov	r0, r3
 8013952:	3708      	adds	r7, #8
 8013954:	46bd      	mov	sp, r7
 8013956:	bd80      	pop	{r7, pc}
 8013958:	24004c40 	.word	0x24004c40

0801395c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801395c:	b580      	push	{r7, lr}
 801395e:	b086      	sub	sp, #24
 8013960:	af00      	add	r7, sp, #0
 8013962:	6078      	str	r0, [r7, #4]
 8013964:	6039      	str	r1, [r7, #0]
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP */
#if LWIP_RAW
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();
 8013966:	f7f3 fa4b 	bl	8006e00 <sys_check_core_locking>

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	685b      	ldr	r3, [r3, #4]
 801396e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8013970:	697b      	ldr	r3, [r7, #20]
 8013972:	781b      	ldrb	r3, [r3, #0]
 8013974:	091b      	lsrs	r3, r3, #4
 8013976:	b2db      	uxtb	r3, r3
 8013978:	2b04      	cmp	r3, #4
 801397a:	d004      	beq.n	8013986 <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801397c:	6878      	ldr	r0, [r7, #4]
 801397e:	f7f8 ff13 	bl	800c7a8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8013982:	2300      	movs	r3, #0
 8013984:	e107      	b.n	8013b96 <ip4_input+0x23a>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8013986:	697b      	ldr	r3, [r7, #20]
 8013988:	781b      	ldrb	r3, [r3, #0]
 801398a:	f003 030f 	and.w	r3, r3, #15
 801398e:	b2db      	uxtb	r3, r3
 8013990:	009b      	lsls	r3, r3, #2
 8013992:	b2db      	uxtb	r3, r3
 8013994:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8013996:	697b      	ldr	r3, [r7, #20]
 8013998:	885b      	ldrh	r3, [r3, #2]
 801399a:	b29b      	uxth	r3, r3
 801399c:	4618      	mov	r0, r3
 801399e:	f7f7 fa61 	bl	800ae64 <lwip_htons>
 80139a2:	4603      	mov	r3, r0
 80139a4:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	891b      	ldrh	r3, [r3, #8]
 80139aa:	89ba      	ldrh	r2, [r7, #12]
 80139ac:	429a      	cmp	r2, r3
 80139ae:	d204      	bcs.n	80139ba <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 80139b0:	89bb      	ldrh	r3, [r7, #12]
 80139b2:	4619      	mov	r1, r3
 80139b4:	6878      	ldr	r0, [r7, #4]
 80139b6:	f7f8 fd73 	bl	800c4a0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	895b      	ldrh	r3, [r3, #10]
 80139be:	89fa      	ldrh	r2, [r7, #14]
 80139c0:	429a      	cmp	r2, r3
 80139c2:	d807      	bhi.n	80139d4 <ip4_input+0x78>
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	891b      	ldrh	r3, [r3, #8]
 80139c8:	89ba      	ldrh	r2, [r7, #12]
 80139ca:	429a      	cmp	r2, r3
 80139cc:	d802      	bhi.n	80139d4 <ip4_input+0x78>
 80139ce:	89fb      	ldrh	r3, [r7, #14]
 80139d0:	2b13      	cmp	r3, #19
 80139d2:	d804      	bhi.n	80139de <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80139d4:	6878      	ldr	r0, [r7, #4]
 80139d6:	f7f8 fee7 	bl	800c7a8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80139da:	2300      	movs	r3, #0
 80139dc:	e0db      	b.n	8013b96 <ip4_input+0x23a>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80139de:	697b      	ldr	r3, [r7, #20]
 80139e0:	691b      	ldr	r3, [r3, #16]
 80139e2:	4a6f      	ldr	r2, [pc, #444]	@ (8013ba0 <ip4_input+0x244>)
 80139e4:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80139e6:	697b      	ldr	r3, [r7, #20]
 80139e8:	68db      	ldr	r3, [r3, #12]
 80139ea:	4a6d      	ldr	r2, [pc, #436]	@ (8013ba0 <ip4_input+0x244>)
 80139ec:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80139ee:	4b6c      	ldr	r3, [pc, #432]	@ (8013ba0 <ip4_input+0x244>)
 80139f0:	695b      	ldr	r3, [r3, #20]
 80139f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80139f6:	2be0      	cmp	r3, #224	@ 0xe0
 80139f8:	d112      	bne.n	8013a20 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80139fa:	683b      	ldr	r3, [r7, #0]
 80139fc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013a00:	f003 0301 	and.w	r3, r3, #1
 8013a04:	b2db      	uxtb	r3, r3
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d007      	beq.n	8013a1a <ip4_input+0xbe>
 8013a0a:	683b      	ldr	r3, [r7, #0]
 8013a0c:	3304      	adds	r3, #4
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d002      	beq.n	8013a1a <ip4_input+0xbe>
      netif = inp;
 8013a14:	683b      	ldr	r3, [r7, #0]
 8013a16:	613b      	str	r3, [r7, #16]
 8013a18:	e02a      	b.n	8013a70 <ip4_input+0x114>
    } else {
      netif = NULL;
 8013a1a:	2300      	movs	r3, #0
 8013a1c:	613b      	str	r3, [r7, #16]
 8013a1e:	e027      	b.n	8013a70 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8013a20:	6838      	ldr	r0, [r7, #0]
 8013a22:	f7ff ff71 	bl	8013908 <ip4_input_accept>
 8013a26:	4603      	mov	r3, r0
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d002      	beq.n	8013a32 <ip4_input+0xd6>
      netif = inp;
 8013a2c:	683b      	ldr	r3, [r7, #0]
 8013a2e:	613b      	str	r3, [r7, #16]
 8013a30:	e01e      	b.n	8013a70 <ip4_input+0x114>
    } else {
      netif = NULL;
 8013a32:	2300      	movs	r3, #0
 8013a34:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8013a36:	4b5a      	ldr	r3, [pc, #360]	@ (8013ba0 <ip4_input+0x244>)
 8013a38:	695b      	ldr	r3, [r3, #20]
 8013a3a:	b2db      	uxtb	r3, r3
 8013a3c:	2b7f      	cmp	r3, #127	@ 0x7f
 8013a3e:	d017      	beq.n	8013a70 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8013a40:	4b58      	ldr	r3, [pc, #352]	@ (8013ba4 <ip4_input+0x248>)
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	613b      	str	r3, [r7, #16]
 8013a46:	e00e      	b.n	8013a66 <ip4_input+0x10a>
          if (netif == inp) {
 8013a48:	693a      	ldr	r2, [r7, #16]
 8013a4a:	683b      	ldr	r3, [r7, #0]
 8013a4c:	429a      	cmp	r2, r3
 8013a4e:	d006      	beq.n	8013a5e <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8013a50:	6938      	ldr	r0, [r7, #16]
 8013a52:	f7ff ff59 	bl	8013908 <ip4_input_accept>
 8013a56:	4603      	mov	r3, r0
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d108      	bne.n	8013a6e <ip4_input+0x112>
 8013a5c:	e000      	b.n	8013a60 <ip4_input+0x104>
            continue;
 8013a5e:	bf00      	nop
        NETIF_FOREACH(netif) {
 8013a60:	693b      	ldr	r3, [r7, #16]
 8013a62:	681b      	ldr	r3, [r3, #0]
 8013a64:	613b      	str	r3, [r7, #16]
 8013a66:	693b      	ldr	r3, [r7, #16]
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d1ed      	bne.n	8013a48 <ip4_input+0xec>
 8013a6c:	e000      	b.n	8013a70 <ip4_input+0x114>
            break;
 8013a6e:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013a70:	4b4b      	ldr	r3, [pc, #300]	@ (8013ba0 <ip4_input+0x244>)
 8013a72:	691b      	ldr	r3, [r3, #16]
 8013a74:	6839      	ldr	r1, [r7, #0]
 8013a76:	4618      	mov	r0, r3
 8013a78:	f000 f970 	bl	8013d5c <ip4_addr_isbroadcast_u32>
 8013a7c:	4603      	mov	r3, r0
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d105      	bne.n	8013a8e <ip4_input+0x132>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8013a82:	4b47      	ldr	r3, [pc, #284]	@ (8013ba0 <ip4_input+0x244>)
 8013a84:	691b      	ldr	r3, [r3, #16]
 8013a86:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013a8a:	2be0      	cmp	r3, #224	@ 0xe0
 8013a8c:	d104      	bne.n	8013a98 <ip4_input+0x13c>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8013a8e:	6878      	ldr	r0, [r7, #4]
 8013a90:	f7f8 fe8a 	bl	800c7a8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8013a94:	2300      	movs	r3, #0
 8013a96:	e07e      	b.n	8013b96 <ip4_input+0x23a>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8013a98:	693b      	ldr	r3, [r7, #16]
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d104      	bne.n	8013aa8 <ip4_input+0x14c>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8013a9e:	6878      	ldr	r0, [r7, #4]
 8013aa0:	f7f8 fe82 	bl	800c7a8 <pbuf_free>
    return ERR_OK;
 8013aa4:	2300      	movs	r3, #0
 8013aa6:	e076      	b.n	8013b96 <ip4_input+0x23a>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8013aa8:	697b      	ldr	r3, [r7, #20]
 8013aaa:	88db      	ldrh	r3, [r3, #6]
 8013aac:	b29b      	uxth	r3, r3
 8013aae:	461a      	mov	r2, r3
 8013ab0:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8013ab4:	4013      	ands	r3, r2
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d00b      	beq.n	8013ad2 <ip4_input+0x176>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8013aba:	6878      	ldr	r0, [r7, #4]
 8013abc:	f000 fc94 	bl	80143e8 <ip4_reass>
 8013ac0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d101      	bne.n	8013acc <ip4_input+0x170>
      return ERR_OK;
 8013ac8:	2300      	movs	r3, #0
 8013aca:	e064      	b.n	8013b96 <ip4_input+0x23a>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	685b      	ldr	r3, [r3, #4]
 8013ad0:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8013ad2:	4a33      	ldr	r2, [pc, #204]	@ (8013ba0 <ip4_input+0x244>)
 8013ad4:	693b      	ldr	r3, [r7, #16]
 8013ad6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8013ad8:	4a31      	ldr	r2, [pc, #196]	@ (8013ba0 <ip4_input+0x244>)
 8013ada:	683b      	ldr	r3, [r7, #0]
 8013adc:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8013ade:	4a30      	ldr	r2, [pc, #192]	@ (8013ba0 <ip4_input+0x244>)
 8013ae0:	697b      	ldr	r3, [r7, #20]
 8013ae2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8013ae4:	697b      	ldr	r3, [r7, #20]
 8013ae6:	781b      	ldrb	r3, [r3, #0]
 8013ae8:	f003 030f 	and.w	r3, r3, #15
 8013aec:	b2db      	uxtb	r3, r3
 8013aee:	009b      	lsls	r3, r3, #2
 8013af0:	b2db      	uxtb	r3, r3
 8013af2:	461a      	mov	r2, r3
 8013af4:	4b2a      	ldr	r3, [pc, #168]	@ (8013ba0 <ip4_input+0x244>)
 8013af6:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8013af8:	89fb      	ldrh	r3, [r7, #14]
 8013afa:	4619      	mov	r1, r3
 8013afc:	6878      	ldr	r0, [r7, #4]
 8013afe:	f7f8 fdcd 	bl	800c69c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8013b02:	697b      	ldr	r3, [r7, #20]
 8013b04:	7a5b      	ldrb	r3, [r3, #9]
 8013b06:	2b11      	cmp	r3, #17
 8013b08:	d006      	beq.n	8013b18 <ip4_input+0x1bc>
 8013b0a:	2b11      	cmp	r3, #17
 8013b0c:	dc13      	bgt.n	8013b36 <ip4_input+0x1da>
 8013b0e:	2b01      	cmp	r3, #1
 8013b10:	d00c      	beq.n	8013b2c <ip4_input+0x1d0>
 8013b12:	2b06      	cmp	r3, #6
 8013b14:	d005      	beq.n	8013b22 <ip4_input+0x1c6>
 8013b16:	e00e      	b.n	8013b36 <ip4_input+0x1da>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8013b18:	6839      	ldr	r1, [r7, #0]
 8013b1a:	6878      	ldr	r0, [r7, #4]
 8013b1c:	f7fe fc3a 	bl	8012394 <udp_input>
        break;
 8013b20:	e026      	b.n	8013b70 <ip4_input+0x214>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8013b22:	6839      	ldr	r1, [r7, #0]
 8013b24:	6878      	ldr	r0, [r7, #4]
 8013b26:	f7fa fc7d 	bl	800e424 <tcp_input>
        break;
 8013b2a:	e021      	b.n	8013b70 <ip4_input+0x214>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8013b2c:	6839      	ldr	r1, [r7, #0]
 8013b2e:	6878      	ldr	r0, [r7, #4]
 8013b30:	f7ff fcc6 	bl	80134c0 <icmp_input>
        break;
 8013b34:	e01c      	b.n	8013b70 <ip4_input+0x214>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013b36:	4b1a      	ldr	r3, [pc, #104]	@ (8013ba0 <ip4_input+0x244>)
 8013b38:	695b      	ldr	r3, [r3, #20]
 8013b3a:	6939      	ldr	r1, [r7, #16]
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	f000 f90d 	bl	8013d5c <ip4_addr_isbroadcast_u32>
 8013b42:	4603      	mov	r3, r0
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d10f      	bne.n	8013b68 <ip4_input+0x20c>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013b48:	4b15      	ldr	r3, [pc, #84]	@ (8013ba0 <ip4_input+0x244>)
 8013b4a:	695b      	ldr	r3, [r3, #20]
 8013b4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013b50:	2be0      	cmp	r3, #224	@ 0xe0
 8013b52:	d009      	beq.n	8013b68 <ip4_input+0x20c>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8013b54:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013b58:	4619      	mov	r1, r3
 8013b5a:	6878      	ldr	r0, [r7, #4]
 8013b5c:	f7f8 fe11 	bl	800c782 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8013b60:	2102      	movs	r1, #2
 8013b62:	6878      	ldr	r0, [r7, #4]
 8013b64:	f7ff fdcc 	bl	8013700 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8013b68:	6878      	ldr	r0, [r7, #4]
 8013b6a:	f7f8 fe1d 	bl	800c7a8 <pbuf_free>
        break;
 8013b6e:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8013b70:	4b0b      	ldr	r3, [pc, #44]	@ (8013ba0 <ip4_input+0x244>)
 8013b72:	2200      	movs	r2, #0
 8013b74:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8013b76:	4b0a      	ldr	r3, [pc, #40]	@ (8013ba0 <ip4_input+0x244>)
 8013b78:	2200      	movs	r2, #0
 8013b7a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8013b7c:	4b08      	ldr	r3, [pc, #32]	@ (8013ba0 <ip4_input+0x244>)
 8013b7e:	2200      	movs	r2, #0
 8013b80:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8013b82:	4b07      	ldr	r3, [pc, #28]	@ (8013ba0 <ip4_input+0x244>)
 8013b84:	2200      	movs	r2, #0
 8013b86:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8013b88:	4b05      	ldr	r3, [pc, #20]	@ (8013ba0 <ip4_input+0x244>)
 8013b8a:	2200      	movs	r2, #0
 8013b8c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8013b8e:	4b04      	ldr	r3, [pc, #16]	@ (8013ba0 <ip4_input+0x244>)
 8013b90:	2200      	movs	r2, #0
 8013b92:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8013b94:	2300      	movs	r3, #0
}
 8013b96:	4618      	mov	r0, r3
 8013b98:	3718      	adds	r7, #24
 8013b9a:	46bd      	mov	sp, r7
 8013b9c:	bd80      	pop	{r7, pc}
 8013b9e:	bf00      	nop
 8013ba0:	24004c40 	.word	0x24004c40
 8013ba4:	24007d34 	.word	0x24007d34

08013ba8 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8013ba8:	b580      	push	{r7, lr}
 8013baa:	b08a      	sub	sp, #40	@ 0x28
 8013bac:	af04      	add	r7, sp, #16
 8013bae:	60f8      	str	r0, [r7, #12]
 8013bb0:	60b9      	str	r1, [r7, #8]
 8013bb2:	607a      	str	r2, [r7, #4]
 8013bb4:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8013bb6:	68bb      	ldr	r3, [r7, #8]
 8013bb8:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d009      	beq.n	8013bd4 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8013bc0:	68bb      	ldr	r3, [r7, #8]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d003      	beq.n	8013bce <ip4_output_if+0x26>
 8013bc6:	68bb      	ldr	r3, [r7, #8]
 8013bc8:	681b      	ldr	r3, [r3, #0]
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d102      	bne.n	8013bd4 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8013bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bd0:	3304      	adds	r3, #4
 8013bd2:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8013bd4:	78fa      	ldrb	r2, [r7, #3]
 8013bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bd8:	9302      	str	r3, [sp, #8]
 8013bda:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013bde:	9301      	str	r3, [sp, #4]
 8013be0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8013be4:	9300      	str	r3, [sp, #0]
 8013be6:	4613      	mov	r3, r2
 8013be8:	687a      	ldr	r2, [r7, #4]
 8013bea:	6979      	ldr	r1, [r7, #20]
 8013bec:	68f8      	ldr	r0, [r7, #12]
 8013bee:	f000 f805 	bl	8013bfc <ip4_output_if_src>
 8013bf2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8013bf4:	4618      	mov	r0, r3
 8013bf6:	3718      	adds	r7, #24
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	bd80      	pop	{r7, pc}

08013bfc <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8013bfc:	b580      	push	{r7, lr}
 8013bfe:	b088      	sub	sp, #32
 8013c00:	af00      	add	r7, sp, #0
 8013c02:	60f8      	str	r0, [r7, #12]
 8013c04:	60b9      	str	r1, [r7, #8]
 8013c06:	607a      	str	r2, [r7, #4]
 8013c08:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
 8013c0a:	f7f3 f8f9 	bl	8006e00 <sys_check_core_locking>
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	7b9b      	ldrb	r3, [r3, #14]
 8013c12:	2b01      	cmp	r3, #1
 8013c14:	d006      	beq.n	8013c24 <ip4_output_if_src+0x28>
 8013c16:	4b4b      	ldr	r3, [pc, #300]	@ (8013d44 <ip4_output_if_src+0x148>)
 8013c18:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8013c1c:	494a      	ldr	r1, [pc, #296]	@ (8013d48 <ip4_output_if_src+0x14c>)
 8013c1e:	484b      	ldr	r0, [pc, #300]	@ (8013d4c <ip4_output_if_src+0x150>)
 8013c20:	f001 f9e8 	bl	8014ff4 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	d060      	beq.n	8013cec <ip4_output_if_src+0xf0>
    u16_t ip_hlen = IP_HLEN;
 8013c2a:	2314      	movs	r3, #20
 8013c2c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8013c2e:	2114      	movs	r1, #20
 8013c30:	68f8      	ldr	r0, [r7, #12]
 8013c32:	f7f8 fd23 	bl	800c67c <pbuf_add_header>
 8013c36:	4603      	mov	r3, r0
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d002      	beq.n	8013c42 <ip4_output_if_src+0x46>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013c3c:	f06f 0301 	mvn.w	r3, #1
 8013c40:	e07c      	b.n	8013d3c <ip4_output_if_src+0x140>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	685b      	ldr	r3, [r3, #4]
 8013c46:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	895b      	ldrh	r3, [r3, #10]
 8013c4c:	2b13      	cmp	r3, #19
 8013c4e:	d806      	bhi.n	8013c5e <ip4_output_if_src+0x62>
 8013c50:	4b3c      	ldr	r3, [pc, #240]	@ (8013d44 <ip4_output_if_src+0x148>)
 8013c52:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8013c56:	493e      	ldr	r1, [pc, #248]	@ (8013d50 <ip4_output_if_src+0x154>)
 8013c58:	483c      	ldr	r0, [pc, #240]	@ (8013d4c <ip4_output_if_src+0x150>)
 8013c5a:	f001 f9cb 	bl	8014ff4 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8013c5e:	69fb      	ldr	r3, [r7, #28]
 8013c60:	78fa      	ldrb	r2, [r7, #3]
 8013c62:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8013c64:	69fb      	ldr	r3, [r7, #28]
 8013c66:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8013c6a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	681a      	ldr	r2, [r3, #0]
 8013c70:	69fb      	ldr	r3, [r7, #28]
 8013c72:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8013c74:	8b7b      	ldrh	r3, [r7, #26]
 8013c76:	089b      	lsrs	r3, r3, #2
 8013c78:	b29b      	uxth	r3, r3
 8013c7a:	b2db      	uxtb	r3, r3
 8013c7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013c80:	b2da      	uxtb	r2, r3
 8013c82:	69fb      	ldr	r3, [r7, #28]
 8013c84:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8013c86:	69fb      	ldr	r3, [r7, #28]
 8013c88:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8013c8c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8013c8e:	68fb      	ldr	r3, [r7, #12]
 8013c90:	891b      	ldrh	r3, [r3, #8]
 8013c92:	4618      	mov	r0, r3
 8013c94:	f7f7 f8e6 	bl	800ae64 <lwip_htons>
 8013c98:	4603      	mov	r3, r0
 8013c9a:	461a      	mov	r2, r3
 8013c9c:	69fb      	ldr	r3, [r7, #28]
 8013c9e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8013ca0:	69fb      	ldr	r3, [r7, #28]
 8013ca2:	2200      	movs	r2, #0
 8013ca4:	719a      	strb	r2, [r3, #6]
 8013ca6:	2200      	movs	r2, #0
 8013ca8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8013caa:	4b2a      	ldr	r3, [pc, #168]	@ (8013d54 <ip4_output_if_src+0x158>)
 8013cac:	881b      	ldrh	r3, [r3, #0]
 8013cae:	4618      	mov	r0, r3
 8013cb0:	f7f7 f8d8 	bl	800ae64 <lwip_htons>
 8013cb4:	4603      	mov	r3, r0
 8013cb6:	461a      	mov	r2, r3
 8013cb8:	69fb      	ldr	r3, [r7, #28]
 8013cba:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8013cbc:	4b25      	ldr	r3, [pc, #148]	@ (8013d54 <ip4_output_if_src+0x158>)
 8013cbe:	881b      	ldrh	r3, [r3, #0]
 8013cc0:	3301      	adds	r3, #1
 8013cc2:	b29a      	uxth	r2, r3
 8013cc4:	4b23      	ldr	r3, [pc, #140]	@ (8013d54 <ip4_output_if_src+0x158>)
 8013cc6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8013cc8:	68bb      	ldr	r3, [r7, #8]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d104      	bne.n	8013cd8 <ip4_output_if_src+0xdc>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8013cce:	4b22      	ldr	r3, [pc, #136]	@ (8013d58 <ip4_output_if_src+0x15c>)
 8013cd0:	681a      	ldr	r2, [r3, #0]
 8013cd2:	69fb      	ldr	r3, [r7, #28]
 8013cd4:	60da      	str	r2, [r3, #12]
 8013cd6:	e003      	b.n	8013ce0 <ip4_output_if_src+0xe4>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8013cd8:	68bb      	ldr	r3, [r7, #8]
 8013cda:	681a      	ldr	r2, [r3, #0]
 8013cdc:	69fb      	ldr	r3, [r7, #28]
 8013cde:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8013ce0:	69fb      	ldr	r3, [r7, #28]
 8013ce2:	2200      	movs	r2, #0
 8013ce4:	729a      	strb	r2, [r3, #10]
 8013ce6:	2200      	movs	r2, #0
 8013ce8:	72da      	strb	r2, [r3, #11]
 8013cea:	e00f      	b.n	8013d0c <ip4_output_if_src+0x110>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	895b      	ldrh	r3, [r3, #10]
 8013cf0:	2b13      	cmp	r3, #19
 8013cf2:	d802      	bhi.n	8013cfa <ip4_output_if_src+0xfe>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013cf4:	f06f 0301 	mvn.w	r3, #1
 8013cf8:	e020      	b.n	8013d3c <ip4_output_if_src+0x140>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	685b      	ldr	r3, [r3, #4]
 8013cfe:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8013d00:	69fb      	ldr	r3, [r7, #28]
 8013d02:	691b      	ldr	r3, [r3, #16]
 8013d04:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8013d06:	f107 0314 	add.w	r3, r7, #20
 8013d0a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8013d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d0e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d00c      	beq.n	8013d2e <ip4_output_if_src+0x132>
 8013d14:	68fb      	ldr	r3, [r7, #12]
 8013d16:	891a      	ldrh	r2, [r3, #8]
 8013d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d1a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013d1c:	429a      	cmp	r2, r3
 8013d1e:	d906      	bls.n	8013d2e <ip4_output_if_src+0x132>
    return ip4_frag(p, netif, dest);
 8013d20:	687a      	ldr	r2, [r7, #4]
 8013d22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013d24:	68f8      	ldr	r0, [r7, #12]
 8013d26:	f000 fd53 	bl	80147d0 <ip4_frag>
 8013d2a:	4603      	mov	r3, r0
 8013d2c:	e006      	b.n	8013d3c <ip4_output_if_src+0x140>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8013d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d30:	695b      	ldr	r3, [r3, #20]
 8013d32:	687a      	ldr	r2, [r7, #4]
 8013d34:	68f9      	ldr	r1, [r7, #12]
 8013d36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013d38:	4798      	blx	r3
 8013d3a:	4603      	mov	r3, r0
}
 8013d3c:	4618      	mov	r0, r3
 8013d3e:	3720      	adds	r7, #32
 8013d40:	46bd      	mov	sp, r7
 8013d42:	bd80      	pop	{r7, pc}
 8013d44:	08018624 	.word	0x08018624
 8013d48:	08018658 	.word	0x08018658
 8013d4c:	08018664 	.word	0x08018664
 8013d50:	0801868c 	.word	0x0801868c
 8013d54:	24007e92 	.word	0x24007e92
 8013d58:	08018ac8 	.word	0x08018ac8

08013d5c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8013d5c:	b480      	push	{r7}
 8013d5e:	b085      	sub	sp, #20
 8013d60:	af00      	add	r7, sp, #0
 8013d62:	6078      	str	r0, [r7, #4]
 8013d64:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d70:	d002      	beq.n	8013d78 <ip4_addr_isbroadcast_u32+0x1c>
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d101      	bne.n	8013d7c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8013d78:	2301      	movs	r3, #1
 8013d7a:	e02a      	b.n	8013dd2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8013d7c:	683b      	ldr	r3, [r7, #0]
 8013d7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013d82:	f003 0302 	and.w	r3, r3, #2
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d101      	bne.n	8013d8e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8013d8a:	2300      	movs	r3, #0
 8013d8c:	e021      	b.n	8013dd2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8013d8e:	683b      	ldr	r3, [r7, #0]
 8013d90:	3304      	adds	r3, #4
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	687a      	ldr	r2, [r7, #4]
 8013d96:	429a      	cmp	r2, r3
 8013d98:	d101      	bne.n	8013d9e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8013d9a:	2300      	movs	r3, #0
 8013d9c:	e019      	b.n	8013dd2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8013d9e:	68fa      	ldr	r2, [r7, #12]
 8013da0:	683b      	ldr	r3, [r7, #0]
 8013da2:	3304      	adds	r3, #4
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	405a      	eors	r2, r3
 8013da8:	683b      	ldr	r3, [r7, #0]
 8013daa:	3308      	adds	r3, #8
 8013dac:	681b      	ldr	r3, [r3, #0]
 8013dae:	4013      	ands	r3, r2
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d10d      	bne.n	8013dd0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013db4:	683b      	ldr	r3, [r7, #0]
 8013db6:	3308      	adds	r3, #8
 8013db8:	681b      	ldr	r3, [r3, #0]
 8013dba:	43da      	mvns	r2, r3
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8013dc0:	683b      	ldr	r3, [r7, #0]
 8013dc2:	3308      	adds	r3, #8
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013dc8:	429a      	cmp	r2, r3
 8013dca:	d101      	bne.n	8013dd0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8013dcc:	2301      	movs	r3, #1
 8013dce:	e000      	b.n	8013dd2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8013dd0:	2300      	movs	r3, #0
  }
}
 8013dd2:	4618      	mov	r0, r3
 8013dd4:	3714      	adds	r7, #20
 8013dd6:	46bd      	mov	sp, r7
 8013dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ddc:	4770      	bx	lr
	...

08013de0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b084      	sub	sp, #16
 8013de4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8013de6:	2300      	movs	r3, #0
 8013de8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8013dea:	4b12      	ldr	r3, [pc, #72]	@ (8013e34 <ip_reass_tmr+0x54>)
 8013dec:	681b      	ldr	r3, [r3, #0]
 8013dee:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8013df0:	e018      	b.n	8013e24 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	7fdb      	ldrb	r3, [r3, #31]
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	d00b      	beq.n	8013e12 <ip_reass_tmr+0x32>
      r->timer--;
 8013dfa:	68fb      	ldr	r3, [r7, #12]
 8013dfc:	7fdb      	ldrb	r3, [r3, #31]
 8013dfe:	3b01      	subs	r3, #1
 8013e00:	b2da      	uxtb	r2, r3
 8013e02:	68fb      	ldr	r3, [r7, #12]
 8013e04:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8013e0a:	68fb      	ldr	r3, [r7, #12]
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	60fb      	str	r3, [r7, #12]
 8013e10:	e008      	b.n	8013e24 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8013e12:	68fb      	ldr	r3, [r7, #12]
 8013e14:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8013e1c:	68b9      	ldr	r1, [r7, #8]
 8013e1e:	6878      	ldr	r0, [r7, #4]
 8013e20:	f000 f80a 	bl	8013e38 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8013e24:	68fb      	ldr	r3, [r7, #12]
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d1e3      	bne.n	8013df2 <ip_reass_tmr+0x12>
    }
  }
}
 8013e2a:	bf00      	nop
 8013e2c:	bf00      	nop
 8013e2e:	3710      	adds	r7, #16
 8013e30:	46bd      	mov	sp, r7
 8013e32:	bd80      	pop	{r7, pc}
 8013e34:	24007e94 	.word	0x24007e94

08013e38 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b088      	sub	sp, #32
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	6078      	str	r0, [r7, #4]
 8013e40:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8013e42:	2300      	movs	r3, #0
 8013e44:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8013e46:	683a      	ldr	r2, [r7, #0]
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	429a      	cmp	r2, r3
 8013e4c:	d105      	bne.n	8013e5a <ip_reass_free_complete_datagram+0x22>
 8013e4e:	4b45      	ldr	r3, [pc, #276]	@ (8013f64 <ip_reass_free_complete_datagram+0x12c>)
 8013e50:	22ab      	movs	r2, #171	@ 0xab
 8013e52:	4945      	ldr	r1, [pc, #276]	@ (8013f68 <ip_reass_free_complete_datagram+0x130>)
 8013e54:	4845      	ldr	r0, [pc, #276]	@ (8013f6c <ip_reass_free_complete_datagram+0x134>)
 8013e56:	f001 f8cd 	bl	8014ff4 <iprintf>
  if (prev != NULL) {
 8013e5a:	683b      	ldr	r3, [r7, #0]
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d00a      	beq.n	8013e76 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8013e60:	683b      	ldr	r3, [r7, #0]
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	687a      	ldr	r2, [r7, #4]
 8013e66:	429a      	cmp	r2, r3
 8013e68:	d005      	beq.n	8013e76 <ip_reass_free_complete_datagram+0x3e>
 8013e6a:	4b3e      	ldr	r3, [pc, #248]	@ (8013f64 <ip_reass_free_complete_datagram+0x12c>)
 8013e6c:	22ad      	movs	r2, #173	@ 0xad
 8013e6e:	4940      	ldr	r1, [pc, #256]	@ (8013f70 <ip_reass_free_complete_datagram+0x138>)
 8013e70:	483e      	ldr	r0, [pc, #248]	@ (8013f6c <ip_reass_free_complete_datagram+0x134>)
 8013e72:	f001 f8bf 	bl	8014ff4 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	685b      	ldr	r3, [r3, #4]
 8013e7a:	685b      	ldr	r3, [r3, #4]
 8013e7c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8013e7e:	697b      	ldr	r3, [r7, #20]
 8013e80:	889b      	ldrh	r3, [r3, #4]
 8013e82:	b29b      	uxth	r3, r3
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d12a      	bne.n	8013ede <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	685b      	ldr	r3, [r3, #4]
 8013e8c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8013e8e:	697b      	ldr	r3, [r7, #20]
 8013e90:	681a      	ldr	r2, [r3, #0]
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8013e96:	69bb      	ldr	r3, [r7, #24]
 8013e98:	6858      	ldr	r0, [r3, #4]
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	3308      	adds	r3, #8
 8013e9e:	2214      	movs	r2, #20
 8013ea0:	4619      	mov	r1, r3
 8013ea2:	f001 f982 	bl	80151aa <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8013ea6:	2101      	movs	r1, #1
 8013ea8:	69b8      	ldr	r0, [r7, #24]
 8013eaa:	f7ff fc39 	bl	8013720 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8013eae:	69b8      	ldr	r0, [r7, #24]
 8013eb0:	f7f8 fd08 	bl	800c8c4 <pbuf_clen>
 8013eb4:	4603      	mov	r3, r0
 8013eb6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013eb8:	8bfa      	ldrh	r2, [r7, #30]
 8013eba:	8a7b      	ldrh	r3, [r7, #18]
 8013ebc:	4413      	add	r3, r2
 8013ebe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013ec2:	db05      	blt.n	8013ed0 <ip_reass_free_complete_datagram+0x98>
 8013ec4:	4b27      	ldr	r3, [pc, #156]	@ (8013f64 <ip_reass_free_complete_datagram+0x12c>)
 8013ec6:	22bc      	movs	r2, #188	@ 0xbc
 8013ec8:	492a      	ldr	r1, [pc, #168]	@ (8013f74 <ip_reass_free_complete_datagram+0x13c>)
 8013eca:	4828      	ldr	r0, [pc, #160]	@ (8013f6c <ip_reass_free_complete_datagram+0x134>)
 8013ecc:	f001 f892 	bl	8014ff4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8013ed0:	8bfa      	ldrh	r2, [r7, #30]
 8013ed2:	8a7b      	ldrh	r3, [r7, #18]
 8013ed4:	4413      	add	r3, r2
 8013ed6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8013ed8:	69b8      	ldr	r0, [r7, #24]
 8013eda:	f7f8 fc65 	bl	800c7a8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	685b      	ldr	r3, [r3, #4]
 8013ee2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8013ee4:	e01f      	b.n	8013f26 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8013ee6:	69bb      	ldr	r3, [r7, #24]
 8013ee8:	685b      	ldr	r3, [r3, #4]
 8013eea:	617b      	str	r3, [r7, #20]
    pcur = p;
 8013eec:	69bb      	ldr	r3, [r7, #24]
 8013eee:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8013ef0:	697b      	ldr	r3, [r7, #20]
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8013ef6:	68f8      	ldr	r0, [r7, #12]
 8013ef8:	f7f8 fce4 	bl	800c8c4 <pbuf_clen>
 8013efc:	4603      	mov	r3, r0
 8013efe:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013f00:	8bfa      	ldrh	r2, [r7, #30]
 8013f02:	8a7b      	ldrh	r3, [r7, #18]
 8013f04:	4413      	add	r3, r2
 8013f06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013f0a:	db05      	blt.n	8013f18 <ip_reass_free_complete_datagram+0xe0>
 8013f0c:	4b15      	ldr	r3, [pc, #84]	@ (8013f64 <ip_reass_free_complete_datagram+0x12c>)
 8013f0e:	22cc      	movs	r2, #204	@ 0xcc
 8013f10:	4918      	ldr	r1, [pc, #96]	@ (8013f74 <ip_reass_free_complete_datagram+0x13c>)
 8013f12:	4816      	ldr	r0, [pc, #88]	@ (8013f6c <ip_reass_free_complete_datagram+0x134>)
 8013f14:	f001 f86e 	bl	8014ff4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8013f18:	8bfa      	ldrh	r2, [r7, #30]
 8013f1a:	8a7b      	ldrh	r3, [r7, #18]
 8013f1c:	4413      	add	r3, r2
 8013f1e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8013f20:	68f8      	ldr	r0, [r7, #12]
 8013f22:	f7f8 fc41 	bl	800c7a8 <pbuf_free>
  while (p != NULL) {
 8013f26:	69bb      	ldr	r3, [r7, #24]
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	d1dc      	bne.n	8013ee6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8013f2c:	6839      	ldr	r1, [r7, #0]
 8013f2e:	6878      	ldr	r0, [r7, #4]
 8013f30:	f000 f8c2 	bl	80140b8 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8013f34:	4b10      	ldr	r3, [pc, #64]	@ (8013f78 <ip_reass_free_complete_datagram+0x140>)
 8013f36:	881b      	ldrh	r3, [r3, #0]
 8013f38:	8bfa      	ldrh	r2, [r7, #30]
 8013f3a:	429a      	cmp	r2, r3
 8013f3c:	d905      	bls.n	8013f4a <ip_reass_free_complete_datagram+0x112>
 8013f3e:	4b09      	ldr	r3, [pc, #36]	@ (8013f64 <ip_reass_free_complete_datagram+0x12c>)
 8013f40:	22d2      	movs	r2, #210	@ 0xd2
 8013f42:	490e      	ldr	r1, [pc, #56]	@ (8013f7c <ip_reass_free_complete_datagram+0x144>)
 8013f44:	4809      	ldr	r0, [pc, #36]	@ (8013f6c <ip_reass_free_complete_datagram+0x134>)
 8013f46:	f001 f855 	bl	8014ff4 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8013f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8013f78 <ip_reass_free_complete_datagram+0x140>)
 8013f4c:	881a      	ldrh	r2, [r3, #0]
 8013f4e:	8bfb      	ldrh	r3, [r7, #30]
 8013f50:	1ad3      	subs	r3, r2, r3
 8013f52:	b29a      	uxth	r2, r3
 8013f54:	4b08      	ldr	r3, [pc, #32]	@ (8013f78 <ip_reass_free_complete_datagram+0x140>)
 8013f56:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8013f58:	8bfb      	ldrh	r3, [r7, #30]
}
 8013f5a:	4618      	mov	r0, r3
 8013f5c:	3720      	adds	r7, #32
 8013f5e:	46bd      	mov	sp, r7
 8013f60:	bd80      	pop	{r7, pc}
 8013f62:	bf00      	nop
 8013f64:	080186bc 	.word	0x080186bc
 8013f68:	080186f8 	.word	0x080186f8
 8013f6c:	08018704 	.word	0x08018704
 8013f70:	0801872c 	.word	0x0801872c
 8013f74:	08018740 	.word	0x08018740
 8013f78:	24007e98 	.word	0x24007e98
 8013f7c:	08018760 	.word	0x08018760

08013f80 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8013f80:	b580      	push	{r7, lr}
 8013f82:	b08a      	sub	sp, #40	@ 0x28
 8013f84:	af00      	add	r7, sp, #0
 8013f86:	6078      	str	r0, [r7, #4]
 8013f88:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8013f8a:	2300      	movs	r3, #0
 8013f8c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8013f8e:	2300      	movs	r3, #0
 8013f90:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8013f92:	2300      	movs	r3, #0
 8013f94:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8013f96:	2300      	movs	r3, #0
 8013f98:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8013f9a:	2300      	movs	r3, #0
 8013f9c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8013f9e:	4b28      	ldr	r3, [pc, #160]	@ (8014040 <ip_reass_remove_oldest_datagram+0xc0>)
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8013fa4:	e030      	b.n	8014008 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8013fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fa8:	695a      	ldr	r2, [r3, #20]
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	68db      	ldr	r3, [r3, #12]
 8013fae:	429a      	cmp	r2, r3
 8013fb0:	d10c      	bne.n	8013fcc <ip_reass_remove_oldest_datagram+0x4c>
 8013fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fb4:	699a      	ldr	r2, [r3, #24]
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	691b      	ldr	r3, [r3, #16]
 8013fba:	429a      	cmp	r2, r3
 8013fbc:	d106      	bne.n	8013fcc <ip_reass_remove_oldest_datagram+0x4c>
 8013fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fc0:	899a      	ldrh	r2, [r3, #12]
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	889b      	ldrh	r3, [r3, #4]
 8013fc6:	b29b      	uxth	r3, r3
 8013fc8:	429a      	cmp	r2, r3
 8013fca:	d014      	beq.n	8013ff6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8013fcc:	693b      	ldr	r3, [r7, #16]
 8013fce:	3301      	adds	r3, #1
 8013fd0:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8013fd2:	6a3b      	ldr	r3, [r7, #32]
 8013fd4:	2b00      	cmp	r3, #0
 8013fd6:	d104      	bne.n	8013fe2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8013fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fda:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8013fdc:	69fb      	ldr	r3, [r7, #28]
 8013fde:	61bb      	str	r3, [r7, #24]
 8013fe0:	e009      	b.n	8013ff6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8013fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fe4:	7fda      	ldrb	r2, [r3, #31]
 8013fe6:	6a3b      	ldr	r3, [r7, #32]
 8013fe8:	7fdb      	ldrb	r3, [r3, #31]
 8013fea:	429a      	cmp	r2, r3
 8013fec:	d803      	bhi.n	8013ff6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8013fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ff0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8013ff2:	69fb      	ldr	r3, [r7, #28]
 8013ff4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8013ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ff8:	681b      	ldr	r3, [r3, #0]
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d001      	beq.n	8014002 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8013ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014000:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8014002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014004:	681b      	ldr	r3, [r3, #0]
 8014006:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8014008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801400a:	2b00      	cmp	r3, #0
 801400c:	d1cb      	bne.n	8013fa6 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801400e:	6a3b      	ldr	r3, [r7, #32]
 8014010:	2b00      	cmp	r3, #0
 8014012:	d008      	beq.n	8014026 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8014014:	69b9      	ldr	r1, [r7, #24]
 8014016:	6a38      	ldr	r0, [r7, #32]
 8014018:	f7ff ff0e 	bl	8013e38 <ip_reass_free_complete_datagram>
 801401c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801401e:	697a      	ldr	r2, [r7, #20]
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	4413      	add	r3, r2
 8014024:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8014026:	697a      	ldr	r2, [r7, #20]
 8014028:	683b      	ldr	r3, [r7, #0]
 801402a:	429a      	cmp	r2, r3
 801402c:	da02      	bge.n	8014034 <ip_reass_remove_oldest_datagram+0xb4>
 801402e:	693b      	ldr	r3, [r7, #16]
 8014030:	2b01      	cmp	r3, #1
 8014032:	dcac      	bgt.n	8013f8e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8014034:	697b      	ldr	r3, [r7, #20]
}
 8014036:	4618      	mov	r0, r3
 8014038:	3728      	adds	r7, #40	@ 0x28
 801403a:	46bd      	mov	sp, r7
 801403c:	bd80      	pop	{r7, pc}
 801403e:	bf00      	nop
 8014040:	24007e94 	.word	0x24007e94

08014044 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8014044:	b580      	push	{r7, lr}
 8014046:	b084      	sub	sp, #16
 8014048:	af00      	add	r7, sp, #0
 801404a:	6078      	str	r0, [r7, #4]
 801404c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801404e:	2004      	movs	r0, #4
 8014050:	f7f7 fc86 	bl	800b960 <memp_malloc>
 8014054:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	2b00      	cmp	r3, #0
 801405a:	d110      	bne.n	801407e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801405c:	6839      	ldr	r1, [r7, #0]
 801405e:	6878      	ldr	r0, [r7, #4]
 8014060:	f7ff ff8e 	bl	8013f80 <ip_reass_remove_oldest_datagram>
 8014064:	4602      	mov	r2, r0
 8014066:	683b      	ldr	r3, [r7, #0]
 8014068:	4293      	cmp	r3, r2
 801406a:	dc03      	bgt.n	8014074 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801406c:	2004      	movs	r0, #4
 801406e:	f7f7 fc77 	bl	800b960 <memp_malloc>
 8014072:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8014074:	68fb      	ldr	r3, [r7, #12]
 8014076:	2b00      	cmp	r3, #0
 8014078:	d101      	bne.n	801407e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801407a:	2300      	movs	r3, #0
 801407c:	e016      	b.n	80140ac <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801407e:	2220      	movs	r2, #32
 8014080:	2100      	movs	r1, #0
 8014082:	68f8      	ldr	r0, [r7, #12]
 8014084:	f001 f81b 	bl	80150be <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8014088:	68fb      	ldr	r3, [r7, #12]
 801408a:	220f      	movs	r2, #15
 801408c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801408e:	4b09      	ldr	r3, [pc, #36]	@ (80140b4 <ip_reass_enqueue_new_datagram+0x70>)
 8014090:	681a      	ldr	r2, [r3, #0]
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8014096:	4a07      	ldr	r2, [pc, #28]	@ (80140b4 <ip_reass_enqueue_new_datagram+0x70>)
 8014098:	68fb      	ldr	r3, [r7, #12]
 801409a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	3308      	adds	r3, #8
 80140a0:	2214      	movs	r2, #20
 80140a2:	6879      	ldr	r1, [r7, #4]
 80140a4:	4618      	mov	r0, r3
 80140a6:	f001 f880 	bl	80151aa <memcpy>
  return ipr;
 80140aa:	68fb      	ldr	r3, [r7, #12]
}
 80140ac:	4618      	mov	r0, r3
 80140ae:	3710      	adds	r7, #16
 80140b0:	46bd      	mov	sp, r7
 80140b2:	bd80      	pop	{r7, pc}
 80140b4:	24007e94 	.word	0x24007e94

080140b8 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80140b8:	b580      	push	{r7, lr}
 80140ba:	b082      	sub	sp, #8
 80140bc:	af00      	add	r7, sp, #0
 80140be:	6078      	str	r0, [r7, #4]
 80140c0:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80140c2:	4b10      	ldr	r3, [pc, #64]	@ (8014104 <ip_reass_dequeue_datagram+0x4c>)
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	687a      	ldr	r2, [r7, #4]
 80140c8:	429a      	cmp	r2, r3
 80140ca:	d104      	bne.n	80140d6 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	681b      	ldr	r3, [r3, #0]
 80140d0:	4a0c      	ldr	r2, [pc, #48]	@ (8014104 <ip_reass_dequeue_datagram+0x4c>)
 80140d2:	6013      	str	r3, [r2, #0]
 80140d4:	e00d      	b.n	80140f2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80140d6:	683b      	ldr	r3, [r7, #0]
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d106      	bne.n	80140ea <ip_reass_dequeue_datagram+0x32>
 80140dc:	4b0a      	ldr	r3, [pc, #40]	@ (8014108 <ip_reass_dequeue_datagram+0x50>)
 80140de:	f240 1245 	movw	r2, #325	@ 0x145
 80140e2:	490a      	ldr	r1, [pc, #40]	@ (801410c <ip_reass_dequeue_datagram+0x54>)
 80140e4:	480a      	ldr	r0, [pc, #40]	@ (8014110 <ip_reass_dequeue_datagram+0x58>)
 80140e6:	f000 ff85 	bl	8014ff4 <iprintf>
    prev->next = ipr->next;
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	681a      	ldr	r2, [r3, #0]
 80140ee:	683b      	ldr	r3, [r7, #0]
 80140f0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80140f2:	6879      	ldr	r1, [r7, #4]
 80140f4:	2004      	movs	r0, #4
 80140f6:	f7f7 fca9 	bl	800ba4c <memp_free>
}
 80140fa:	bf00      	nop
 80140fc:	3708      	adds	r7, #8
 80140fe:	46bd      	mov	sp, r7
 8014100:	bd80      	pop	{r7, pc}
 8014102:	bf00      	nop
 8014104:	24007e94 	.word	0x24007e94
 8014108:	080186bc 	.word	0x080186bc
 801410c:	08018784 	.word	0x08018784
 8014110:	08018704 	.word	0x08018704

08014114 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8014114:	b580      	push	{r7, lr}
 8014116:	b08c      	sub	sp, #48	@ 0x30
 8014118:	af00      	add	r7, sp, #0
 801411a:	60f8      	str	r0, [r7, #12]
 801411c:	60b9      	str	r1, [r7, #8]
 801411e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8014120:	2300      	movs	r3, #0
 8014122:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8014124:	2301      	movs	r3, #1
 8014126:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8014128:	68bb      	ldr	r3, [r7, #8]
 801412a:	685b      	ldr	r3, [r3, #4]
 801412c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801412e:	69fb      	ldr	r3, [r7, #28]
 8014130:	885b      	ldrh	r3, [r3, #2]
 8014132:	b29b      	uxth	r3, r3
 8014134:	4618      	mov	r0, r3
 8014136:	f7f6 fe95 	bl	800ae64 <lwip_htons>
 801413a:	4603      	mov	r3, r0
 801413c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801413e:	69fb      	ldr	r3, [r7, #28]
 8014140:	781b      	ldrb	r3, [r3, #0]
 8014142:	f003 030f 	and.w	r3, r3, #15
 8014146:	b2db      	uxtb	r3, r3
 8014148:	009b      	lsls	r3, r3, #2
 801414a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801414c:	7e7b      	ldrb	r3, [r7, #25]
 801414e:	b29b      	uxth	r3, r3
 8014150:	8b7a      	ldrh	r2, [r7, #26]
 8014152:	429a      	cmp	r2, r3
 8014154:	d202      	bcs.n	801415c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014156:	f04f 33ff 	mov.w	r3, #4294967295
 801415a:	e135      	b.n	80143c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801415c:	7e7b      	ldrb	r3, [r7, #25]
 801415e:	b29b      	uxth	r3, r3
 8014160:	8b7a      	ldrh	r2, [r7, #26]
 8014162:	1ad3      	subs	r3, r2, r3
 8014164:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8014166:	69fb      	ldr	r3, [r7, #28]
 8014168:	88db      	ldrh	r3, [r3, #6]
 801416a:	b29b      	uxth	r3, r3
 801416c:	4618      	mov	r0, r3
 801416e:	f7f6 fe79 	bl	800ae64 <lwip_htons>
 8014172:	4603      	mov	r3, r0
 8014174:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014178:	b29b      	uxth	r3, r3
 801417a:	00db      	lsls	r3, r3, #3
 801417c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801417e:	68bb      	ldr	r3, [r7, #8]
 8014180:	685b      	ldr	r3, [r3, #4]
 8014182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 8014184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014186:	2200      	movs	r2, #0
 8014188:	701a      	strb	r2, [r3, #0]
 801418a:	2200      	movs	r2, #0
 801418c:	705a      	strb	r2, [r3, #1]
 801418e:	2200      	movs	r2, #0
 8014190:	709a      	strb	r2, [r3, #2]
 8014192:	2200      	movs	r2, #0
 8014194:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8014196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014198:	8afa      	ldrh	r2, [r7, #22]
 801419a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801419c:	8afa      	ldrh	r2, [r7, #22]
 801419e:	8b7b      	ldrh	r3, [r7, #26]
 80141a0:	4413      	add	r3, r2
 80141a2:	b29a      	uxth	r2, r3
 80141a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141a6:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80141a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141aa:	88db      	ldrh	r3, [r3, #6]
 80141ac:	b29b      	uxth	r3, r3
 80141ae:	8afa      	ldrh	r2, [r7, #22]
 80141b0:	429a      	cmp	r2, r3
 80141b2:	d902      	bls.n	80141ba <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80141b4:	f04f 33ff 	mov.w	r3, #4294967295
 80141b8:	e106      	b.n	80143c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80141ba:	68fb      	ldr	r3, [r7, #12]
 80141bc:	685b      	ldr	r3, [r3, #4]
 80141be:	627b      	str	r3, [r7, #36]	@ 0x24
 80141c0:	e068      	b.n	8014294 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80141c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141c4:	685b      	ldr	r3, [r3, #4]
 80141c6:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 80141c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141ca:	889b      	ldrh	r3, [r3, #4]
 80141cc:	b29a      	uxth	r2, r3
 80141ce:	693b      	ldr	r3, [r7, #16]
 80141d0:	889b      	ldrh	r3, [r3, #4]
 80141d2:	b29b      	uxth	r3, r3
 80141d4:	429a      	cmp	r2, r3
 80141d6:	d235      	bcs.n	8014244 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80141d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80141dc:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80141de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141e0:	2b00      	cmp	r3, #0
 80141e2:	d020      	beq.n	8014226 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80141e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141e6:	889b      	ldrh	r3, [r3, #4]
 80141e8:	b29a      	uxth	r2, r3
 80141ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141ec:	88db      	ldrh	r3, [r3, #6]
 80141ee:	b29b      	uxth	r3, r3
 80141f0:	429a      	cmp	r2, r3
 80141f2:	d307      	bcc.n	8014204 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80141f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141f6:	88db      	ldrh	r3, [r3, #6]
 80141f8:	b29a      	uxth	r2, r3
 80141fa:	693b      	ldr	r3, [r7, #16]
 80141fc:	889b      	ldrh	r3, [r3, #4]
 80141fe:	b29b      	uxth	r3, r3
 8014200:	429a      	cmp	r2, r3
 8014202:	d902      	bls.n	801420a <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014204:	f04f 33ff 	mov.w	r3, #4294967295
 8014208:	e0de      	b.n	80143c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801420a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801420c:	68ba      	ldr	r2, [r7, #8]
 801420e:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8014210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014212:	88db      	ldrh	r3, [r3, #6]
 8014214:	b29a      	uxth	r2, r3
 8014216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014218:	889b      	ldrh	r3, [r3, #4]
 801421a:	b29b      	uxth	r3, r3
 801421c:	429a      	cmp	r2, r3
 801421e:	d03d      	beq.n	801429c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8014220:	2300      	movs	r3, #0
 8014222:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8014224:	e03a      	b.n	801429c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8014226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014228:	88db      	ldrh	r3, [r3, #6]
 801422a:	b29a      	uxth	r2, r3
 801422c:	693b      	ldr	r3, [r7, #16]
 801422e:	889b      	ldrh	r3, [r3, #4]
 8014230:	b29b      	uxth	r3, r3
 8014232:	429a      	cmp	r2, r3
 8014234:	d902      	bls.n	801423c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014236:	f04f 33ff 	mov.w	r3, #4294967295
 801423a:	e0c5      	b.n	80143c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	68ba      	ldr	r2, [r7, #8]
 8014240:	605a      	str	r2, [r3, #4]
      break;
 8014242:	e02b      	b.n	801429c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8014244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014246:	889b      	ldrh	r3, [r3, #4]
 8014248:	b29a      	uxth	r2, r3
 801424a:	693b      	ldr	r3, [r7, #16]
 801424c:	889b      	ldrh	r3, [r3, #4]
 801424e:	b29b      	uxth	r3, r3
 8014250:	429a      	cmp	r2, r3
 8014252:	d102      	bne.n	801425a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014254:	f04f 33ff 	mov.w	r3, #4294967295
 8014258:	e0b6      	b.n	80143c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801425a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801425c:	889b      	ldrh	r3, [r3, #4]
 801425e:	b29a      	uxth	r2, r3
 8014260:	693b      	ldr	r3, [r7, #16]
 8014262:	88db      	ldrh	r3, [r3, #6]
 8014264:	b29b      	uxth	r3, r3
 8014266:	429a      	cmp	r2, r3
 8014268:	d202      	bcs.n	8014270 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801426a:	f04f 33ff 	mov.w	r3, #4294967295
 801426e:	e0ab      	b.n	80143c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8014270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014272:	2b00      	cmp	r3, #0
 8014274:	d009      	beq.n	801428a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8014276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014278:	88db      	ldrh	r3, [r3, #6]
 801427a:	b29a      	uxth	r2, r3
 801427c:	693b      	ldr	r3, [r7, #16]
 801427e:	889b      	ldrh	r3, [r3, #4]
 8014280:	b29b      	uxth	r3, r3
 8014282:	429a      	cmp	r2, r3
 8014284:	d001      	beq.n	801428a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8014286:	2300      	movs	r3, #0
 8014288:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801428a:	693b      	ldr	r3, [r7, #16]
 801428c:	681b      	ldr	r3, [r3, #0]
 801428e:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8014290:	693b      	ldr	r3, [r7, #16]
 8014292:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 8014294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014296:	2b00      	cmp	r3, #0
 8014298:	d193      	bne.n	80141c2 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801429a:	e000      	b.n	801429e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801429c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801429e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d12d      	bne.n	8014300 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80142a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d01c      	beq.n	80142e4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80142aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142ac:	88db      	ldrh	r3, [r3, #6]
 80142ae:	b29a      	uxth	r2, r3
 80142b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142b2:	889b      	ldrh	r3, [r3, #4]
 80142b4:	b29b      	uxth	r3, r3
 80142b6:	429a      	cmp	r2, r3
 80142b8:	d906      	bls.n	80142c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80142ba:	4b45      	ldr	r3, [pc, #276]	@ (80143d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80142bc:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 80142c0:	4944      	ldr	r1, [pc, #272]	@ (80143d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80142c2:	4845      	ldr	r0, [pc, #276]	@ (80143d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80142c4:	f000 fe96 	bl	8014ff4 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80142c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142ca:	68ba      	ldr	r2, [r7, #8]
 80142cc:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80142ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142d0:	88db      	ldrh	r3, [r3, #6]
 80142d2:	b29a      	uxth	r2, r3
 80142d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142d6:	889b      	ldrh	r3, [r3, #4]
 80142d8:	b29b      	uxth	r3, r3
 80142da:	429a      	cmp	r2, r3
 80142dc:	d010      	beq.n	8014300 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80142de:	2300      	movs	r3, #0
 80142e0:	623b      	str	r3, [r7, #32]
 80142e2:	e00d      	b.n	8014300 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80142e4:	68fb      	ldr	r3, [r7, #12]
 80142e6:	685b      	ldr	r3, [r3, #4]
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d006      	beq.n	80142fa <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80142ec:	4b38      	ldr	r3, [pc, #224]	@ (80143d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80142ee:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 80142f2:	493a      	ldr	r1, [pc, #232]	@ (80143dc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80142f4:	4838      	ldr	r0, [pc, #224]	@ (80143d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80142f6:	f000 fe7d 	bl	8014ff4 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80142fa:	68fb      	ldr	r3, [r7, #12]
 80142fc:	68ba      	ldr	r2, [r7, #8]
 80142fe:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	2b00      	cmp	r3, #0
 8014304:	d105      	bne.n	8014312 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	7f9b      	ldrb	r3, [r3, #30]
 801430a:	f003 0301 	and.w	r3, r3, #1
 801430e:	2b00      	cmp	r3, #0
 8014310:	d059      	beq.n	80143c6 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8014312:	6a3b      	ldr	r3, [r7, #32]
 8014314:	2b00      	cmp	r3, #0
 8014316:	d04f      	beq.n	80143b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8014318:	68fb      	ldr	r3, [r7, #12]
 801431a:	685b      	ldr	r3, [r3, #4]
 801431c:	2b00      	cmp	r3, #0
 801431e:	d006      	beq.n	801432e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8014320:	68fb      	ldr	r3, [r7, #12]
 8014322:	685b      	ldr	r3, [r3, #4]
 8014324:	685b      	ldr	r3, [r3, #4]
 8014326:	889b      	ldrh	r3, [r3, #4]
 8014328:	b29b      	uxth	r3, r3
 801432a:	2b00      	cmp	r3, #0
 801432c:	d002      	beq.n	8014334 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801432e:	2300      	movs	r3, #0
 8014330:	623b      	str	r3, [r7, #32]
 8014332:	e041      	b.n	80143b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8014334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014336:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8014338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801433a:	681b      	ldr	r3, [r3, #0]
 801433c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801433e:	e012      	b.n	8014366 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8014340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014342:	685b      	ldr	r3, [r3, #4]
 8014344:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 8014346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014348:	88db      	ldrh	r3, [r3, #6]
 801434a:	b29a      	uxth	r2, r3
 801434c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801434e:	889b      	ldrh	r3, [r3, #4]
 8014350:	b29b      	uxth	r3, r3
 8014352:	429a      	cmp	r2, r3
 8014354:	d002      	beq.n	801435c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8014356:	2300      	movs	r3, #0
 8014358:	623b      	str	r3, [r7, #32]
            break;
 801435a:	e007      	b.n	801436c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801435c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801435e:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8014360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014362:	681b      	ldr	r3, [r3, #0]
 8014364:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8014366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014368:	2b00      	cmp	r3, #0
 801436a:	d1e9      	bne.n	8014340 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801436c:	6a3b      	ldr	r3, [r7, #32]
 801436e:	2b00      	cmp	r3, #0
 8014370:	d022      	beq.n	80143b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	685b      	ldr	r3, [r3, #4]
 8014376:	2b00      	cmp	r3, #0
 8014378:	d106      	bne.n	8014388 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801437a:	4b15      	ldr	r3, [pc, #84]	@ (80143d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801437c:	f240 12df 	movw	r2, #479	@ 0x1df
 8014380:	4917      	ldr	r1, [pc, #92]	@ (80143e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014382:	4815      	ldr	r0, [pc, #84]	@ (80143d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014384:	f000 fe36 	bl	8014ff4 <iprintf>
          LWIP_ASSERT("sanity check",
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	685b      	ldr	r3, [r3, #4]
 801438c:	685b      	ldr	r3, [r3, #4]
 801438e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014390:	429a      	cmp	r2, r3
 8014392:	d106      	bne.n	80143a2 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8014394:	4b0e      	ldr	r3, [pc, #56]	@ (80143d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014396:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801439a:	4911      	ldr	r1, [pc, #68]	@ (80143e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801439c:	480e      	ldr	r0, [pc, #56]	@ (80143d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801439e:	f000 fe29 	bl	8014ff4 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80143a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	2b00      	cmp	r3, #0
 80143a8:	d006      	beq.n	80143b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80143aa:	4b09      	ldr	r3, [pc, #36]	@ (80143d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80143ac:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 80143b0:	490c      	ldr	r1, [pc, #48]	@ (80143e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80143b2:	4809      	ldr	r0, [pc, #36]	@ (80143d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80143b4:	f000 fe1e 	bl	8014ff4 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80143b8:	6a3b      	ldr	r3, [r7, #32]
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	bf14      	ite	ne
 80143be:	2301      	movne	r3, #1
 80143c0:	2300      	moveq	r3, #0
 80143c2:	b2db      	uxtb	r3, r3
 80143c4:	e000      	b.n	80143c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80143c6:	2300      	movs	r3, #0
}
 80143c8:	4618      	mov	r0, r3
 80143ca:	3730      	adds	r7, #48	@ 0x30
 80143cc:	46bd      	mov	sp, r7
 80143ce:	bd80      	pop	{r7, pc}
 80143d0:	080186bc 	.word	0x080186bc
 80143d4:	080187a0 	.word	0x080187a0
 80143d8:	08018704 	.word	0x08018704
 80143dc:	080187c0 	.word	0x080187c0
 80143e0:	080187f8 	.word	0x080187f8
 80143e4:	08018808 	.word	0x08018808

080143e8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b08e      	sub	sp, #56	@ 0x38
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	685b      	ldr	r3, [r3, #4]
 80143f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80143f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143f8:	781b      	ldrb	r3, [r3, #0]
 80143fa:	f003 030f 	and.w	r3, r3, #15
 80143fe:	b2db      	uxtb	r3, r3
 8014400:	009b      	lsls	r3, r3, #2
 8014402:	b2db      	uxtb	r3, r3
 8014404:	2b14      	cmp	r3, #20
 8014406:	f040 8171 	bne.w	80146ec <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801440a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801440c:	88db      	ldrh	r3, [r3, #6]
 801440e:	b29b      	uxth	r3, r3
 8014410:	4618      	mov	r0, r3
 8014412:	f7f6 fd27 	bl	800ae64 <lwip_htons>
 8014416:	4603      	mov	r3, r0
 8014418:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801441c:	b29b      	uxth	r3, r3
 801441e:	00db      	lsls	r3, r3, #3
 8014420:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8014422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014424:	885b      	ldrh	r3, [r3, #2]
 8014426:	b29b      	uxth	r3, r3
 8014428:	4618      	mov	r0, r3
 801442a:	f7f6 fd1b 	bl	800ae64 <lwip_htons>
 801442e:	4603      	mov	r3, r0
 8014430:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8014432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014434:	781b      	ldrb	r3, [r3, #0]
 8014436:	f003 030f 	and.w	r3, r3, #15
 801443a:	b2db      	uxtb	r3, r3
 801443c:	009b      	lsls	r3, r3, #2
 801443e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 8014442:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014446:	b29b      	uxth	r3, r3
 8014448:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801444a:	429a      	cmp	r2, r3
 801444c:	f0c0 8150 	bcc.w	80146f0 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8014450:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014454:	b29b      	uxth	r3, r3
 8014456:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8014458:	1ad3      	subs	r3, r2, r3
 801445a:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801445c:	6878      	ldr	r0, [r7, #4]
 801445e:	f7f8 fa31 	bl	800c8c4 <pbuf_clen>
 8014462:	4603      	mov	r3, r0
 8014464:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8014466:	4b8c      	ldr	r3, [pc, #560]	@ (8014698 <ip4_reass+0x2b0>)
 8014468:	881b      	ldrh	r3, [r3, #0]
 801446a:	461a      	mov	r2, r3
 801446c:	8c3b      	ldrh	r3, [r7, #32]
 801446e:	4413      	add	r3, r2
 8014470:	2b0a      	cmp	r3, #10
 8014472:	dd10      	ble.n	8014496 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014474:	8c3b      	ldrh	r3, [r7, #32]
 8014476:	4619      	mov	r1, r3
 8014478:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801447a:	f7ff fd81 	bl	8013f80 <ip_reass_remove_oldest_datagram>
 801447e:	4603      	mov	r3, r0
 8014480:	2b00      	cmp	r3, #0
 8014482:	f000 8137 	beq.w	80146f4 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8014486:	4b84      	ldr	r3, [pc, #528]	@ (8014698 <ip4_reass+0x2b0>)
 8014488:	881b      	ldrh	r3, [r3, #0]
 801448a:	461a      	mov	r2, r3
 801448c:	8c3b      	ldrh	r3, [r7, #32]
 801448e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014490:	2b0a      	cmp	r3, #10
 8014492:	f300 812f 	bgt.w	80146f4 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8014496:	4b81      	ldr	r3, [pc, #516]	@ (801469c <ip4_reass+0x2b4>)
 8014498:	681b      	ldr	r3, [r3, #0]
 801449a:	633b      	str	r3, [r7, #48]	@ 0x30
 801449c:	e015      	b.n	80144ca <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801449e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144a0:	695a      	ldr	r2, [r3, #20]
 80144a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144a4:	68db      	ldr	r3, [r3, #12]
 80144a6:	429a      	cmp	r2, r3
 80144a8:	d10c      	bne.n	80144c4 <ip4_reass+0xdc>
 80144aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144ac:	699a      	ldr	r2, [r3, #24]
 80144ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144b0:	691b      	ldr	r3, [r3, #16]
 80144b2:	429a      	cmp	r2, r3
 80144b4:	d106      	bne.n	80144c4 <ip4_reass+0xdc>
 80144b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144b8:	899a      	ldrh	r2, [r3, #12]
 80144ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144bc:	889b      	ldrh	r3, [r3, #4]
 80144be:	b29b      	uxth	r3, r3
 80144c0:	429a      	cmp	r2, r3
 80144c2:	d006      	beq.n	80144d2 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80144c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144c6:	681b      	ldr	r3, [r3, #0]
 80144c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80144ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d1e6      	bne.n	801449e <ip4_reass+0xb6>
 80144d0:	e000      	b.n	80144d4 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80144d2:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80144d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d109      	bne.n	80144ee <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80144da:	8c3b      	ldrh	r3, [r7, #32]
 80144dc:	4619      	mov	r1, r3
 80144de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80144e0:	f7ff fdb0 	bl	8014044 <ip_reass_enqueue_new_datagram>
 80144e4:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80144e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	d11c      	bne.n	8014526 <ip4_reass+0x13e>
      goto nullreturn;
 80144ec:	e105      	b.n	80146fa <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80144ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144f0:	88db      	ldrh	r3, [r3, #6]
 80144f2:	b29b      	uxth	r3, r3
 80144f4:	4618      	mov	r0, r3
 80144f6:	f7f6 fcb5 	bl	800ae64 <lwip_htons>
 80144fa:	4603      	mov	r3, r0
 80144fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014500:	2b00      	cmp	r3, #0
 8014502:	d110      	bne.n	8014526 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8014504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014506:	89db      	ldrh	r3, [r3, #14]
 8014508:	4618      	mov	r0, r3
 801450a:	f7f6 fcab 	bl	800ae64 <lwip_htons>
 801450e:	4603      	mov	r3, r0
 8014510:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014514:	2b00      	cmp	r3, #0
 8014516:	d006      	beq.n	8014526 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8014518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801451a:	3308      	adds	r3, #8
 801451c:	2214      	movs	r2, #20
 801451e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014520:	4618      	mov	r0, r3
 8014522:	f000 fe42 	bl	80151aa <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8014526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014528:	88db      	ldrh	r3, [r3, #6]
 801452a:	b29b      	uxth	r3, r3
 801452c:	f003 0320 	and.w	r3, r3, #32
 8014530:	2b00      	cmp	r3, #0
 8014532:	bf0c      	ite	eq
 8014534:	2301      	moveq	r3, #1
 8014536:	2300      	movne	r3, #0
 8014538:	b2db      	uxtb	r3, r3
 801453a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801453c:	69fb      	ldr	r3, [r7, #28]
 801453e:	2b00      	cmp	r3, #0
 8014540:	d00e      	beq.n	8014560 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8014542:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8014544:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014546:	4413      	add	r3, r2
 8014548:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801454a:	8b7a      	ldrh	r2, [r7, #26]
 801454c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801454e:	429a      	cmp	r2, r3
 8014550:	f0c0 80a0 	bcc.w	8014694 <ip4_reass+0x2ac>
 8014554:	8b7b      	ldrh	r3, [r7, #26]
 8014556:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801455a:	4293      	cmp	r3, r2
 801455c:	f200 809a 	bhi.w	8014694 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8014560:	69fa      	ldr	r2, [r7, #28]
 8014562:	6879      	ldr	r1, [r7, #4]
 8014564:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014566:	f7ff fdd5 	bl	8014114 <ip_reass_chain_frag_into_datagram_and_validate>
 801456a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801456c:	697b      	ldr	r3, [r7, #20]
 801456e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014572:	f000 809b 	beq.w	80146ac <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8014576:	4b48      	ldr	r3, [pc, #288]	@ (8014698 <ip4_reass+0x2b0>)
 8014578:	881a      	ldrh	r2, [r3, #0]
 801457a:	8c3b      	ldrh	r3, [r7, #32]
 801457c:	4413      	add	r3, r2
 801457e:	b29a      	uxth	r2, r3
 8014580:	4b45      	ldr	r3, [pc, #276]	@ (8014698 <ip4_reass+0x2b0>)
 8014582:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8014584:	69fb      	ldr	r3, [r7, #28]
 8014586:	2b00      	cmp	r3, #0
 8014588:	d00d      	beq.n	80145a6 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801458a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801458c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801458e:	4413      	add	r3, r2
 8014590:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8014592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014594:	8a7a      	ldrh	r2, [r7, #18]
 8014596:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8014598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801459a:	7f9b      	ldrb	r3, [r3, #30]
 801459c:	f043 0301 	orr.w	r3, r3, #1
 80145a0:	b2da      	uxtb	r2, r3
 80145a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145a4:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80145a6:	697b      	ldr	r3, [r7, #20]
 80145a8:	2b01      	cmp	r3, #1
 80145aa:	d171      	bne.n	8014690 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80145ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145ae:	8b9b      	ldrh	r3, [r3, #28]
 80145b0:	3314      	adds	r3, #20
 80145b2:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80145b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145b6:	685b      	ldr	r3, [r3, #4]
 80145b8:	685b      	ldr	r3, [r3, #4]
 80145ba:	681b      	ldr	r3, [r3, #0]
 80145bc:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80145be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145c0:	685b      	ldr	r3, [r3, #4]
 80145c2:	685b      	ldr	r3, [r3, #4]
 80145c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80145c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145c8:	3308      	adds	r3, #8
 80145ca:	2214      	movs	r2, #20
 80145cc:	4619      	mov	r1, r3
 80145ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80145d0:	f000 fdeb 	bl	80151aa <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80145d4:	8a3b      	ldrh	r3, [r7, #16]
 80145d6:	4618      	mov	r0, r3
 80145d8:	f7f6 fc44 	bl	800ae64 <lwip_htons>
 80145dc:	4603      	mov	r3, r0
 80145de:	461a      	mov	r2, r3
 80145e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145e2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80145e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145e6:	2200      	movs	r2, #0
 80145e8:	719a      	strb	r2, [r3, #6]
 80145ea:	2200      	movs	r2, #0
 80145ec:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80145ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145f0:	2200      	movs	r2, #0
 80145f2:	729a      	strb	r2, [r3, #10]
 80145f4:	2200      	movs	r2, #0
 80145f6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80145f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145fa:	685b      	ldr	r3, [r3, #4]
 80145fc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80145fe:	e00d      	b.n	801461c <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8014600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014602:	685b      	ldr	r3, [r3, #4]
 8014604:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8014606:	2114      	movs	r1, #20
 8014608:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801460a:	f7f8 f847 	bl	800c69c <pbuf_remove_header>
      pbuf_cat(p, r);
 801460e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014610:	6878      	ldr	r0, [r7, #4]
 8014612:	f7f8 f997 	bl	800c944 <pbuf_cat>
      r = iprh->next_pbuf;
 8014616:	68fb      	ldr	r3, [r7, #12]
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801461c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801461e:	2b00      	cmp	r3, #0
 8014620:	d1ee      	bne.n	8014600 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8014622:	4b1e      	ldr	r3, [pc, #120]	@ (801469c <ip4_reass+0x2b4>)
 8014624:	681b      	ldr	r3, [r3, #0]
 8014626:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014628:	429a      	cmp	r2, r3
 801462a:	d102      	bne.n	8014632 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801462c:	2300      	movs	r3, #0
 801462e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014630:	e010      	b.n	8014654 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014632:	4b1a      	ldr	r3, [pc, #104]	@ (801469c <ip4_reass+0x2b4>)
 8014634:	681b      	ldr	r3, [r3, #0]
 8014636:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014638:	e007      	b.n	801464a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801463a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801463c:	681b      	ldr	r3, [r3, #0]
 801463e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014640:	429a      	cmp	r2, r3
 8014642:	d006      	beq.n	8014652 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014646:	681b      	ldr	r3, [r3, #0]
 8014648:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801464a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801464c:	2b00      	cmp	r3, #0
 801464e:	d1f4      	bne.n	801463a <ip4_reass+0x252>
 8014650:	e000      	b.n	8014654 <ip4_reass+0x26c>
          break;
 8014652:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8014654:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014656:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014658:	f7ff fd2e 	bl	80140b8 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801465c:	6878      	ldr	r0, [r7, #4]
 801465e:	f7f8 f931 	bl	800c8c4 <pbuf_clen>
 8014662:	4603      	mov	r3, r0
 8014664:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8014666:	4b0c      	ldr	r3, [pc, #48]	@ (8014698 <ip4_reass+0x2b0>)
 8014668:	881b      	ldrh	r3, [r3, #0]
 801466a:	8c3a      	ldrh	r2, [r7, #32]
 801466c:	429a      	cmp	r2, r3
 801466e:	d906      	bls.n	801467e <ip4_reass+0x296>
 8014670:	4b0b      	ldr	r3, [pc, #44]	@ (80146a0 <ip4_reass+0x2b8>)
 8014672:	f240 229b 	movw	r2, #667	@ 0x29b
 8014676:	490b      	ldr	r1, [pc, #44]	@ (80146a4 <ip4_reass+0x2bc>)
 8014678:	480b      	ldr	r0, [pc, #44]	@ (80146a8 <ip4_reass+0x2c0>)
 801467a:	f000 fcbb 	bl	8014ff4 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801467e:	4b06      	ldr	r3, [pc, #24]	@ (8014698 <ip4_reass+0x2b0>)
 8014680:	881a      	ldrh	r2, [r3, #0]
 8014682:	8c3b      	ldrh	r3, [r7, #32]
 8014684:	1ad3      	subs	r3, r2, r3
 8014686:	b29a      	uxth	r2, r3
 8014688:	4b03      	ldr	r3, [pc, #12]	@ (8014698 <ip4_reass+0x2b0>)
 801468a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	e038      	b.n	8014702 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8014690:	2300      	movs	r3, #0
 8014692:	e036      	b.n	8014702 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8014694:	bf00      	nop
 8014696:	e00a      	b.n	80146ae <ip4_reass+0x2c6>
 8014698:	24007e98 	.word	0x24007e98
 801469c:	24007e94 	.word	0x24007e94
 80146a0:	080186bc 	.word	0x080186bc
 80146a4:	0801882c 	.word	0x0801882c
 80146a8:	08018704 	.word	0x08018704
    goto nullreturn_ipr;
 80146ac:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80146ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d106      	bne.n	80146c2 <ip4_reass+0x2da>
 80146b4:	4b15      	ldr	r3, [pc, #84]	@ (801470c <ip4_reass+0x324>)
 80146b6:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 80146ba:	4915      	ldr	r1, [pc, #84]	@ (8014710 <ip4_reass+0x328>)
 80146bc:	4815      	ldr	r0, [pc, #84]	@ (8014714 <ip4_reass+0x32c>)
 80146be:	f000 fc99 	bl	8014ff4 <iprintf>
  if (ipr->p == NULL) {
 80146c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146c4:	685b      	ldr	r3, [r3, #4]
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d116      	bne.n	80146f8 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80146ca:	4b13      	ldr	r3, [pc, #76]	@ (8014718 <ip4_reass+0x330>)
 80146cc:	681b      	ldr	r3, [r3, #0]
 80146ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80146d0:	429a      	cmp	r2, r3
 80146d2:	d006      	beq.n	80146e2 <ip4_reass+0x2fa>
 80146d4:	4b0d      	ldr	r3, [pc, #52]	@ (801470c <ip4_reass+0x324>)
 80146d6:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80146da:	4910      	ldr	r1, [pc, #64]	@ (801471c <ip4_reass+0x334>)
 80146dc:	480d      	ldr	r0, [pc, #52]	@ (8014714 <ip4_reass+0x32c>)
 80146de:	f000 fc89 	bl	8014ff4 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80146e2:	2100      	movs	r1, #0
 80146e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80146e6:	f7ff fce7 	bl	80140b8 <ip_reass_dequeue_datagram>
 80146ea:	e006      	b.n	80146fa <ip4_reass+0x312>
    goto nullreturn;
 80146ec:	bf00      	nop
 80146ee:	e004      	b.n	80146fa <ip4_reass+0x312>
    goto nullreturn;
 80146f0:	bf00      	nop
 80146f2:	e002      	b.n	80146fa <ip4_reass+0x312>
      goto nullreturn;
 80146f4:	bf00      	nop
 80146f6:	e000      	b.n	80146fa <ip4_reass+0x312>
  }

nullreturn:
 80146f8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80146fa:	6878      	ldr	r0, [r7, #4]
 80146fc:	f7f8 f854 	bl	800c7a8 <pbuf_free>
  return NULL;
 8014700:	2300      	movs	r3, #0
}
 8014702:	4618      	mov	r0, r3
 8014704:	3738      	adds	r7, #56	@ 0x38
 8014706:	46bd      	mov	sp, r7
 8014708:	bd80      	pop	{r7, pc}
 801470a:	bf00      	nop
 801470c:	080186bc 	.word	0x080186bc
 8014710:	08018848 	.word	0x08018848
 8014714:	08018704 	.word	0x08018704
 8014718:	24007e94 	.word	0x24007e94
 801471c:	08018854 	.word	0x08018854

08014720 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8014720:	b580      	push	{r7, lr}
 8014722:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8014724:	2005      	movs	r0, #5
 8014726:	f7f7 f91b 	bl	800b960 <memp_malloc>
 801472a:	4603      	mov	r3, r0
}
 801472c:	4618      	mov	r0, r3
 801472e:	bd80      	pop	{r7, pc}

08014730 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8014730:	b580      	push	{r7, lr}
 8014732:	b082      	sub	sp, #8
 8014734:	af00      	add	r7, sp, #0
 8014736:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	2b00      	cmp	r3, #0
 801473c:	d106      	bne.n	801474c <ip_frag_free_pbuf_custom_ref+0x1c>
 801473e:	4b07      	ldr	r3, [pc, #28]	@ (801475c <ip_frag_free_pbuf_custom_ref+0x2c>)
 8014740:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8014744:	4906      	ldr	r1, [pc, #24]	@ (8014760 <ip_frag_free_pbuf_custom_ref+0x30>)
 8014746:	4807      	ldr	r0, [pc, #28]	@ (8014764 <ip_frag_free_pbuf_custom_ref+0x34>)
 8014748:	f000 fc54 	bl	8014ff4 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801474c:	6879      	ldr	r1, [r7, #4]
 801474e:	2005      	movs	r0, #5
 8014750:	f7f7 f97c 	bl	800ba4c <memp_free>
}
 8014754:	bf00      	nop
 8014756:	3708      	adds	r7, #8
 8014758:	46bd      	mov	sp, r7
 801475a:	bd80      	pop	{r7, pc}
 801475c:	080186bc 	.word	0x080186bc
 8014760:	08018874 	.word	0x08018874
 8014764:	08018704 	.word	0x08018704

08014768 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8014768:	b580      	push	{r7, lr}
 801476a:	b084      	sub	sp, #16
 801476c:	af00      	add	r7, sp, #0
 801476e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	2b00      	cmp	r3, #0
 8014778:	d106      	bne.n	8014788 <ipfrag_free_pbuf_custom+0x20>
 801477a:	4b11      	ldr	r3, [pc, #68]	@ (80147c0 <ipfrag_free_pbuf_custom+0x58>)
 801477c:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8014780:	4910      	ldr	r1, [pc, #64]	@ (80147c4 <ipfrag_free_pbuf_custom+0x5c>)
 8014782:	4811      	ldr	r0, [pc, #68]	@ (80147c8 <ipfrag_free_pbuf_custom+0x60>)
 8014784:	f000 fc36 	bl	8014ff4 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8014788:	68fa      	ldr	r2, [r7, #12]
 801478a:	687b      	ldr	r3, [r7, #4]
 801478c:	429a      	cmp	r2, r3
 801478e:	d006      	beq.n	801479e <ipfrag_free_pbuf_custom+0x36>
 8014790:	4b0b      	ldr	r3, [pc, #44]	@ (80147c0 <ipfrag_free_pbuf_custom+0x58>)
 8014792:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8014796:	490d      	ldr	r1, [pc, #52]	@ (80147cc <ipfrag_free_pbuf_custom+0x64>)
 8014798:	480b      	ldr	r0, [pc, #44]	@ (80147c8 <ipfrag_free_pbuf_custom+0x60>)
 801479a:	f000 fc2b 	bl	8014ff4 <iprintf>
  if (pcr->original != NULL) {
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	695b      	ldr	r3, [r3, #20]
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d004      	beq.n	80147b0 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	695b      	ldr	r3, [r3, #20]
 80147aa:	4618      	mov	r0, r3
 80147ac:	f7f7 fffc 	bl	800c7a8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80147b0:	68f8      	ldr	r0, [r7, #12]
 80147b2:	f7ff ffbd 	bl	8014730 <ip_frag_free_pbuf_custom_ref>
}
 80147b6:	bf00      	nop
 80147b8:	3710      	adds	r7, #16
 80147ba:	46bd      	mov	sp, r7
 80147bc:	bd80      	pop	{r7, pc}
 80147be:	bf00      	nop
 80147c0:	080186bc 	.word	0x080186bc
 80147c4:	08018880 	.word	0x08018880
 80147c8:	08018704 	.word	0x08018704
 80147cc:	0801888c 	.word	0x0801888c

080147d0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80147d0:	b580      	push	{r7, lr}
 80147d2:	b094      	sub	sp, #80	@ 0x50
 80147d4:	af02      	add	r7, sp, #8
 80147d6:	60f8      	str	r0, [r7, #12]
 80147d8:	60b9      	str	r1, [r7, #8]
 80147da:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80147dc:	2300      	movs	r3, #0
 80147de:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80147e2:	68bb      	ldr	r3, [r7, #8]
 80147e4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80147e6:	3b14      	subs	r3, #20
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	da00      	bge.n	80147ee <ip4_frag+0x1e>
 80147ec:	3307      	adds	r3, #7
 80147ee:	10db      	asrs	r3, r3, #3
 80147f0:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80147f2:	2314      	movs	r3, #20
 80147f4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	685b      	ldr	r3, [r3, #4]
 80147fa:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 80147fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80147fe:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8014800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014802:	781b      	ldrb	r3, [r3, #0]
 8014804:	f003 030f 	and.w	r3, r3, #15
 8014808:	b2db      	uxtb	r3, r3
 801480a:	009b      	lsls	r3, r3, #2
 801480c:	b2db      	uxtb	r3, r3
 801480e:	2b14      	cmp	r3, #20
 8014810:	d002      	beq.n	8014818 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8014812:	f06f 0305 	mvn.w	r3, #5
 8014816:	e110      	b.n	8014a3a <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8014818:	68fb      	ldr	r3, [r7, #12]
 801481a:	895b      	ldrh	r3, [r3, #10]
 801481c:	2b13      	cmp	r3, #19
 801481e:	d809      	bhi.n	8014834 <ip4_frag+0x64>
 8014820:	4b88      	ldr	r3, [pc, #544]	@ (8014a44 <ip4_frag+0x274>)
 8014822:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8014826:	4988      	ldr	r1, [pc, #544]	@ (8014a48 <ip4_frag+0x278>)
 8014828:	4888      	ldr	r0, [pc, #544]	@ (8014a4c <ip4_frag+0x27c>)
 801482a:	f000 fbe3 	bl	8014ff4 <iprintf>
 801482e:	f06f 0305 	mvn.w	r3, #5
 8014832:	e102      	b.n	8014a3a <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8014834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014836:	88db      	ldrh	r3, [r3, #6]
 8014838:	b29b      	uxth	r3, r3
 801483a:	4618      	mov	r0, r3
 801483c:	f7f6 fb12 	bl	800ae64 <lwip_htons>
 8014840:	4603      	mov	r3, r0
 8014842:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8014844:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014846:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801484a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801484e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014850:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014854:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8014856:	68fb      	ldr	r3, [r7, #12]
 8014858:	891b      	ldrh	r3, [r3, #8]
 801485a:	3b14      	subs	r3, #20
 801485c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8014860:	e0e1      	b.n	8014a26 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8014862:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014864:	00db      	lsls	r3, r3, #3
 8014866:	b29b      	uxth	r3, r3
 8014868:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801486c:	4293      	cmp	r3, r2
 801486e:	bf28      	it	cs
 8014870:	4613      	movcs	r3, r2
 8014872:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8014874:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014878:	2114      	movs	r1, #20
 801487a:	200e      	movs	r0, #14
 801487c:	f7f7 fcb2 	bl	800c1e4 <pbuf_alloc>
 8014880:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8014882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014884:	2b00      	cmp	r3, #0
 8014886:	f000 80d5 	beq.w	8014a34 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801488a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801488c:	895b      	ldrh	r3, [r3, #10]
 801488e:	2b13      	cmp	r3, #19
 8014890:	d806      	bhi.n	80148a0 <ip4_frag+0xd0>
 8014892:	4b6c      	ldr	r3, [pc, #432]	@ (8014a44 <ip4_frag+0x274>)
 8014894:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8014898:	496d      	ldr	r1, [pc, #436]	@ (8014a50 <ip4_frag+0x280>)
 801489a:	486c      	ldr	r0, [pc, #432]	@ (8014a4c <ip4_frag+0x27c>)
 801489c:	f000 fbaa 	bl	8014ff4 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80148a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148a2:	685b      	ldr	r3, [r3, #4]
 80148a4:	2214      	movs	r2, #20
 80148a6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80148a8:	4618      	mov	r0, r3
 80148aa:	f000 fc7e 	bl	80151aa <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80148ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148b0:	685b      	ldr	r3, [r3, #4]
 80148b2:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 80148b4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80148b6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 80148ba:	e064      	b.n	8014986 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	895a      	ldrh	r2, [r3, #10]
 80148c0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80148c2:	1ad3      	subs	r3, r2, r3
 80148c4:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80148c6:	68fb      	ldr	r3, [r7, #12]
 80148c8:	895b      	ldrh	r3, [r3, #10]
 80148ca:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80148cc:	429a      	cmp	r2, r3
 80148ce:	d906      	bls.n	80148de <ip4_frag+0x10e>
 80148d0:	4b5c      	ldr	r3, [pc, #368]	@ (8014a44 <ip4_frag+0x274>)
 80148d2:	f240 322d 	movw	r2, #813	@ 0x32d
 80148d6:	495f      	ldr	r1, [pc, #380]	@ (8014a54 <ip4_frag+0x284>)
 80148d8:	485c      	ldr	r0, [pc, #368]	@ (8014a4c <ip4_frag+0x27c>)
 80148da:	f000 fb8b 	bl	8014ff4 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80148de:	8bfa      	ldrh	r2, [r7, #30]
 80148e0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80148e4:	4293      	cmp	r3, r2
 80148e6:	bf28      	it	cs
 80148e8:	4613      	movcs	r3, r2
 80148ea:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80148ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d105      	bne.n	8014902 <ip4_frag+0x132>
        poff = 0;
 80148f6:	2300      	movs	r3, #0
 80148f8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 80148fa:	68fb      	ldr	r3, [r7, #12]
 80148fc:	681b      	ldr	r3, [r3, #0]
 80148fe:	60fb      	str	r3, [r7, #12]
        continue;
 8014900:	e041      	b.n	8014986 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8014902:	f7ff ff0d 	bl	8014720 <ip_frag_alloc_pbuf_custom_ref>
 8014906:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8014908:	69bb      	ldr	r3, [r7, #24]
 801490a:	2b00      	cmp	r3, #0
 801490c:	d103      	bne.n	8014916 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801490e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014910:	f7f7 ff4a 	bl	800c7a8 <pbuf_free>
        goto memerr;
 8014914:	e08f      	b.n	8014a36 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014916:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8014918:	68fb      	ldr	r3, [r7, #12]
 801491a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801491c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801491e:	4413      	add	r3, r2
 8014920:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8014924:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8014928:	9201      	str	r2, [sp, #4]
 801492a:	9300      	str	r3, [sp, #0]
 801492c:	4603      	mov	r3, r0
 801492e:	2241      	movs	r2, #65	@ 0x41
 8014930:	2000      	movs	r0, #0
 8014932:	f7f7 fd81 	bl	800c438 <pbuf_alloced_custom>
 8014936:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8014938:	697b      	ldr	r3, [r7, #20]
 801493a:	2b00      	cmp	r3, #0
 801493c:	d106      	bne.n	801494c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801493e:	69b8      	ldr	r0, [r7, #24]
 8014940:	f7ff fef6 	bl	8014730 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8014944:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014946:	f7f7 ff2f 	bl	800c7a8 <pbuf_free>
        goto memerr;
 801494a:	e074      	b.n	8014a36 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801494c:	68f8      	ldr	r0, [r7, #12]
 801494e:	f7f7 ffd1 	bl	800c8f4 <pbuf_ref>
      pcr->original = p;
 8014952:	69bb      	ldr	r3, [r7, #24]
 8014954:	68fa      	ldr	r2, [r7, #12]
 8014956:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8014958:	69bb      	ldr	r3, [r7, #24]
 801495a:	4a3f      	ldr	r2, [pc, #252]	@ (8014a58 <ip4_frag+0x288>)
 801495c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801495e:	6979      	ldr	r1, [r7, #20]
 8014960:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014962:	f7f7 ffef 	bl	800c944 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8014966:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801496a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801496e:	1ad3      	subs	r3, r2, r3
 8014970:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8014974:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014978:	2b00      	cmp	r3, #0
 801497a:	d004      	beq.n	8014986 <ip4_frag+0x1b6>
        poff = 0;
 801497c:	2300      	movs	r3, #0
 801497e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8014980:	68fb      	ldr	r3, [r7, #12]
 8014982:	681b      	ldr	r3, [r3, #0]
 8014984:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8014986:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801498a:	2b00      	cmp	r3, #0
 801498c:	d196      	bne.n	80148bc <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801498e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8014990:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014994:	4413      	add	r3, r2
 8014996:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8014998:	68bb      	ldr	r3, [r7, #8]
 801499a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801499c:	f1a3 0213 	sub.w	r2, r3, #19
 80149a0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80149a4:	429a      	cmp	r2, r3
 80149a6:	bfcc      	ite	gt
 80149a8:	2301      	movgt	r3, #1
 80149aa:	2300      	movle	r3, #0
 80149ac:	b2db      	uxtb	r3, r3
 80149ae:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80149b0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80149b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80149b8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 80149ba:	6a3b      	ldr	r3, [r7, #32]
 80149bc:	2b00      	cmp	r3, #0
 80149be:	d002      	beq.n	80149c6 <ip4_frag+0x1f6>
 80149c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d003      	beq.n	80149ce <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80149c6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80149c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80149cc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80149ce:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80149d0:	4618      	mov	r0, r3
 80149d2:	f7f6 fa47 	bl	800ae64 <lwip_htons>
 80149d6:	4603      	mov	r3, r0
 80149d8:	461a      	mov	r2, r3
 80149da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149dc:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80149de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80149e0:	3314      	adds	r3, #20
 80149e2:	b29b      	uxth	r3, r3
 80149e4:	4618      	mov	r0, r3
 80149e6:	f7f6 fa3d 	bl	800ae64 <lwip_htons>
 80149ea:	4603      	mov	r3, r0
 80149ec:	461a      	mov	r2, r3
 80149ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149f0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80149f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149f4:	2200      	movs	r2, #0
 80149f6:	729a      	strb	r2, [r3, #10]
 80149f8:	2200      	movs	r2, #0
 80149fa:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80149fc:	68bb      	ldr	r3, [r7, #8]
 80149fe:	695b      	ldr	r3, [r3, #20]
 8014a00:	687a      	ldr	r2, [r7, #4]
 8014a02:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014a04:	68b8      	ldr	r0, [r7, #8]
 8014a06:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8014a08:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014a0a:	f7f7 fecd 	bl	800c7a8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8014a0e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014a12:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014a14:	1ad3      	subs	r3, r2, r3
 8014a16:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8014a1a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8014a1e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014a20:	4413      	add	r3, r2
 8014a22:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8014a26:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	f47f af19 	bne.w	8014862 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8014a30:	2300      	movs	r3, #0
 8014a32:	e002      	b.n	8014a3a <ip4_frag+0x26a>
      goto memerr;
 8014a34:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8014a36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014a3a:	4618      	mov	r0, r3
 8014a3c:	3748      	adds	r7, #72	@ 0x48
 8014a3e:	46bd      	mov	sp, r7
 8014a40:	bd80      	pop	{r7, pc}
 8014a42:	bf00      	nop
 8014a44:	080186bc 	.word	0x080186bc
 8014a48:	08018898 	.word	0x08018898
 8014a4c:	08018704 	.word	0x08018704
 8014a50:	080188b4 	.word	0x080188b4
 8014a54:	080188d4 	.word	0x080188d4
 8014a58:	08014769 	.word	0x08014769

08014a5c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8014a5c:	b580      	push	{r7, lr}
 8014a5e:	b086      	sub	sp, #24
 8014a60:	af00      	add	r7, sp, #0
 8014a62:	6078      	str	r0, [r7, #4]
 8014a64:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8014a66:	230e      	movs	r3, #14
 8014a68:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();
 8014a6a:	f7f2 f9c9 	bl	8006e00 <sys_check_core_locking>

  if (p->len <= SIZEOF_ETH_HDR) {
 8014a6e:	687b      	ldr	r3, [r7, #4]
 8014a70:	895b      	ldrh	r3, [r3, #10]
 8014a72:	2b0e      	cmp	r3, #14
 8014a74:	d96e      	bls.n	8014b54 <ethernet_input+0xf8>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	7bdb      	ldrb	r3, [r3, #15]
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	d106      	bne.n	8014a8c <ethernet_input+0x30>
    p->if_idx = netif_get_index(netif);
 8014a7e:	683b      	ldr	r3, [r7, #0]
 8014a80:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014a84:	3301      	adds	r3, #1
 8014a86:	b2da      	uxtb	r2, r3
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	685b      	ldr	r3, [r3, #4]
 8014a90:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8014a92:	693b      	ldr	r3, [r7, #16]
 8014a94:	7b1a      	ldrb	r2, [r3, #12]
 8014a96:	7b5b      	ldrb	r3, [r3, #13]
 8014a98:	021b      	lsls	r3, r3, #8
 8014a9a:	4313      	orrs	r3, r2
 8014a9c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8014a9e:	693b      	ldr	r3, [r7, #16]
 8014aa0:	781b      	ldrb	r3, [r3, #0]
 8014aa2:	f003 0301 	and.w	r3, r3, #1
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	d023      	beq.n	8014af2 <ethernet_input+0x96>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8014aaa:	693b      	ldr	r3, [r7, #16]
 8014aac:	781b      	ldrb	r3, [r3, #0]
 8014aae:	2b01      	cmp	r3, #1
 8014ab0:	d10f      	bne.n	8014ad2 <ethernet_input+0x76>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014ab2:	693b      	ldr	r3, [r7, #16]
 8014ab4:	785b      	ldrb	r3, [r3, #1]
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d11b      	bne.n	8014af2 <ethernet_input+0x96>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8014aba:	693b      	ldr	r3, [r7, #16]
 8014abc:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014abe:	2b5e      	cmp	r3, #94	@ 0x5e
 8014ac0:	d117      	bne.n	8014af2 <ethernet_input+0x96>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	7b5b      	ldrb	r3, [r3, #13]
 8014ac6:	f043 0310 	orr.w	r3, r3, #16
 8014aca:	b2da      	uxtb	r2, r3
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	735a      	strb	r2, [r3, #13]
 8014ad0:	e00f      	b.n	8014af2 <ethernet_input+0x96>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8014ad2:	693b      	ldr	r3, [r7, #16]
 8014ad4:	2206      	movs	r2, #6
 8014ad6:	4928      	ldr	r1, [pc, #160]	@ (8014b78 <ethernet_input+0x11c>)
 8014ad8:	4618      	mov	r0, r3
 8014ada:	f000 fae0 	bl	801509e <memcmp>
 8014ade:	4603      	mov	r3, r0
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	d106      	bne.n	8014af2 <ethernet_input+0x96>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	7b5b      	ldrb	r3, [r3, #13]
 8014ae8:	f043 0308 	orr.w	r3, r3, #8
 8014aec:	b2da      	uxtb	r2, r3
 8014aee:	687b      	ldr	r3, [r7, #4]
 8014af0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8014af2:	89fb      	ldrh	r3, [r7, #14]
 8014af4:	2b08      	cmp	r3, #8
 8014af6:	d003      	beq.n	8014b00 <ethernet_input+0xa4>
 8014af8:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8014afc:	d014      	beq.n	8014b28 <ethernet_input+0xcc>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8014afe:	e032      	b.n	8014b66 <ethernet_input+0x10a>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014b00:	683b      	ldr	r3, [r7, #0]
 8014b02:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b06:	f003 0308 	and.w	r3, r3, #8
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	d024      	beq.n	8014b58 <ethernet_input+0xfc>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014b0e:	8afb      	ldrh	r3, [r7, #22]
 8014b10:	4619      	mov	r1, r3
 8014b12:	6878      	ldr	r0, [r7, #4]
 8014b14:	f7f7 fdc2 	bl	800c69c <pbuf_remove_header>
 8014b18:	4603      	mov	r3, r0
 8014b1a:	2b00      	cmp	r3, #0
 8014b1c:	d11e      	bne.n	8014b5c <ethernet_input+0x100>
        ip4_input(p, netif);
 8014b1e:	6839      	ldr	r1, [r7, #0]
 8014b20:	6878      	ldr	r0, [r7, #4]
 8014b22:	f7fe ff1b 	bl	801395c <ip4_input>
      break;
 8014b26:	e013      	b.n	8014b50 <ethernet_input+0xf4>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014b28:	683b      	ldr	r3, [r7, #0]
 8014b2a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b2e:	f003 0308 	and.w	r3, r3, #8
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	d014      	beq.n	8014b60 <ethernet_input+0x104>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014b36:	8afb      	ldrh	r3, [r7, #22]
 8014b38:	4619      	mov	r1, r3
 8014b3a:	6878      	ldr	r0, [r7, #4]
 8014b3c:	f7f7 fdae 	bl	800c69c <pbuf_remove_header>
 8014b40:	4603      	mov	r3, r0
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d10e      	bne.n	8014b64 <ethernet_input+0x108>
        etharp_input(p, netif);
 8014b46:	6839      	ldr	r1, [r7, #0]
 8014b48:	6878      	ldr	r0, [r7, #4]
 8014b4a:	f7fe f891 	bl	8012c70 <etharp_input>
      break;
 8014b4e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8014b50:	2300      	movs	r3, #0
 8014b52:	e00c      	b.n	8014b6e <ethernet_input+0x112>
    goto free_and_return;
 8014b54:	bf00      	nop
 8014b56:	e006      	b.n	8014b66 <ethernet_input+0x10a>
        goto free_and_return;
 8014b58:	bf00      	nop
 8014b5a:	e004      	b.n	8014b66 <ethernet_input+0x10a>
        goto free_and_return;
 8014b5c:	bf00      	nop
 8014b5e:	e002      	b.n	8014b66 <ethernet_input+0x10a>
        goto free_and_return;
 8014b60:	bf00      	nop
 8014b62:	e000      	b.n	8014b66 <ethernet_input+0x10a>
        goto free_and_return;
 8014b64:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8014b66:	6878      	ldr	r0, [r7, #4]
 8014b68:	f7f7 fe1e 	bl	800c7a8 <pbuf_free>
  return ERR_OK;
 8014b6c:	2300      	movs	r3, #0
}
 8014b6e:	4618      	mov	r0, r3
 8014b70:	3718      	adds	r7, #24
 8014b72:	46bd      	mov	sp, r7
 8014b74:	bd80      	pop	{r7, pc}
 8014b76:	bf00      	nop
 8014b78:	08018acc 	.word	0x08018acc

08014b7c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8014b7c:	b580      	push	{r7, lr}
 8014b7e:	b086      	sub	sp, #24
 8014b80:	af00      	add	r7, sp, #0
 8014b82:	60f8      	str	r0, [r7, #12]
 8014b84:	60b9      	str	r1, [r7, #8]
 8014b86:	607a      	str	r2, [r7, #4]
 8014b88:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8014b8a:	8c3b      	ldrh	r3, [r7, #32]
 8014b8c:	4618      	mov	r0, r3
 8014b8e:	f7f6 f969 	bl	800ae64 <lwip_htons>
 8014b92:	4603      	mov	r3, r0
 8014b94:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8014b96:	210e      	movs	r1, #14
 8014b98:	68b8      	ldr	r0, [r7, #8]
 8014b9a:	f7f7 fd6f 	bl	800c67c <pbuf_add_header>
 8014b9e:	4603      	mov	r3, r0
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	d127      	bne.n	8014bf4 <ethernet_output+0x78>
      goto pbuf_header_failed;
    }
  }

  LWIP_ASSERT_CORE_LOCKED();
 8014ba4:	f7f2 f92c 	bl	8006e00 <sys_check_core_locking>

  ethhdr = (struct eth_hdr *)p->payload;
 8014ba8:	68bb      	ldr	r3, [r7, #8]
 8014baa:	685b      	ldr	r3, [r3, #4]
 8014bac:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8014bae:	693b      	ldr	r3, [r7, #16]
 8014bb0:	8afa      	ldrh	r2, [r7, #22]
 8014bb2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8014bb4:	693b      	ldr	r3, [r7, #16]
 8014bb6:	2206      	movs	r2, #6
 8014bb8:	6839      	ldr	r1, [r7, #0]
 8014bba:	4618      	mov	r0, r3
 8014bbc:	f000 faf5 	bl	80151aa <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8014bc0:	693b      	ldr	r3, [r7, #16]
 8014bc2:	3306      	adds	r3, #6
 8014bc4:	2206      	movs	r2, #6
 8014bc6:	6879      	ldr	r1, [r7, #4]
 8014bc8:	4618      	mov	r0, r3
 8014bca:	f000 faee 	bl	80151aa <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8014bce:	68fb      	ldr	r3, [r7, #12]
 8014bd0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8014bd4:	2b06      	cmp	r3, #6
 8014bd6:	d006      	beq.n	8014be6 <ethernet_output+0x6a>
 8014bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8014c04 <ethernet_output+0x88>)
 8014bda:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8014bde:	490a      	ldr	r1, [pc, #40]	@ (8014c08 <ethernet_output+0x8c>)
 8014be0:	480a      	ldr	r0, [pc, #40]	@ (8014c0c <ethernet_output+0x90>)
 8014be2:	f000 fa07 	bl	8014ff4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8014be6:	68fb      	ldr	r3, [r7, #12]
 8014be8:	699b      	ldr	r3, [r3, #24]
 8014bea:	68b9      	ldr	r1, [r7, #8]
 8014bec:	68f8      	ldr	r0, [r7, #12]
 8014bee:	4798      	blx	r3
 8014bf0:	4603      	mov	r3, r0
 8014bf2:	e002      	b.n	8014bfa <ethernet_output+0x7e>
      goto pbuf_header_failed;
 8014bf4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8014bf6:	f06f 0301 	mvn.w	r3, #1
}
 8014bfa:	4618      	mov	r0, r3
 8014bfc:	3718      	adds	r7, #24
 8014bfe:	46bd      	mov	sp, r7
 8014c00:	bd80      	pop	{r7, pc}
 8014c02:	bf00      	nop
 8014c04:	080188e4 	.word	0x080188e4
 8014c08:	0801891c 	.word	0x0801891c
 8014c0c:	08018950 	.word	0x08018950

08014c10 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8014c10:	b580      	push	{r7, lr}
 8014c12:	b082      	sub	sp, #8
 8014c14:	af00      	add	r7, sp, #0
 8014c16:	6078      	str	r0, [r7, #4]
 8014c18:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8014c1a:	683b      	ldr	r3, [r7, #0]
 8014c1c:	2200      	movs	r2, #0
 8014c1e:	2104      	movs	r1, #4
 8014c20:	4618      	mov	r0, r3
 8014c22:	f7f2 fcbd 	bl	80075a0 <osMessageQueueNew>
 8014c26:	4602      	mov	r2, r0
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	681b      	ldr	r3, [r3, #0]
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d102      	bne.n	8014c3a <sys_mbox_new+0x2a>
    return ERR_MEM;
 8014c34:	f04f 33ff 	mov.w	r3, #4294967295
 8014c38:	e000      	b.n	8014c3c <sys_mbox_new+0x2c>

  return ERR_OK;
 8014c3a:	2300      	movs	r3, #0
}
 8014c3c:	4618      	mov	r0, r3
 8014c3e:	3708      	adds	r7, #8
 8014c40:	46bd      	mov	sp, r7
 8014c42:	bd80      	pop	{r7, pc}

08014c44 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8014c44:	b580      	push	{r7, lr}
 8014c46:	b084      	sub	sp, #16
 8014c48:	af00      	add	r7, sp, #0
 8014c4a:	6078      	str	r0, [r7, #4]
 8014c4c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	6818      	ldr	r0, [r3, #0]
 8014c52:	4639      	mov	r1, r7
 8014c54:	2300      	movs	r3, #0
 8014c56:	2200      	movs	r2, #0
 8014c58:	f7f2 fd16 	bl	8007688 <osMessageQueuePut>
 8014c5c:	4603      	mov	r3, r0
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	d102      	bne.n	8014c68 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 8014c62:	2300      	movs	r3, #0
 8014c64:	73fb      	strb	r3, [r7, #15]
 8014c66:	e001      	b.n	8014c6c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8014c68:	23ff      	movs	r3, #255	@ 0xff
 8014c6a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8014c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014c70:	4618      	mov	r0, r3
 8014c72:	3710      	adds	r7, #16
 8014c74:	46bd      	mov	sp, r7
 8014c76:	bd80      	pop	{r7, pc}

08014c78 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8014c78:	b580      	push	{r7, lr}
 8014c7a:	b086      	sub	sp, #24
 8014c7c:	af00      	add	r7, sp, #0
 8014c7e:	60f8      	str	r0, [r7, #12]
 8014c80:	60b9      	str	r1, [r7, #8]
 8014c82:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8014c84:	f7f2 f992 	bl	8006fac <osKernelGetTickCount>
 8014c88:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d013      	beq.n	8014cb8 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8014c90:	68fb      	ldr	r3, [r7, #12]
 8014c92:	6818      	ldr	r0, [r3, #0]
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	2200      	movs	r2, #0
 8014c98:	68b9      	ldr	r1, [r7, #8]
 8014c9a:	f7f2 fd55 	bl	8007748 <osMessageQueueGet>
 8014c9e:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 8014ca0:	693b      	ldr	r3, [r7, #16]
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d105      	bne.n	8014cb2 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 8014ca6:	f7f2 f981 	bl	8006fac <osKernelGetTickCount>
 8014caa:	4602      	mov	r2, r0
 8014cac:	697b      	ldr	r3, [r7, #20]
 8014cae:	1ad3      	subs	r3, r2, r3
 8014cb0:	e00f      	b.n	8014cd2 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8014cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8014cb6:	e00c      	b.n	8014cd2 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8014cb8:	68fb      	ldr	r3, [r7, #12]
 8014cba:	6818      	ldr	r0, [r3, #0]
 8014cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8014cc0:	2200      	movs	r2, #0
 8014cc2:	68b9      	ldr	r1, [r7, #8]
 8014cc4:	f7f2 fd40 	bl	8007748 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8014cc8:	f7f2 f970 	bl	8006fac <osKernelGetTickCount>
 8014ccc:	4602      	mov	r2, r0
 8014cce:	697b      	ldr	r3, [r7, #20]
 8014cd0:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 8014cd2:	4618      	mov	r0, r3
 8014cd4:	3718      	adds	r7, #24
 8014cd6:	46bd      	mov	sp, r7
 8014cd8:	bd80      	pop	{r7, pc}

08014cda <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8014cda:	b480      	push	{r7}
 8014cdc:	b083      	sub	sp, #12
 8014cde:	af00      	add	r7, sp, #0
 8014ce0:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8014ce2:	687b      	ldr	r3, [r7, #4]
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d101      	bne.n	8014cee <sys_mbox_valid+0x14>
    return 0;
 8014cea:	2300      	movs	r3, #0
 8014cec:	e000      	b.n	8014cf0 <sys_mbox_valid+0x16>
  else
    return 1;
 8014cee:	2301      	movs	r3, #1
}
 8014cf0:	4618      	mov	r0, r3
 8014cf2:	370c      	adds	r7, #12
 8014cf4:	46bd      	mov	sp, r7
 8014cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cfa:	4770      	bx	lr

08014cfc <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8014cfc:	b580      	push	{r7, lr}
 8014cfe:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8014d00:	2000      	movs	r0, #0
 8014d02:	f7f2 fa20 	bl	8007146 <osMutexNew>
 8014d06:	4603      	mov	r3, r0
 8014d08:	4a01      	ldr	r2, [pc, #4]	@ (8014d10 <sys_init+0x14>)
 8014d0a:	6013      	str	r3, [r2, #0]
#endif
}
 8014d0c:	bf00      	nop
 8014d0e:	bd80      	pop	{r7, pc}
 8014d10:	24007e9c 	.word	0x24007e9c

08014d14 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8014d14:	b580      	push	{r7, lr}
 8014d16:	b082      	sub	sp, #8
 8014d18:	af00      	add	r7, sp, #0
 8014d1a:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8014d1c:	2000      	movs	r0, #0
 8014d1e:	f7f2 fa12 	bl	8007146 <osMutexNew>
 8014d22:	4602      	mov	r2, r0
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	681b      	ldr	r3, [r3, #0]
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	d102      	bne.n	8014d36 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8014d30:	f04f 33ff 	mov.w	r3, #4294967295
 8014d34:	e000      	b.n	8014d38 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8014d36:	2300      	movs	r3, #0
}
 8014d38:	4618      	mov	r0, r3
 8014d3a:	3708      	adds	r7, #8
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	bd80      	pop	{r7, pc}

08014d40 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8014d40:	b580      	push	{r7, lr}
 8014d42:	b082      	sub	sp, #8
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	681b      	ldr	r3, [r3, #0]
 8014d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8014d50:	4618      	mov	r0, r3
 8014d52:	f7f2 fa7e 	bl	8007252 <osMutexAcquire>
#endif
}
 8014d56:	bf00      	nop
 8014d58:	3708      	adds	r7, #8
 8014d5a:	46bd      	mov	sp, r7
 8014d5c:	bd80      	pop	{r7, pc}

08014d5e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8014d5e:	b580      	push	{r7, lr}
 8014d60:	b082      	sub	sp, #8
 8014d62:	af00      	add	r7, sp, #0
 8014d64:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	681b      	ldr	r3, [r3, #0]
 8014d6a:	4618      	mov	r0, r3
 8014d6c:	f7f2 fabc 	bl	80072e8 <osMutexRelease>
}
 8014d70:	bf00      	nop
 8014d72:	3708      	adds	r7, #8
 8014d74:	46bd      	mov	sp, r7
 8014d76:	bd80      	pop	{r7, pc}

08014d78 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8014d78:	b580      	push	{r7, lr}
 8014d7a:	b08e      	sub	sp, #56	@ 0x38
 8014d7c:	af00      	add	r7, sp, #0
 8014d7e:	60f8      	str	r0, [r7, #12]
 8014d80:	60b9      	str	r1, [r7, #8]
 8014d82:	607a      	str	r2, [r7, #4]
 8014d84:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8014d86:	f107 0314 	add.w	r3, r7, #20
 8014d8a:	2224      	movs	r2, #36	@ 0x24
 8014d8c:	2100      	movs	r1, #0
 8014d8e:	4618      	mov	r0, r3
 8014d90:	f000 f995 	bl	80150be <memset>
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	617b      	str	r3, [r7, #20]
 8014d98:	683b      	ldr	r3, [r7, #0]
 8014d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014d9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8014da0:	f107 0314 	add.w	r3, r7, #20
 8014da4:	461a      	mov	r2, r3
 8014da6:	6879      	ldr	r1, [r7, #4]
 8014da8:	68b8      	ldr	r0, [r7, #8]
 8014daa:	f7f2 f914 	bl	8006fd6 <osThreadNew>
 8014dae:	4603      	mov	r3, r0
#endif
}
 8014db0:	4618      	mov	r0, r3
 8014db2:	3738      	adds	r7, #56	@ 0x38
 8014db4:	46bd      	mov	sp, r7
 8014db6:	bd80      	pop	{r7, pc}

08014db8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8014db8:	b580      	push	{r7, lr}
 8014dba:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8014dbc:	4b04      	ldr	r3, [pc, #16]	@ (8014dd0 <sys_arch_protect+0x18>)
 8014dbe:	681b      	ldr	r3, [r3, #0]
 8014dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8014dc4:	4618      	mov	r0, r3
 8014dc6:	f7f2 fa44 	bl	8007252 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 8014dca:	2301      	movs	r3, #1
}
 8014dcc:	4618      	mov	r0, r3
 8014dce:	bd80      	pop	{r7, pc}
 8014dd0:	24007e9c 	.word	0x24007e9c

08014dd4 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8014dd4:	b580      	push	{r7, lr}
 8014dd6:	b082      	sub	sp, #8
 8014dd8:	af00      	add	r7, sp, #0
 8014dda:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8014ddc:	4b04      	ldr	r3, [pc, #16]	@ (8014df0 <sys_arch_unprotect+0x1c>)
 8014dde:	681b      	ldr	r3, [r3, #0]
 8014de0:	4618      	mov	r0, r3
 8014de2:	f7f2 fa81 	bl	80072e8 <osMutexRelease>
}
 8014de6:	bf00      	nop
 8014de8:	3708      	adds	r7, #8
 8014dea:	46bd      	mov	sp, r7
 8014dec:	bd80      	pop	{r7, pc}
 8014dee:	bf00      	nop
 8014df0:	24007e9c 	.word	0x24007e9c

08014df4 <rand>:
 8014df4:	4b16      	ldr	r3, [pc, #88]	@ (8014e50 <rand+0x5c>)
 8014df6:	b510      	push	{r4, lr}
 8014df8:	681c      	ldr	r4, [r3, #0]
 8014dfa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014dfc:	b9b3      	cbnz	r3, 8014e2c <rand+0x38>
 8014dfe:	2018      	movs	r0, #24
 8014e00:	f000 fa4a 	bl	8015298 <malloc>
 8014e04:	4602      	mov	r2, r0
 8014e06:	6320      	str	r0, [r4, #48]	@ 0x30
 8014e08:	b920      	cbnz	r0, 8014e14 <rand+0x20>
 8014e0a:	4b12      	ldr	r3, [pc, #72]	@ (8014e54 <rand+0x60>)
 8014e0c:	4812      	ldr	r0, [pc, #72]	@ (8014e58 <rand+0x64>)
 8014e0e:	2152      	movs	r1, #82	@ 0x52
 8014e10:	f000 f9da 	bl	80151c8 <__assert_func>
 8014e14:	4911      	ldr	r1, [pc, #68]	@ (8014e5c <rand+0x68>)
 8014e16:	4b12      	ldr	r3, [pc, #72]	@ (8014e60 <rand+0x6c>)
 8014e18:	e9c0 1300 	strd	r1, r3, [r0]
 8014e1c:	4b11      	ldr	r3, [pc, #68]	@ (8014e64 <rand+0x70>)
 8014e1e:	6083      	str	r3, [r0, #8]
 8014e20:	230b      	movs	r3, #11
 8014e22:	8183      	strh	r3, [r0, #12]
 8014e24:	2100      	movs	r1, #0
 8014e26:	2001      	movs	r0, #1
 8014e28:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8014e2c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014e2e:	480e      	ldr	r0, [pc, #56]	@ (8014e68 <rand+0x74>)
 8014e30:	690b      	ldr	r3, [r1, #16]
 8014e32:	694c      	ldr	r4, [r1, #20]
 8014e34:	4a0d      	ldr	r2, [pc, #52]	@ (8014e6c <rand+0x78>)
 8014e36:	4358      	muls	r0, r3
 8014e38:	fb02 0004 	mla	r0, r2, r4, r0
 8014e3c:	fba3 3202 	umull	r3, r2, r3, r2
 8014e40:	3301      	adds	r3, #1
 8014e42:	eb40 0002 	adc.w	r0, r0, r2
 8014e46:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8014e4a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8014e4e:	bd10      	pop	{r4, pc}
 8014e50:	24000040 	.word	0x24000040
 8014e54:	08018ada 	.word	0x08018ada
 8014e58:	08018af1 	.word	0x08018af1
 8014e5c:	abcd330e 	.word	0xabcd330e
 8014e60:	e66d1234 	.word	0xe66d1234
 8014e64:	0005deec 	.word	0x0005deec
 8014e68:	5851f42d 	.word	0x5851f42d
 8014e6c:	4c957f2d 	.word	0x4c957f2d

08014e70 <std>:
 8014e70:	2300      	movs	r3, #0
 8014e72:	b510      	push	{r4, lr}
 8014e74:	4604      	mov	r4, r0
 8014e76:	e9c0 3300 	strd	r3, r3, [r0]
 8014e7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014e7e:	6083      	str	r3, [r0, #8]
 8014e80:	8181      	strh	r1, [r0, #12]
 8014e82:	6643      	str	r3, [r0, #100]	@ 0x64
 8014e84:	81c2      	strh	r2, [r0, #14]
 8014e86:	6183      	str	r3, [r0, #24]
 8014e88:	4619      	mov	r1, r3
 8014e8a:	2208      	movs	r2, #8
 8014e8c:	305c      	adds	r0, #92	@ 0x5c
 8014e8e:	f000 f916 	bl	80150be <memset>
 8014e92:	4b0d      	ldr	r3, [pc, #52]	@ (8014ec8 <std+0x58>)
 8014e94:	6263      	str	r3, [r4, #36]	@ 0x24
 8014e96:	4b0d      	ldr	r3, [pc, #52]	@ (8014ecc <std+0x5c>)
 8014e98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8014ed0 <std+0x60>)
 8014e9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8014ed4 <std+0x64>)
 8014ea0:	6323      	str	r3, [r4, #48]	@ 0x30
 8014ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8014ed8 <std+0x68>)
 8014ea4:	6224      	str	r4, [r4, #32]
 8014ea6:	429c      	cmp	r4, r3
 8014ea8:	d006      	beq.n	8014eb8 <std+0x48>
 8014eaa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014eae:	4294      	cmp	r4, r2
 8014eb0:	d002      	beq.n	8014eb8 <std+0x48>
 8014eb2:	33d0      	adds	r3, #208	@ 0xd0
 8014eb4:	429c      	cmp	r4, r3
 8014eb6:	d105      	bne.n	8014ec4 <std+0x54>
 8014eb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014ec0:	f000 b970 	b.w	80151a4 <__retarget_lock_init_recursive>
 8014ec4:	bd10      	pop	{r4, pc}
 8014ec6:	bf00      	nop
 8014ec8:	08015019 	.word	0x08015019
 8014ecc:	0801503b 	.word	0x0801503b
 8014ed0:	08015073 	.word	0x08015073
 8014ed4:	08015097 	.word	0x08015097
 8014ed8:	24007ea0 	.word	0x24007ea0

08014edc <stdio_exit_handler>:
 8014edc:	4a02      	ldr	r2, [pc, #8]	@ (8014ee8 <stdio_exit_handler+0xc>)
 8014ede:	4903      	ldr	r1, [pc, #12]	@ (8014eec <stdio_exit_handler+0x10>)
 8014ee0:	4803      	ldr	r0, [pc, #12]	@ (8014ef0 <stdio_exit_handler+0x14>)
 8014ee2:	f000 b869 	b.w	8014fb8 <_fwalk_sglue>
 8014ee6:	bf00      	nop
 8014ee8:	24000034 	.word	0x24000034
 8014eec:	08015aa9 	.word	0x08015aa9
 8014ef0:	24000044 	.word	0x24000044

08014ef4 <cleanup_stdio>:
 8014ef4:	6841      	ldr	r1, [r0, #4]
 8014ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8014f28 <cleanup_stdio+0x34>)
 8014ef8:	4299      	cmp	r1, r3
 8014efa:	b510      	push	{r4, lr}
 8014efc:	4604      	mov	r4, r0
 8014efe:	d001      	beq.n	8014f04 <cleanup_stdio+0x10>
 8014f00:	f000 fdd2 	bl	8015aa8 <_fflush_r>
 8014f04:	68a1      	ldr	r1, [r4, #8]
 8014f06:	4b09      	ldr	r3, [pc, #36]	@ (8014f2c <cleanup_stdio+0x38>)
 8014f08:	4299      	cmp	r1, r3
 8014f0a:	d002      	beq.n	8014f12 <cleanup_stdio+0x1e>
 8014f0c:	4620      	mov	r0, r4
 8014f0e:	f000 fdcb 	bl	8015aa8 <_fflush_r>
 8014f12:	68e1      	ldr	r1, [r4, #12]
 8014f14:	4b06      	ldr	r3, [pc, #24]	@ (8014f30 <cleanup_stdio+0x3c>)
 8014f16:	4299      	cmp	r1, r3
 8014f18:	d004      	beq.n	8014f24 <cleanup_stdio+0x30>
 8014f1a:	4620      	mov	r0, r4
 8014f1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f20:	f000 bdc2 	b.w	8015aa8 <_fflush_r>
 8014f24:	bd10      	pop	{r4, pc}
 8014f26:	bf00      	nop
 8014f28:	24007ea0 	.word	0x24007ea0
 8014f2c:	24007f08 	.word	0x24007f08
 8014f30:	24007f70 	.word	0x24007f70

08014f34 <global_stdio_init.part.0>:
 8014f34:	b510      	push	{r4, lr}
 8014f36:	4b0b      	ldr	r3, [pc, #44]	@ (8014f64 <global_stdio_init.part.0+0x30>)
 8014f38:	4c0b      	ldr	r4, [pc, #44]	@ (8014f68 <global_stdio_init.part.0+0x34>)
 8014f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8014f6c <global_stdio_init.part.0+0x38>)
 8014f3c:	601a      	str	r2, [r3, #0]
 8014f3e:	4620      	mov	r0, r4
 8014f40:	2200      	movs	r2, #0
 8014f42:	2104      	movs	r1, #4
 8014f44:	f7ff ff94 	bl	8014e70 <std>
 8014f48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014f4c:	2201      	movs	r2, #1
 8014f4e:	2109      	movs	r1, #9
 8014f50:	f7ff ff8e 	bl	8014e70 <std>
 8014f54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014f58:	2202      	movs	r2, #2
 8014f5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f5e:	2112      	movs	r1, #18
 8014f60:	f7ff bf86 	b.w	8014e70 <std>
 8014f64:	24007fd8 	.word	0x24007fd8
 8014f68:	24007ea0 	.word	0x24007ea0
 8014f6c:	08014edd 	.word	0x08014edd

08014f70 <__sfp_lock_acquire>:
 8014f70:	4801      	ldr	r0, [pc, #4]	@ (8014f78 <__sfp_lock_acquire+0x8>)
 8014f72:	f000 b918 	b.w	80151a6 <__retarget_lock_acquire_recursive>
 8014f76:	bf00      	nop
 8014f78:	24007fe1 	.word	0x24007fe1

08014f7c <__sfp_lock_release>:
 8014f7c:	4801      	ldr	r0, [pc, #4]	@ (8014f84 <__sfp_lock_release+0x8>)
 8014f7e:	f000 b913 	b.w	80151a8 <__retarget_lock_release_recursive>
 8014f82:	bf00      	nop
 8014f84:	24007fe1 	.word	0x24007fe1

08014f88 <__sinit>:
 8014f88:	b510      	push	{r4, lr}
 8014f8a:	4604      	mov	r4, r0
 8014f8c:	f7ff fff0 	bl	8014f70 <__sfp_lock_acquire>
 8014f90:	6a23      	ldr	r3, [r4, #32]
 8014f92:	b11b      	cbz	r3, 8014f9c <__sinit+0x14>
 8014f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f98:	f7ff bff0 	b.w	8014f7c <__sfp_lock_release>
 8014f9c:	4b04      	ldr	r3, [pc, #16]	@ (8014fb0 <__sinit+0x28>)
 8014f9e:	6223      	str	r3, [r4, #32]
 8014fa0:	4b04      	ldr	r3, [pc, #16]	@ (8014fb4 <__sinit+0x2c>)
 8014fa2:	681b      	ldr	r3, [r3, #0]
 8014fa4:	2b00      	cmp	r3, #0
 8014fa6:	d1f5      	bne.n	8014f94 <__sinit+0xc>
 8014fa8:	f7ff ffc4 	bl	8014f34 <global_stdio_init.part.0>
 8014fac:	e7f2      	b.n	8014f94 <__sinit+0xc>
 8014fae:	bf00      	nop
 8014fb0:	08014ef5 	.word	0x08014ef5
 8014fb4:	24007fd8 	.word	0x24007fd8

08014fb8 <_fwalk_sglue>:
 8014fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014fbc:	4607      	mov	r7, r0
 8014fbe:	4688      	mov	r8, r1
 8014fc0:	4614      	mov	r4, r2
 8014fc2:	2600      	movs	r6, #0
 8014fc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014fc8:	f1b9 0901 	subs.w	r9, r9, #1
 8014fcc:	d505      	bpl.n	8014fda <_fwalk_sglue+0x22>
 8014fce:	6824      	ldr	r4, [r4, #0]
 8014fd0:	2c00      	cmp	r4, #0
 8014fd2:	d1f7      	bne.n	8014fc4 <_fwalk_sglue+0xc>
 8014fd4:	4630      	mov	r0, r6
 8014fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014fda:	89ab      	ldrh	r3, [r5, #12]
 8014fdc:	2b01      	cmp	r3, #1
 8014fde:	d907      	bls.n	8014ff0 <_fwalk_sglue+0x38>
 8014fe0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014fe4:	3301      	adds	r3, #1
 8014fe6:	d003      	beq.n	8014ff0 <_fwalk_sglue+0x38>
 8014fe8:	4629      	mov	r1, r5
 8014fea:	4638      	mov	r0, r7
 8014fec:	47c0      	blx	r8
 8014fee:	4306      	orrs	r6, r0
 8014ff0:	3568      	adds	r5, #104	@ 0x68
 8014ff2:	e7e9      	b.n	8014fc8 <_fwalk_sglue+0x10>

08014ff4 <iprintf>:
 8014ff4:	b40f      	push	{r0, r1, r2, r3}
 8014ff6:	b507      	push	{r0, r1, r2, lr}
 8014ff8:	4906      	ldr	r1, [pc, #24]	@ (8015014 <iprintf+0x20>)
 8014ffa:	ab04      	add	r3, sp, #16
 8014ffc:	6808      	ldr	r0, [r1, #0]
 8014ffe:	f853 2b04 	ldr.w	r2, [r3], #4
 8015002:	6881      	ldr	r1, [r0, #8]
 8015004:	9301      	str	r3, [sp, #4]
 8015006:	f000 fa27 	bl	8015458 <_vfiprintf_r>
 801500a:	b003      	add	sp, #12
 801500c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015010:	b004      	add	sp, #16
 8015012:	4770      	bx	lr
 8015014:	24000040 	.word	0x24000040

08015018 <__sread>:
 8015018:	b510      	push	{r4, lr}
 801501a:	460c      	mov	r4, r1
 801501c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015020:	f000 f878 	bl	8015114 <_read_r>
 8015024:	2800      	cmp	r0, #0
 8015026:	bfab      	itete	ge
 8015028:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801502a:	89a3      	ldrhlt	r3, [r4, #12]
 801502c:	181b      	addge	r3, r3, r0
 801502e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015032:	bfac      	ite	ge
 8015034:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015036:	81a3      	strhlt	r3, [r4, #12]
 8015038:	bd10      	pop	{r4, pc}

0801503a <__swrite>:
 801503a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801503e:	461f      	mov	r7, r3
 8015040:	898b      	ldrh	r3, [r1, #12]
 8015042:	05db      	lsls	r3, r3, #23
 8015044:	4605      	mov	r5, r0
 8015046:	460c      	mov	r4, r1
 8015048:	4616      	mov	r6, r2
 801504a:	d505      	bpl.n	8015058 <__swrite+0x1e>
 801504c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015050:	2302      	movs	r3, #2
 8015052:	2200      	movs	r2, #0
 8015054:	f000 f84c 	bl	80150f0 <_lseek_r>
 8015058:	89a3      	ldrh	r3, [r4, #12]
 801505a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801505e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015062:	81a3      	strh	r3, [r4, #12]
 8015064:	4632      	mov	r2, r6
 8015066:	463b      	mov	r3, r7
 8015068:	4628      	mov	r0, r5
 801506a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801506e:	f000 b863 	b.w	8015138 <_write_r>

08015072 <__sseek>:
 8015072:	b510      	push	{r4, lr}
 8015074:	460c      	mov	r4, r1
 8015076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801507a:	f000 f839 	bl	80150f0 <_lseek_r>
 801507e:	1c43      	adds	r3, r0, #1
 8015080:	89a3      	ldrh	r3, [r4, #12]
 8015082:	bf15      	itete	ne
 8015084:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015086:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801508a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801508e:	81a3      	strheq	r3, [r4, #12]
 8015090:	bf18      	it	ne
 8015092:	81a3      	strhne	r3, [r4, #12]
 8015094:	bd10      	pop	{r4, pc}

08015096 <__sclose>:
 8015096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801509a:	f000 b819 	b.w	80150d0 <_close_r>

0801509e <memcmp>:
 801509e:	b510      	push	{r4, lr}
 80150a0:	3901      	subs	r1, #1
 80150a2:	4402      	add	r2, r0
 80150a4:	4290      	cmp	r0, r2
 80150a6:	d101      	bne.n	80150ac <memcmp+0xe>
 80150a8:	2000      	movs	r0, #0
 80150aa:	e005      	b.n	80150b8 <memcmp+0x1a>
 80150ac:	7803      	ldrb	r3, [r0, #0]
 80150ae:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80150b2:	42a3      	cmp	r3, r4
 80150b4:	d001      	beq.n	80150ba <memcmp+0x1c>
 80150b6:	1b18      	subs	r0, r3, r4
 80150b8:	bd10      	pop	{r4, pc}
 80150ba:	3001      	adds	r0, #1
 80150bc:	e7f2      	b.n	80150a4 <memcmp+0x6>

080150be <memset>:
 80150be:	4402      	add	r2, r0
 80150c0:	4603      	mov	r3, r0
 80150c2:	4293      	cmp	r3, r2
 80150c4:	d100      	bne.n	80150c8 <memset+0xa>
 80150c6:	4770      	bx	lr
 80150c8:	f803 1b01 	strb.w	r1, [r3], #1
 80150cc:	e7f9      	b.n	80150c2 <memset+0x4>
	...

080150d0 <_close_r>:
 80150d0:	b538      	push	{r3, r4, r5, lr}
 80150d2:	4d06      	ldr	r5, [pc, #24]	@ (80150ec <_close_r+0x1c>)
 80150d4:	2300      	movs	r3, #0
 80150d6:	4604      	mov	r4, r0
 80150d8:	4608      	mov	r0, r1
 80150da:	602b      	str	r3, [r5, #0]
 80150dc:	f7eb fd6a 	bl	8000bb4 <_close>
 80150e0:	1c43      	adds	r3, r0, #1
 80150e2:	d102      	bne.n	80150ea <_close_r+0x1a>
 80150e4:	682b      	ldr	r3, [r5, #0]
 80150e6:	b103      	cbz	r3, 80150ea <_close_r+0x1a>
 80150e8:	6023      	str	r3, [r4, #0]
 80150ea:	bd38      	pop	{r3, r4, r5, pc}
 80150ec:	24007fdc 	.word	0x24007fdc

080150f0 <_lseek_r>:
 80150f0:	b538      	push	{r3, r4, r5, lr}
 80150f2:	4d07      	ldr	r5, [pc, #28]	@ (8015110 <_lseek_r+0x20>)
 80150f4:	4604      	mov	r4, r0
 80150f6:	4608      	mov	r0, r1
 80150f8:	4611      	mov	r1, r2
 80150fa:	2200      	movs	r2, #0
 80150fc:	602a      	str	r2, [r5, #0]
 80150fe:	461a      	mov	r2, r3
 8015100:	f7eb fd7f 	bl	8000c02 <_lseek>
 8015104:	1c43      	adds	r3, r0, #1
 8015106:	d102      	bne.n	801510e <_lseek_r+0x1e>
 8015108:	682b      	ldr	r3, [r5, #0]
 801510a:	b103      	cbz	r3, 801510e <_lseek_r+0x1e>
 801510c:	6023      	str	r3, [r4, #0]
 801510e:	bd38      	pop	{r3, r4, r5, pc}
 8015110:	24007fdc 	.word	0x24007fdc

08015114 <_read_r>:
 8015114:	b538      	push	{r3, r4, r5, lr}
 8015116:	4d07      	ldr	r5, [pc, #28]	@ (8015134 <_read_r+0x20>)
 8015118:	4604      	mov	r4, r0
 801511a:	4608      	mov	r0, r1
 801511c:	4611      	mov	r1, r2
 801511e:	2200      	movs	r2, #0
 8015120:	602a      	str	r2, [r5, #0]
 8015122:	461a      	mov	r2, r3
 8015124:	f7eb fd0d 	bl	8000b42 <_read>
 8015128:	1c43      	adds	r3, r0, #1
 801512a:	d102      	bne.n	8015132 <_read_r+0x1e>
 801512c:	682b      	ldr	r3, [r5, #0]
 801512e:	b103      	cbz	r3, 8015132 <_read_r+0x1e>
 8015130:	6023      	str	r3, [r4, #0]
 8015132:	bd38      	pop	{r3, r4, r5, pc}
 8015134:	24007fdc 	.word	0x24007fdc

08015138 <_write_r>:
 8015138:	b538      	push	{r3, r4, r5, lr}
 801513a:	4d07      	ldr	r5, [pc, #28]	@ (8015158 <_write_r+0x20>)
 801513c:	4604      	mov	r4, r0
 801513e:	4608      	mov	r0, r1
 8015140:	4611      	mov	r1, r2
 8015142:	2200      	movs	r2, #0
 8015144:	602a      	str	r2, [r5, #0]
 8015146:	461a      	mov	r2, r3
 8015148:	f7eb fd18 	bl	8000b7c <_write>
 801514c:	1c43      	adds	r3, r0, #1
 801514e:	d102      	bne.n	8015156 <_write_r+0x1e>
 8015150:	682b      	ldr	r3, [r5, #0]
 8015152:	b103      	cbz	r3, 8015156 <_write_r+0x1e>
 8015154:	6023      	str	r3, [r4, #0]
 8015156:	bd38      	pop	{r3, r4, r5, pc}
 8015158:	24007fdc 	.word	0x24007fdc

0801515c <__libc_init_array>:
 801515c:	b570      	push	{r4, r5, r6, lr}
 801515e:	4d0d      	ldr	r5, [pc, #52]	@ (8015194 <__libc_init_array+0x38>)
 8015160:	4c0d      	ldr	r4, [pc, #52]	@ (8015198 <__libc_init_array+0x3c>)
 8015162:	1b64      	subs	r4, r4, r5
 8015164:	10a4      	asrs	r4, r4, #2
 8015166:	2600      	movs	r6, #0
 8015168:	42a6      	cmp	r6, r4
 801516a:	d109      	bne.n	8015180 <__libc_init_array+0x24>
 801516c:	4d0b      	ldr	r5, [pc, #44]	@ (801519c <__libc_init_array+0x40>)
 801516e:	4c0c      	ldr	r4, [pc, #48]	@ (80151a0 <__libc_init_array+0x44>)
 8015170:	f000 fe48 	bl	8015e04 <_init>
 8015174:	1b64      	subs	r4, r4, r5
 8015176:	10a4      	asrs	r4, r4, #2
 8015178:	2600      	movs	r6, #0
 801517a:	42a6      	cmp	r6, r4
 801517c:	d105      	bne.n	801518a <__libc_init_array+0x2e>
 801517e:	bd70      	pop	{r4, r5, r6, pc}
 8015180:	f855 3b04 	ldr.w	r3, [r5], #4
 8015184:	4798      	blx	r3
 8015186:	3601      	adds	r6, #1
 8015188:	e7ee      	b.n	8015168 <__libc_init_array+0xc>
 801518a:	f855 3b04 	ldr.w	r3, [r5], #4
 801518e:	4798      	blx	r3
 8015190:	3601      	adds	r6, #1
 8015192:	e7f2      	b.n	801517a <__libc_init_array+0x1e>
 8015194:	08018bc0 	.word	0x08018bc0
 8015198:	08018bc0 	.word	0x08018bc0
 801519c:	08018bc0 	.word	0x08018bc0
 80151a0:	08018bc4 	.word	0x08018bc4

080151a4 <__retarget_lock_init_recursive>:
 80151a4:	4770      	bx	lr

080151a6 <__retarget_lock_acquire_recursive>:
 80151a6:	4770      	bx	lr

080151a8 <__retarget_lock_release_recursive>:
 80151a8:	4770      	bx	lr

080151aa <memcpy>:
 80151aa:	440a      	add	r2, r1
 80151ac:	4291      	cmp	r1, r2
 80151ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80151b2:	d100      	bne.n	80151b6 <memcpy+0xc>
 80151b4:	4770      	bx	lr
 80151b6:	b510      	push	{r4, lr}
 80151b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80151bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80151c0:	4291      	cmp	r1, r2
 80151c2:	d1f9      	bne.n	80151b8 <memcpy+0xe>
 80151c4:	bd10      	pop	{r4, pc}
	...

080151c8 <__assert_func>:
 80151c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80151ca:	4614      	mov	r4, r2
 80151cc:	461a      	mov	r2, r3
 80151ce:	4b09      	ldr	r3, [pc, #36]	@ (80151f4 <__assert_func+0x2c>)
 80151d0:	681b      	ldr	r3, [r3, #0]
 80151d2:	4605      	mov	r5, r0
 80151d4:	68d8      	ldr	r0, [r3, #12]
 80151d6:	b14c      	cbz	r4, 80151ec <__assert_func+0x24>
 80151d8:	4b07      	ldr	r3, [pc, #28]	@ (80151f8 <__assert_func+0x30>)
 80151da:	9100      	str	r1, [sp, #0]
 80151dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80151e0:	4906      	ldr	r1, [pc, #24]	@ (80151fc <__assert_func+0x34>)
 80151e2:	462b      	mov	r3, r5
 80151e4:	f000 fc88 	bl	8015af8 <fiprintf>
 80151e8:	f000 fd3c 	bl	8015c64 <abort>
 80151ec:	4b04      	ldr	r3, [pc, #16]	@ (8015200 <__assert_func+0x38>)
 80151ee:	461c      	mov	r4, r3
 80151f0:	e7f3      	b.n	80151da <__assert_func+0x12>
 80151f2:	bf00      	nop
 80151f4:	24000040 	.word	0x24000040
 80151f8:	08018b49 	.word	0x08018b49
 80151fc:	08018b56 	.word	0x08018b56
 8015200:	08018b84 	.word	0x08018b84

08015204 <_free_r>:
 8015204:	b538      	push	{r3, r4, r5, lr}
 8015206:	4605      	mov	r5, r0
 8015208:	2900      	cmp	r1, #0
 801520a:	d041      	beq.n	8015290 <_free_r+0x8c>
 801520c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015210:	1f0c      	subs	r4, r1, #4
 8015212:	2b00      	cmp	r3, #0
 8015214:	bfb8      	it	lt
 8015216:	18e4      	addlt	r4, r4, r3
 8015218:	f000 f8e8 	bl	80153ec <__malloc_lock>
 801521c:	4a1d      	ldr	r2, [pc, #116]	@ (8015294 <_free_r+0x90>)
 801521e:	6813      	ldr	r3, [r2, #0]
 8015220:	b933      	cbnz	r3, 8015230 <_free_r+0x2c>
 8015222:	6063      	str	r3, [r4, #4]
 8015224:	6014      	str	r4, [r2, #0]
 8015226:	4628      	mov	r0, r5
 8015228:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801522c:	f000 b8e4 	b.w	80153f8 <__malloc_unlock>
 8015230:	42a3      	cmp	r3, r4
 8015232:	d908      	bls.n	8015246 <_free_r+0x42>
 8015234:	6820      	ldr	r0, [r4, #0]
 8015236:	1821      	adds	r1, r4, r0
 8015238:	428b      	cmp	r3, r1
 801523a:	bf01      	itttt	eq
 801523c:	6819      	ldreq	r1, [r3, #0]
 801523e:	685b      	ldreq	r3, [r3, #4]
 8015240:	1809      	addeq	r1, r1, r0
 8015242:	6021      	streq	r1, [r4, #0]
 8015244:	e7ed      	b.n	8015222 <_free_r+0x1e>
 8015246:	461a      	mov	r2, r3
 8015248:	685b      	ldr	r3, [r3, #4]
 801524a:	b10b      	cbz	r3, 8015250 <_free_r+0x4c>
 801524c:	42a3      	cmp	r3, r4
 801524e:	d9fa      	bls.n	8015246 <_free_r+0x42>
 8015250:	6811      	ldr	r1, [r2, #0]
 8015252:	1850      	adds	r0, r2, r1
 8015254:	42a0      	cmp	r0, r4
 8015256:	d10b      	bne.n	8015270 <_free_r+0x6c>
 8015258:	6820      	ldr	r0, [r4, #0]
 801525a:	4401      	add	r1, r0
 801525c:	1850      	adds	r0, r2, r1
 801525e:	4283      	cmp	r3, r0
 8015260:	6011      	str	r1, [r2, #0]
 8015262:	d1e0      	bne.n	8015226 <_free_r+0x22>
 8015264:	6818      	ldr	r0, [r3, #0]
 8015266:	685b      	ldr	r3, [r3, #4]
 8015268:	6053      	str	r3, [r2, #4]
 801526a:	4408      	add	r0, r1
 801526c:	6010      	str	r0, [r2, #0]
 801526e:	e7da      	b.n	8015226 <_free_r+0x22>
 8015270:	d902      	bls.n	8015278 <_free_r+0x74>
 8015272:	230c      	movs	r3, #12
 8015274:	602b      	str	r3, [r5, #0]
 8015276:	e7d6      	b.n	8015226 <_free_r+0x22>
 8015278:	6820      	ldr	r0, [r4, #0]
 801527a:	1821      	adds	r1, r4, r0
 801527c:	428b      	cmp	r3, r1
 801527e:	bf04      	itt	eq
 8015280:	6819      	ldreq	r1, [r3, #0]
 8015282:	685b      	ldreq	r3, [r3, #4]
 8015284:	6063      	str	r3, [r4, #4]
 8015286:	bf04      	itt	eq
 8015288:	1809      	addeq	r1, r1, r0
 801528a:	6021      	streq	r1, [r4, #0]
 801528c:	6054      	str	r4, [r2, #4]
 801528e:	e7ca      	b.n	8015226 <_free_r+0x22>
 8015290:	bd38      	pop	{r3, r4, r5, pc}
 8015292:	bf00      	nop
 8015294:	24007fe8 	.word	0x24007fe8

08015298 <malloc>:
 8015298:	4b02      	ldr	r3, [pc, #8]	@ (80152a4 <malloc+0xc>)
 801529a:	4601      	mov	r1, r0
 801529c:	6818      	ldr	r0, [r3, #0]
 801529e:	f000 b825 	b.w	80152ec <_malloc_r>
 80152a2:	bf00      	nop
 80152a4:	24000040 	.word	0x24000040

080152a8 <sbrk_aligned>:
 80152a8:	b570      	push	{r4, r5, r6, lr}
 80152aa:	4e0f      	ldr	r6, [pc, #60]	@ (80152e8 <sbrk_aligned+0x40>)
 80152ac:	460c      	mov	r4, r1
 80152ae:	6831      	ldr	r1, [r6, #0]
 80152b0:	4605      	mov	r5, r0
 80152b2:	b911      	cbnz	r1, 80152ba <sbrk_aligned+0x12>
 80152b4:	f000 fcc6 	bl	8015c44 <_sbrk_r>
 80152b8:	6030      	str	r0, [r6, #0]
 80152ba:	4621      	mov	r1, r4
 80152bc:	4628      	mov	r0, r5
 80152be:	f000 fcc1 	bl	8015c44 <_sbrk_r>
 80152c2:	1c43      	adds	r3, r0, #1
 80152c4:	d103      	bne.n	80152ce <sbrk_aligned+0x26>
 80152c6:	f04f 34ff 	mov.w	r4, #4294967295
 80152ca:	4620      	mov	r0, r4
 80152cc:	bd70      	pop	{r4, r5, r6, pc}
 80152ce:	1cc4      	adds	r4, r0, #3
 80152d0:	f024 0403 	bic.w	r4, r4, #3
 80152d4:	42a0      	cmp	r0, r4
 80152d6:	d0f8      	beq.n	80152ca <sbrk_aligned+0x22>
 80152d8:	1a21      	subs	r1, r4, r0
 80152da:	4628      	mov	r0, r5
 80152dc:	f000 fcb2 	bl	8015c44 <_sbrk_r>
 80152e0:	3001      	adds	r0, #1
 80152e2:	d1f2      	bne.n	80152ca <sbrk_aligned+0x22>
 80152e4:	e7ef      	b.n	80152c6 <sbrk_aligned+0x1e>
 80152e6:	bf00      	nop
 80152e8:	24007fe4 	.word	0x24007fe4

080152ec <_malloc_r>:
 80152ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80152f0:	1ccd      	adds	r5, r1, #3
 80152f2:	f025 0503 	bic.w	r5, r5, #3
 80152f6:	3508      	adds	r5, #8
 80152f8:	2d0c      	cmp	r5, #12
 80152fa:	bf38      	it	cc
 80152fc:	250c      	movcc	r5, #12
 80152fe:	2d00      	cmp	r5, #0
 8015300:	4606      	mov	r6, r0
 8015302:	db01      	blt.n	8015308 <_malloc_r+0x1c>
 8015304:	42a9      	cmp	r1, r5
 8015306:	d904      	bls.n	8015312 <_malloc_r+0x26>
 8015308:	230c      	movs	r3, #12
 801530a:	6033      	str	r3, [r6, #0]
 801530c:	2000      	movs	r0, #0
 801530e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015312:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80153e8 <_malloc_r+0xfc>
 8015316:	f000 f869 	bl	80153ec <__malloc_lock>
 801531a:	f8d8 3000 	ldr.w	r3, [r8]
 801531e:	461c      	mov	r4, r3
 8015320:	bb44      	cbnz	r4, 8015374 <_malloc_r+0x88>
 8015322:	4629      	mov	r1, r5
 8015324:	4630      	mov	r0, r6
 8015326:	f7ff ffbf 	bl	80152a8 <sbrk_aligned>
 801532a:	1c43      	adds	r3, r0, #1
 801532c:	4604      	mov	r4, r0
 801532e:	d158      	bne.n	80153e2 <_malloc_r+0xf6>
 8015330:	f8d8 4000 	ldr.w	r4, [r8]
 8015334:	4627      	mov	r7, r4
 8015336:	2f00      	cmp	r7, #0
 8015338:	d143      	bne.n	80153c2 <_malloc_r+0xd6>
 801533a:	2c00      	cmp	r4, #0
 801533c:	d04b      	beq.n	80153d6 <_malloc_r+0xea>
 801533e:	6823      	ldr	r3, [r4, #0]
 8015340:	4639      	mov	r1, r7
 8015342:	4630      	mov	r0, r6
 8015344:	eb04 0903 	add.w	r9, r4, r3
 8015348:	f000 fc7c 	bl	8015c44 <_sbrk_r>
 801534c:	4581      	cmp	r9, r0
 801534e:	d142      	bne.n	80153d6 <_malloc_r+0xea>
 8015350:	6821      	ldr	r1, [r4, #0]
 8015352:	1a6d      	subs	r5, r5, r1
 8015354:	4629      	mov	r1, r5
 8015356:	4630      	mov	r0, r6
 8015358:	f7ff ffa6 	bl	80152a8 <sbrk_aligned>
 801535c:	3001      	adds	r0, #1
 801535e:	d03a      	beq.n	80153d6 <_malloc_r+0xea>
 8015360:	6823      	ldr	r3, [r4, #0]
 8015362:	442b      	add	r3, r5
 8015364:	6023      	str	r3, [r4, #0]
 8015366:	f8d8 3000 	ldr.w	r3, [r8]
 801536a:	685a      	ldr	r2, [r3, #4]
 801536c:	bb62      	cbnz	r2, 80153c8 <_malloc_r+0xdc>
 801536e:	f8c8 7000 	str.w	r7, [r8]
 8015372:	e00f      	b.n	8015394 <_malloc_r+0xa8>
 8015374:	6822      	ldr	r2, [r4, #0]
 8015376:	1b52      	subs	r2, r2, r5
 8015378:	d420      	bmi.n	80153bc <_malloc_r+0xd0>
 801537a:	2a0b      	cmp	r2, #11
 801537c:	d917      	bls.n	80153ae <_malloc_r+0xc2>
 801537e:	1961      	adds	r1, r4, r5
 8015380:	42a3      	cmp	r3, r4
 8015382:	6025      	str	r5, [r4, #0]
 8015384:	bf18      	it	ne
 8015386:	6059      	strne	r1, [r3, #4]
 8015388:	6863      	ldr	r3, [r4, #4]
 801538a:	bf08      	it	eq
 801538c:	f8c8 1000 	streq.w	r1, [r8]
 8015390:	5162      	str	r2, [r4, r5]
 8015392:	604b      	str	r3, [r1, #4]
 8015394:	4630      	mov	r0, r6
 8015396:	f000 f82f 	bl	80153f8 <__malloc_unlock>
 801539a:	f104 000b 	add.w	r0, r4, #11
 801539e:	1d23      	adds	r3, r4, #4
 80153a0:	f020 0007 	bic.w	r0, r0, #7
 80153a4:	1ac2      	subs	r2, r0, r3
 80153a6:	bf1c      	itt	ne
 80153a8:	1a1b      	subne	r3, r3, r0
 80153aa:	50a3      	strne	r3, [r4, r2]
 80153ac:	e7af      	b.n	801530e <_malloc_r+0x22>
 80153ae:	6862      	ldr	r2, [r4, #4]
 80153b0:	42a3      	cmp	r3, r4
 80153b2:	bf0c      	ite	eq
 80153b4:	f8c8 2000 	streq.w	r2, [r8]
 80153b8:	605a      	strne	r2, [r3, #4]
 80153ba:	e7eb      	b.n	8015394 <_malloc_r+0xa8>
 80153bc:	4623      	mov	r3, r4
 80153be:	6864      	ldr	r4, [r4, #4]
 80153c0:	e7ae      	b.n	8015320 <_malloc_r+0x34>
 80153c2:	463c      	mov	r4, r7
 80153c4:	687f      	ldr	r7, [r7, #4]
 80153c6:	e7b6      	b.n	8015336 <_malloc_r+0x4a>
 80153c8:	461a      	mov	r2, r3
 80153ca:	685b      	ldr	r3, [r3, #4]
 80153cc:	42a3      	cmp	r3, r4
 80153ce:	d1fb      	bne.n	80153c8 <_malloc_r+0xdc>
 80153d0:	2300      	movs	r3, #0
 80153d2:	6053      	str	r3, [r2, #4]
 80153d4:	e7de      	b.n	8015394 <_malloc_r+0xa8>
 80153d6:	230c      	movs	r3, #12
 80153d8:	6033      	str	r3, [r6, #0]
 80153da:	4630      	mov	r0, r6
 80153dc:	f000 f80c 	bl	80153f8 <__malloc_unlock>
 80153e0:	e794      	b.n	801530c <_malloc_r+0x20>
 80153e2:	6005      	str	r5, [r0, #0]
 80153e4:	e7d6      	b.n	8015394 <_malloc_r+0xa8>
 80153e6:	bf00      	nop
 80153e8:	24007fe8 	.word	0x24007fe8

080153ec <__malloc_lock>:
 80153ec:	4801      	ldr	r0, [pc, #4]	@ (80153f4 <__malloc_lock+0x8>)
 80153ee:	f7ff beda 	b.w	80151a6 <__retarget_lock_acquire_recursive>
 80153f2:	bf00      	nop
 80153f4:	24007fe0 	.word	0x24007fe0

080153f8 <__malloc_unlock>:
 80153f8:	4801      	ldr	r0, [pc, #4]	@ (8015400 <__malloc_unlock+0x8>)
 80153fa:	f7ff bed5 	b.w	80151a8 <__retarget_lock_release_recursive>
 80153fe:	bf00      	nop
 8015400:	24007fe0 	.word	0x24007fe0

08015404 <__sfputc_r>:
 8015404:	6893      	ldr	r3, [r2, #8]
 8015406:	3b01      	subs	r3, #1
 8015408:	2b00      	cmp	r3, #0
 801540a:	b410      	push	{r4}
 801540c:	6093      	str	r3, [r2, #8]
 801540e:	da08      	bge.n	8015422 <__sfputc_r+0x1e>
 8015410:	6994      	ldr	r4, [r2, #24]
 8015412:	42a3      	cmp	r3, r4
 8015414:	db01      	blt.n	801541a <__sfputc_r+0x16>
 8015416:	290a      	cmp	r1, #10
 8015418:	d103      	bne.n	8015422 <__sfputc_r+0x1e>
 801541a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801541e:	f000 bb7d 	b.w	8015b1c <__swbuf_r>
 8015422:	6813      	ldr	r3, [r2, #0]
 8015424:	1c58      	adds	r0, r3, #1
 8015426:	6010      	str	r0, [r2, #0]
 8015428:	7019      	strb	r1, [r3, #0]
 801542a:	4608      	mov	r0, r1
 801542c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015430:	4770      	bx	lr

08015432 <__sfputs_r>:
 8015432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015434:	4606      	mov	r6, r0
 8015436:	460f      	mov	r7, r1
 8015438:	4614      	mov	r4, r2
 801543a:	18d5      	adds	r5, r2, r3
 801543c:	42ac      	cmp	r4, r5
 801543e:	d101      	bne.n	8015444 <__sfputs_r+0x12>
 8015440:	2000      	movs	r0, #0
 8015442:	e007      	b.n	8015454 <__sfputs_r+0x22>
 8015444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015448:	463a      	mov	r2, r7
 801544a:	4630      	mov	r0, r6
 801544c:	f7ff ffda 	bl	8015404 <__sfputc_r>
 8015450:	1c43      	adds	r3, r0, #1
 8015452:	d1f3      	bne.n	801543c <__sfputs_r+0xa>
 8015454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015458 <_vfiprintf_r>:
 8015458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801545c:	460d      	mov	r5, r1
 801545e:	b09d      	sub	sp, #116	@ 0x74
 8015460:	4614      	mov	r4, r2
 8015462:	4698      	mov	r8, r3
 8015464:	4606      	mov	r6, r0
 8015466:	b118      	cbz	r0, 8015470 <_vfiprintf_r+0x18>
 8015468:	6a03      	ldr	r3, [r0, #32]
 801546a:	b90b      	cbnz	r3, 8015470 <_vfiprintf_r+0x18>
 801546c:	f7ff fd8c 	bl	8014f88 <__sinit>
 8015470:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015472:	07d9      	lsls	r1, r3, #31
 8015474:	d405      	bmi.n	8015482 <_vfiprintf_r+0x2a>
 8015476:	89ab      	ldrh	r3, [r5, #12]
 8015478:	059a      	lsls	r2, r3, #22
 801547a:	d402      	bmi.n	8015482 <_vfiprintf_r+0x2a>
 801547c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801547e:	f7ff fe92 	bl	80151a6 <__retarget_lock_acquire_recursive>
 8015482:	89ab      	ldrh	r3, [r5, #12]
 8015484:	071b      	lsls	r3, r3, #28
 8015486:	d501      	bpl.n	801548c <_vfiprintf_r+0x34>
 8015488:	692b      	ldr	r3, [r5, #16]
 801548a:	b99b      	cbnz	r3, 80154b4 <_vfiprintf_r+0x5c>
 801548c:	4629      	mov	r1, r5
 801548e:	4630      	mov	r0, r6
 8015490:	f000 fb82 	bl	8015b98 <__swsetup_r>
 8015494:	b170      	cbz	r0, 80154b4 <_vfiprintf_r+0x5c>
 8015496:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015498:	07dc      	lsls	r4, r3, #31
 801549a:	d504      	bpl.n	80154a6 <_vfiprintf_r+0x4e>
 801549c:	f04f 30ff 	mov.w	r0, #4294967295
 80154a0:	b01d      	add	sp, #116	@ 0x74
 80154a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80154a6:	89ab      	ldrh	r3, [r5, #12]
 80154a8:	0598      	lsls	r0, r3, #22
 80154aa:	d4f7      	bmi.n	801549c <_vfiprintf_r+0x44>
 80154ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80154ae:	f7ff fe7b 	bl	80151a8 <__retarget_lock_release_recursive>
 80154b2:	e7f3      	b.n	801549c <_vfiprintf_r+0x44>
 80154b4:	2300      	movs	r3, #0
 80154b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80154b8:	2320      	movs	r3, #32
 80154ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80154be:	f8cd 800c 	str.w	r8, [sp, #12]
 80154c2:	2330      	movs	r3, #48	@ 0x30
 80154c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015674 <_vfiprintf_r+0x21c>
 80154c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80154cc:	f04f 0901 	mov.w	r9, #1
 80154d0:	4623      	mov	r3, r4
 80154d2:	469a      	mov	sl, r3
 80154d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80154d8:	b10a      	cbz	r2, 80154de <_vfiprintf_r+0x86>
 80154da:	2a25      	cmp	r2, #37	@ 0x25
 80154dc:	d1f9      	bne.n	80154d2 <_vfiprintf_r+0x7a>
 80154de:	ebba 0b04 	subs.w	fp, sl, r4
 80154e2:	d00b      	beq.n	80154fc <_vfiprintf_r+0xa4>
 80154e4:	465b      	mov	r3, fp
 80154e6:	4622      	mov	r2, r4
 80154e8:	4629      	mov	r1, r5
 80154ea:	4630      	mov	r0, r6
 80154ec:	f7ff ffa1 	bl	8015432 <__sfputs_r>
 80154f0:	3001      	adds	r0, #1
 80154f2:	f000 80a7 	beq.w	8015644 <_vfiprintf_r+0x1ec>
 80154f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80154f8:	445a      	add	r2, fp
 80154fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80154fc:	f89a 3000 	ldrb.w	r3, [sl]
 8015500:	2b00      	cmp	r3, #0
 8015502:	f000 809f 	beq.w	8015644 <_vfiprintf_r+0x1ec>
 8015506:	2300      	movs	r3, #0
 8015508:	f04f 32ff 	mov.w	r2, #4294967295
 801550c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015510:	f10a 0a01 	add.w	sl, sl, #1
 8015514:	9304      	str	r3, [sp, #16]
 8015516:	9307      	str	r3, [sp, #28]
 8015518:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801551c:	931a      	str	r3, [sp, #104]	@ 0x68
 801551e:	4654      	mov	r4, sl
 8015520:	2205      	movs	r2, #5
 8015522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015526:	4853      	ldr	r0, [pc, #332]	@ (8015674 <_vfiprintf_r+0x21c>)
 8015528:	f7ea feda 	bl	80002e0 <memchr>
 801552c:	9a04      	ldr	r2, [sp, #16]
 801552e:	b9d8      	cbnz	r0, 8015568 <_vfiprintf_r+0x110>
 8015530:	06d1      	lsls	r1, r2, #27
 8015532:	bf44      	itt	mi
 8015534:	2320      	movmi	r3, #32
 8015536:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801553a:	0713      	lsls	r3, r2, #28
 801553c:	bf44      	itt	mi
 801553e:	232b      	movmi	r3, #43	@ 0x2b
 8015540:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015544:	f89a 3000 	ldrb.w	r3, [sl]
 8015548:	2b2a      	cmp	r3, #42	@ 0x2a
 801554a:	d015      	beq.n	8015578 <_vfiprintf_r+0x120>
 801554c:	9a07      	ldr	r2, [sp, #28]
 801554e:	4654      	mov	r4, sl
 8015550:	2000      	movs	r0, #0
 8015552:	f04f 0c0a 	mov.w	ip, #10
 8015556:	4621      	mov	r1, r4
 8015558:	f811 3b01 	ldrb.w	r3, [r1], #1
 801555c:	3b30      	subs	r3, #48	@ 0x30
 801555e:	2b09      	cmp	r3, #9
 8015560:	d94b      	bls.n	80155fa <_vfiprintf_r+0x1a2>
 8015562:	b1b0      	cbz	r0, 8015592 <_vfiprintf_r+0x13a>
 8015564:	9207      	str	r2, [sp, #28]
 8015566:	e014      	b.n	8015592 <_vfiprintf_r+0x13a>
 8015568:	eba0 0308 	sub.w	r3, r0, r8
 801556c:	fa09 f303 	lsl.w	r3, r9, r3
 8015570:	4313      	orrs	r3, r2
 8015572:	9304      	str	r3, [sp, #16]
 8015574:	46a2      	mov	sl, r4
 8015576:	e7d2      	b.n	801551e <_vfiprintf_r+0xc6>
 8015578:	9b03      	ldr	r3, [sp, #12]
 801557a:	1d19      	adds	r1, r3, #4
 801557c:	681b      	ldr	r3, [r3, #0]
 801557e:	9103      	str	r1, [sp, #12]
 8015580:	2b00      	cmp	r3, #0
 8015582:	bfbb      	ittet	lt
 8015584:	425b      	neglt	r3, r3
 8015586:	f042 0202 	orrlt.w	r2, r2, #2
 801558a:	9307      	strge	r3, [sp, #28]
 801558c:	9307      	strlt	r3, [sp, #28]
 801558e:	bfb8      	it	lt
 8015590:	9204      	strlt	r2, [sp, #16]
 8015592:	7823      	ldrb	r3, [r4, #0]
 8015594:	2b2e      	cmp	r3, #46	@ 0x2e
 8015596:	d10a      	bne.n	80155ae <_vfiprintf_r+0x156>
 8015598:	7863      	ldrb	r3, [r4, #1]
 801559a:	2b2a      	cmp	r3, #42	@ 0x2a
 801559c:	d132      	bne.n	8015604 <_vfiprintf_r+0x1ac>
 801559e:	9b03      	ldr	r3, [sp, #12]
 80155a0:	1d1a      	adds	r2, r3, #4
 80155a2:	681b      	ldr	r3, [r3, #0]
 80155a4:	9203      	str	r2, [sp, #12]
 80155a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80155aa:	3402      	adds	r4, #2
 80155ac:	9305      	str	r3, [sp, #20]
 80155ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015684 <_vfiprintf_r+0x22c>
 80155b2:	7821      	ldrb	r1, [r4, #0]
 80155b4:	2203      	movs	r2, #3
 80155b6:	4650      	mov	r0, sl
 80155b8:	f7ea fe92 	bl	80002e0 <memchr>
 80155bc:	b138      	cbz	r0, 80155ce <_vfiprintf_r+0x176>
 80155be:	9b04      	ldr	r3, [sp, #16]
 80155c0:	eba0 000a 	sub.w	r0, r0, sl
 80155c4:	2240      	movs	r2, #64	@ 0x40
 80155c6:	4082      	lsls	r2, r0
 80155c8:	4313      	orrs	r3, r2
 80155ca:	3401      	adds	r4, #1
 80155cc:	9304      	str	r3, [sp, #16]
 80155ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80155d2:	4829      	ldr	r0, [pc, #164]	@ (8015678 <_vfiprintf_r+0x220>)
 80155d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80155d8:	2206      	movs	r2, #6
 80155da:	f7ea fe81 	bl	80002e0 <memchr>
 80155de:	2800      	cmp	r0, #0
 80155e0:	d03f      	beq.n	8015662 <_vfiprintf_r+0x20a>
 80155e2:	4b26      	ldr	r3, [pc, #152]	@ (801567c <_vfiprintf_r+0x224>)
 80155e4:	bb1b      	cbnz	r3, 801562e <_vfiprintf_r+0x1d6>
 80155e6:	9b03      	ldr	r3, [sp, #12]
 80155e8:	3307      	adds	r3, #7
 80155ea:	f023 0307 	bic.w	r3, r3, #7
 80155ee:	3308      	adds	r3, #8
 80155f0:	9303      	str	r3, [sp, #12]
 80155f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80155f4:	443b      	add	r3, r7
 80155f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80155f8:	e76a      	b.n	80154d0 <_vfiprintf_r+0x78>
 80155fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80155fe:	460c      	mov	r4, r1
 8015600:	2001      	movs	r0, #1
 8015602:	e7a8      	b.n	8015556 <_vfiprintf_r+0xfe>
 8015604:	2300      	movs	r3, #0
 8015606:	3401      	adds	r4, #1
 8015608:	9305      	str	r3, [sp, #20]
 801560a:	4619      	mov	r1, r3
 801560c:	f04f 0c0a 	mov.w	ip, #10
 8015610:	4620      	mov	r0, r4
 8015612:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015616:	3a30      	subs	r2, #48	@ 0x30
 8015618:	2a09      	cmp	r2, #9
 801561a:	d903      	bls.n	8015624 <_vfiprintf_r+0x1cc>
 801561c:	2b00      	cmp	r3, #0
 801561e:	d0c6      	beq.n	80155ae <_vfiprintf_r+0x156>
 8015620:	9105      	str	r1, [sp, #20]
 8015622:	e7c4      	b.n	80155ae <_vfiprintf_r+0x156>
 8015624:	fb0c 2101 	mla	r1, ip, r1, r2
 8015628:	4604      	mov	r4, r0
 801562a:	2301      	movs	r3, #1
 801562c:	e7f0      	b.n	8015610 <_vfiprintf_r+0x1b8>
 801562e:	ab03      	add	r3, sp, #12
 8015630:	9300      	str	r3, [sp, #0]
 8015632:	462a      	mov	r2, r5
 8015634:	4b12      	ldr	r3, [pc, #72]	@ (8015680 <_vfiprintf_r+0x228>)
 8015636:	a904      	add	r1, sp, #16
 8015638:	4630      	mov	r0, r6
 801563a:	f3af 8000 	nop.w
 801563e:	4607      	mov	r7, r0
 8015640:	1c78      	adds	r0, r7, #1
 8015642:	d1d6      	bne.n	80155f2 <_vfiprintf_r+0x19a>
 8015644:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015646:	07d9      	lsls	r1, r3, #31
 8015648:	d405      	bmi.n	8015656 <_vfiprintf_r+0x1fe>
 801564a:	89ab      	ldrh	r3, [r5, #12]
 801564c:	059a      	lsls	r2, r3, #22
 801564e:	d402      	bmi.n	8015656 <_vfiprintf_r+0x1fe>
 8015650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015652:	f7ff fda9 	bl	80151a8 <__retarget_lock_release_recursive>
 8015656:	89ab      	ldrh	r3, [r5, #12]
 8015658:	065b      	lsls	r3, r3, #25
 801565a:	f53f af1f 	bmi.w	801549c <_vfiprintf_r+0x44>
 801565e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015660:	e71e      	b.n	80154a0 <_vfiprintf_r+0x48>
 8015662:	ab03      	add	r3, sp, #12
 8015664:	9300      	str	r3, [sp, #0]
 8015666:	462a      	mov	r2, r5
 8015668:	4b05      	ldr	r3, [pc, #20]	@ (8015680 <_vfiprintf_r+0x228>)
 801566a:	a904      	add	r1, sp, #16
 801566c:	4630      	mov	r0, r6
 801566e:	f000 f879 	bl	8015764 <_printf_i>
 8015672:	e7e4      	b.n	801563e <_vfiprintf_r+0x1e6>
 8015674:	08018b85 	.word	0x08018b85
 8015678:	08018b8f 	.word	0x08018b8f
 801567c:	00000000 	.word	0x00000000
 8015680:	08015433 	.word	0x08015433
 8015684:	08018b8b 	.word	0x08018b8b

08015688 <_printf_common>:
 8015688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801568c:	4616      	mov	r6, r2
 801568e:	4698      	mov	r8, r3
 8015690:	688a      	ldr	r2, [r1, #8]
 8015692:	690b      	ldr	r3, [r1, #16]
 8015694:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015698:	4293      	cmp	r3, r2
 801569a:	bfb8      	it	lt
 801569c:	4613      	movlt	r3, r2
 801569e:	6033      	str	r3, [r6, #0]
 80156a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80156a4:	4607      	mov	r7, r0
 80156a6:	460c      	mov	r4, r1
 80156a8:	b10a      	cbz	r2, 80156ae <_printf_common+0x26>
 80156aa:	3301      	adds	r3, #1
 80156ac:	6033      	str	r3, [r6, #0]
 80156ae:	6823      	ldr	r3, [r4, #0]
 80156b0:	0699      	lsls	r1, r3, #26
 80156b2:	bf42      	ittt	mi
 80156b4:	6833      	ldrmi	r3, [r6, #0]
 80156b6:	3302      	addmi	r3, #2
 80156b8:	6033      	strmi	r3, [r6, #0]
 80156ba:	6825      	ldr	r5, [r4, #0]
 80156bc:	f015 0506 	ands.w	r5, r5, #6
 80156c0:	d106      	bne.n	80156d0 <_printf_common+0x48>
 80156c2:	f104 0a19 	add.w	sl, r4, #25
 80156c6:	68e3      	ldr	r3, [r4, #12]
 80156c8:	6832      	ldr	r2, [r6, #0]
 80156ca:	1a9b      	subs	r3, r3, r2
 80156cc:	42ab      	cmp	r3, r5
 80156ce:	dc26      	bgt.n	801571e <_printf_common+0x96>
 80156d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80156d4:	6822      	ldr	r2, [r4, #0]
 80156d6:	3b00      	subs	r3, #0
 80156d8:	bf18      	it	ne
 80156da:	2301      	movne	r3, #1
 80156dc:	0692      	lsls	r2, r2, #26
 80156de:	d42b      	bmi.n	8015738 <_printf_common+0xb0>
 80156e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80156e4:	4641      	mov	r1, r8
 80156e6:	4638      	mov	r0, r7
 80156e8:	47c8      	blx	r9
 80156ea:	3001      	adds	r0, #1
 80156ec:	d01e      	beq.n	801572c <_printf_common+0xa4>
 80156ee:	6823      	ldr	r3, [r4, #0]
 80156f0:	6922      	ldr	r2, [r4, #16]
 80156f2:	f003 0306 	and.w	r3, r3, #6
 80156f6:	2b04      	cmp	r3, #4
 80156f8:	bf02      	ittt	eq
 80156fa:	68e5      	ldreq	r5, [r4, #12]
 80156fc:	6833      	ldreq	r3, [r6, #0]
 80156fe:	1aed      	subeq	r5, r5, r3
 8015700:	68a3      	ldr	r3, [r4, #8]
 8015702:	bf0c      	ite	eq
 8015704:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015708:	2500      	movne	r5, #0
 801570a:	4293      	cmp	r3, r2
 801570c:	bfc4      	itt	gt
 801570e:	1a9b      	subgt	r3, r3, r2
 8015710:	18ed      	addgt	r5, r5, r3
 8015712:	2600      	movs	r6, #0
 8015714:	341a      	adds	r4, #26
 8015716:	42b5      	cmp	r5, r6
 8015718:	d11a      	bne.n	8015750 <_printf_common+0xc8>
 801571a:	2000      	movs	r0, #0
 801571c:	e008      	b.n	8015730 <_printf_common+0xa8>
 801571e:	2301      	movs	r3, #1
 8015720:	4652      	mov	r2, sl
 8015722:	4641      	mov	r1, r8
 8015724:	4638      	mov	r0, r7
 8015726:	47c8      	blx	r9
 8015728:	3001      	adds	r0, #1
 801572a:	d103      	bne.n	8015734 <_printf_common+0xac>
 801572c:	f04f 30ff 	mov.w	r0, #4294967295
 8015730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015734:	3501      	adds	r5, #1
 8015736:	e7c6      	b.n	80156c6 <_printf_common+0x3e>
 8015738:	18e1      	adds	r1, r4, r3
 801573a:	1c5a      	adds	r2, r3, #1
 801573c:	2030      	movs	r0, #48	@ 0x30
 801573e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015742:	4422      	add	r2, r4
 8015744:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015748:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801574c:	3302      	adds	r3, #2
 801574e:	e7c7      	b.n	80156e0 <_printf_common+0x58>
 8015750:	2301      	movs	r3, #1
 8015752:	4622      	mov	r2, r4
 8015754:	4641      	mov	r1, r8
 8015756:	4638      	mov	r0, r7
 8015758:	47c8      	blx	r9
 801575a:	3001      	adds	r0, #1
 801575c:	d0e6      	beq.n	801572c <_printf_common+0xa4>
 801575e:	3601      	adds	r6, #1
 8015760:	e7d9      	b.n	8015716 <_printf_common+0x8e>
	...

08015764 <_printf_i>:
 8015764:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015768:	7e0f      	ldrb	r7, [r1, #24]
 801576a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801576c:	2f78      	cmp	r7, #120	@ 0x78
 801576e:	4691      	mov	r9, r2
 8015770:	4680      	mov	r8, r0
 8015772:	460c      	mov	r4, r1
 8015774:	469a      	mov	sl, r3
 8015776:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801577a:	d807      	bhi.n	801578c <_printf_i+0x28>
 801577c:	2f62      	cmp	r7, #98	@ 0x62
 801577e:	d80a      	bhi.n	8015796 <_printf_i+0x32>
 8015780:	2f00      	cmp	r7, #0
 8015782:	f000 80d1 	beq.w	8015928 <_printf_i+0x1c4>
 8015786:	2f58      	cmp	r7, #88	@ 0x58
 8015788:	f000 80b8 	beq.w	80158fc <_printf_i+0x198>
 801578c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015790:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015794:	e03a      	b.n	801580c <_printf_i+0xa8>
 8015796:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801579a:	2b15      	cmp	r3, #21
 801579c:	d8f6      	bhi.n	801578c <_printf_i+0x28>
 801579e:	a101      	add	r1, pc, #4	@ (adr r1, 80157a4 <_printf_i+0x40>)
 80157a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80157a4:	080157fd 	.word	0x080157fd
 80157a8:	08015811 	.word	0x08015811
 80157ac:	0801578d 	.word	0x0801578d
 80157b0:	0801578d 	.word	0x0801578d
 80157b4:	0801578d 	.word	0x0801578d
 80157b8:	0801578d 	.word	0x0801578d
 80157bc:	08015811 	.word	0x08015811
 80157c0:	0801578d 	.word	0x0801578d
 80157c4:	0801578d 	.word	0x0801578d
 80157c8:	0801578d 	.word	0x0801578d
 80157cc:	0801578d 	.word	0x0801578d
 80157d0:	0801590f 	.word	0x0801590f
 80157d4:	0801583b 	.word	0x0801583b
 80157d8:	080158c9 	.word	0x080158c9
 80157dc:	0801578d 	.word	0x0801578d
 80157e0:	0801578d 	.word	0x0801578d
 80157e4:	08015931 	.word	0x08015931
 80157e8:	0801578d 	.word	0x0801578d
 80157ec:	0801583b 	.word	0x0801583b
 80157f0:	0801578d 	.word	0x0801578d
 80157f4:	0801578d 	.word	0x0801578d
 80157f8:	080158d1 	.word	0x080158d1
 80157fc:	6833      	ldr	r3, [r6, #0]
 80157fe:	1d1a      	adds	r2, r3, #4
 8015800:	681b      	ldr	r3, [r3, #0]
 8015802:	6032      	str	r2, [r6, #0]
 8015804:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015808:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801580c:	2301      	movs	r3, #1
 801580e:	e09c      	b.n	801594a <_printf_i+0x1e6>
 8015810:	6833      	ldr	r3, [r6, #0]
 8015812:	6820      	ldr	r0, [r4, #0]
 8015814:	1d19      	adds	r1, r3, #4
 8015816:	6031      	str	r1, [r6, #0]
 8015818:	0606      	lsls	r6, r0, #24
 801581a:	d501      	bpl.n	8015820 <_printf_i+0xbc>
 801581c:	681d      	ldr	r5, [r3, #0]
 801581e:	e003      	b.n	8015828 <_printf_i+0xc4>
 8015820:	0645      	lsls	r5, r0, #25
 8015822:	d5fb      	bpl.n	801581c <_printf_i+0xb8>
 8015824:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015828:	2d00      	cmp	r5, #0
 801582a:	da03      	bge.n	8015834 <_printf_i+0xd0>
 801582c:	232d      	movs	r3, #45	@ 0x2d
 801582e:	426d      	negs	r5, r5
 8015830:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015834:	4858      	ldr	r0, [pc, #352]	@ (8015998 <_printf_i+0x234>)
 8015836:	230a      	movs	r3, #10
 8015838:	e011      	b.n	801585e <_printf_i+0xfa>
 801583a:	6821      	ldr	r1, [r4, #0]
 801583c:	6833      	ldr	r3, [r6, #0]
 801583e:	0608      	lsls	r0, r1, #24
 8015840:	f853 5b04 	ldr.w	r5, [r3], #4
 8015844:	d402      	bmi.n	801584c <_printf_i+0xe8>
 8015846:	0649      	lsls	r1, r1, #25
 8015848:	bf48      	it	mi
 801584a:	b2ad      	uxthmi	r5, r5
 801584c:	2f6f      	cmp	r7, #111	@ 0x6f
 801584e:	4852      	ldr	r0, [pc, #328]	@ (8015998 <_printf_i+0x234>)
 8015850:	6033      	str	r3, [r6, #0]
 8015852:	bf14      	ite	ne
 8015854:	230a      	movne	r3, #10
 8015856:	2308      	moveq	r3, #8
 8015858:	2100      	movs	r1, #0
 801585a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801585e:	6866      	ldr	r6, [r4, #4]
 8015860:	60a6      	str	r6, [r4, #8]
 8015862:	2e00      	cmp	r6, #0
 8015864:	db05      	blt.n	8015872 <_printf_i+0x10e>
 8015866:	6821      	ldr	r1, [r4, #0]
 8015868:	432e      	orrs	r6, r5
 801586a:	f021 0104 	bic.w	r1, r1, #4
 801586e:	6021      	str	r1, [r4, #0]
 8015870:	d04b      	beq.n	801590a <_printf_i+0x1a6>
 8015872:	4616      	mov	r6, r2
 8015874:	fbb5 f1f3 	udiv	r1, r5, r3
 8015878:	fb03 5711 	mls	r7, r3, r1, r5
 801587c:	5dc7      	ldrb	r7, [r0, r7]
 801587e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015882:	462f      	mov	r7, r5
 8015884:	42bb      	cmp	r3, r7
 8015886:	460d      	mov	r5, r1
 8015888:	d9f4      	bls.n	8015874 <_printf_i+0x110>
 801588a:	2b08      	cmp	r3, #8
 801588c:	d10b      	bne.n	80158a6 <_printf_i+0x142>
 801588e:	6823      	ldr	r3, [r4, #0]
 8015890:	07df      	lsls	r7, r3, #31
 8015892:	d508      	bpl.n	80158a6 <_printf_i+0x142>
 8015894:	6923      	ldr	r3, [r4, #16]
 8015896:	6861      	ldr	r1, [r4, #4]
 8015898:	4299      	cmp	r1, r3
 801589a:	bfde      	ittt	le
 801589c:	2330      	movle	r3, #48	@ 0x30
 801589e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80158a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80158a6:	1b92      	subs	r2, r2, r6
 80158a8:	6122      	str	r2, [r4, #16]
 80158aa:	f8cd a000 	str.w	sl, [sp]
 80158ae:	464b      	mov	r3, r9
 80158b0:	aa03      	add	r2, sp, #12
 80158b2:	4621      	mov	r1, r4
 80158b4:	4640      	mov	r0, r8
 80158b6:	f7ff fee7 	bl	8015688 <_printf_common>
 80158ba:	3001      	adds	r0, #1
 80158bc:	d14a      	bne.n	8015954 <_printf_i+0x1f0>
 80158be:	f04f 30ff 	mov.w	r0, #4294967295
 80158c2:	b004      	add	sp, #16
 80158c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80158c8:	6823      	ldr	r3, [r4, #0]
 80158ca:	f043 0320 	orr.w	r3, r3, #32
 80158ce:	6023      	str	r3, [r4, #0]
 80158d0:	4832      	ldr	r0, [pc, #200]	@ (801599c <_printf_i+0x238>)
 80158d2:	2778      	movs	r7, #120	@ 0x78
 80158d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80158d8:	6823      	ldr	r3, [r4, #0]
 80158da:	6831      	ldr	r1, [r6, #0]
 80158dc:	061f      	lsls	r7, r3, #24
 80158de:	f851 5b04 	ldr.w	r5, [r1], #4
 80158e2:	d402      	bmi.n	80158ea <_printf_i+0x186>
 80158e4:	065f      	lsls	r7, r3, #25
 80158e6:	bf48      	it	mi
 80158e8:	b2ad      	uxthmi	r5, r5
 80158ea:	6031      	str	r1, [r6, #0]
 80158ec:	07d9      	lsls	r1, r3, #31
 80158ee:	bf44      	itt	mi
 80158f0:	f043 0320 	orrmi.w	r3, r3, #32
 80158f4:	6023      	strmi	r3, [r4, #0]
 80158f6:	b11d      	cbz	r5, 8015900 <_printf_i+0x19c>
 80158f8:	2310      	movs	r3, #16
 80158fa:	e7ad      	b.n	8015858 <_printf_i+0xf4>
 80158fc:	4826      	ldr	r0, [pc, #152]	@ (8015998 <_printf_i+0x234>)
 80158fe:	e7e9      	b.n	80158d4 <_printf_i+0x170>
 8015900:	6823      	ldr	r3, [r4, #0]
 8015902:	f023 0320 	bic.w	r3, r3, #32
 8015906:	6023      	str	r3, [r4, #0]
 8015908:	e7f6      	b.n	80158f8 <_printf_i+0x194>
 801590a:	4616      	mov	r6, r2
 801590c:	e7bd      	b.n	801588a <_printf_i+0x126>
 801590e:	6833      	ldr	r3, [r6, #0]
 8015910:	6825      	ldr	r5, [r4, #0]
 8015912:	6961      	ldr	r1, [r4, #20]
 8015914:	1d18      	adds	r0, r3, #4
 8015916:	6030      	str	r0, [r6, #0]
 8015918:	062e      	lsls	r6, r5, #24
 801591a:	681b      	ldr	r3, [r3, #0]
 801591c:	d501      	bpl.n	8015922 <_printf_i+0x1be>
 801591e:	6019      	str	r1, [r3, #0]
 8015920:	e002      	b.n	8015928 <_printf_i+0x1c4>
 8015922:	0668      	lsls	r0, r5, #25
 8015924:	d5fb      	bpl.n	801591e <_printf_i+0x1ba>
 8015926:	8019      	strh	r1, [r3, #0]
 8015928:	2300      	movs	r3, #0
 801592a:	6123      	str	r3, [r4, #16]
 801592c:	4616      	mov	r6, r2
 801592e:	e7bc      	b.n	80158aa <_printf_i+0x146>
 8015930:	6833      	ldr	r3, [r6, #0]
 8015932:	1d1a      	adds	r2, r3, #4
 8015934:	6032      	str	r2, [r6, #0]
 8015936:	681e      	ldr	r6, [r3, #0]
 8015938:	6862      	ldr	r2, [r4, #4]
 801593a:	2100      	movs	r1, #0
 801593c:	4630      	mov	r0, r6
 801593e:	f7ea fccf 	bl	80002e0 <memchr>
 8015942:	b108      	cbz	r0, 8015948 <_printf_i+0x1e4>
 8015944:	1b80      	subs	r0, r0, r6
 8015946:	6060      	str	r0, [r4, #4]
 8015948:	6863      	ldr	r3, [r4, #4]
 801594a:	6123      	str	r3, [r4, #16]
 801594c:	2300      	movs	r3, #0
 801594e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015952:	e7aa      	b.n	80158aa <_printf_i+0x146>
 8015954:	6923      	ldr	r3, [r4, #16]
 8015956:	4632      	mov	r2, r6
 8015958:	4649      	mov	r1, r9
 801595a:	4640      	mov	r0, r8
 801595c:	47d0      	blx	sl
 801595e:	3001      	adds	r0, #1
 8015960:	d0ad      	beq.n	80158be <_printf_i+0x15a>
 8015962:	6823      	ldr	r3, [r4, #0]
 8015964:	079b      	lsls	r3, r3, #30
 8015966:	d413      	bmi.n	8015990 <_printf_i+0x22c>
 8015968:	68e0      	ldr	r0, [r4, #12]
 801596a:	9b03      	ldr	r3, [sp, #12]
 801596c:	4298      	cmp	r0, r3
 801596e:	bfb8      	it	lt
 8015970:	4618      	movlt	r0, r3
 8015972:	e7a6      	b.n	80158c2 <_printf_i+0x15e>
 8015974:	2301      	movs	r3, #1
 8015976:	4632      	mov	r2, r6
 8015978:	4649      	mov	r1, r9
 801597a:	4640      	mov	r0, r8
 801597c:	47d0      	blx	sl
 801597e:	3001      	adds	r0, #1
 8015980:	d09d      	beq.n	80158be <_printf_i+0x15a>
 8015982:	3501      	adds	r5, #1
 8015984:	68e3      	ldr	r3, [r4, #12]
 8015986:	9903      	ldr	r1, [sp, #12]
 8015988:	1a5b      	subs	r3, r3, r1
 801598a:	42ab      	cmp	r3, r5
 801598c:	dcf2      	bgt.n	8015974 <_printf_i+0x210>
 801598e:	e7eb      	b.n	8015968 <_printf_i+0x204>
 8015990:	2500      	movs	r5, #0
 8015992:	f104 0619 	add.w	r6, r4, #25
 8015996:	e7f5      	b.n	8015984 <_printf_i+0x220>
 8015998:	08018b96 	.word	0x08018b96
 801599c:	08018ba7 	.word	0x08018ba7

080159a0 <__sflush_r>:
 80159a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80159a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80159a8:	0716      	lsls	r6, r2, #28
 80159aa:	4605      	mov	r5, r0
 80159ac:	460c      	mov	r4, r1
 80159ae:	d454      	bmi.n	8015a5a <__sflush_r+0xba>
 80159b0:	684b      	ldr	r3, [r1, #4]
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	dc02      	bgt.n	80159bc <__sflush_r+0x1c>
 80159b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80159b8:	2b00      	cmp	r3, #0
 80159ba:	dd48      	ble.n	8015a4e <__sflush_r+0xae>
 80159bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80159be:	2e00      	cmp	r6, #0
 80159c0:	d045      	beq.n	8015a4e <__sflush_r+0xae>
 80159c2:	2300      	movs	r3, #0
 80159c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80159c8:	682f      	ldr	r7, [r5, #0]
 80159ca:	6a21      	ldr	r1, [r4, #32]
 80159cc:	602b      	str	r3, [r5, #0]
 80159ce:	d030      	beq.n	8015a32 <__sflush_r+0x92>
 80159d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80159d2:	89a3      	ldrh	r3, [r4, #12]
 80159d4:	0759      	lsls	r1, r3, #29
 80159d6:	d505      	bpl.n	80159e4 <__sflush_r+0x44>
 80159d8:	6863      	ldr	r3, [r4, #4]
 80159da:	1ad2      	subs	r2, r2, r3
 80159dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80159de:	b10b      	cbz	r3, 80159e4 <__sflush_r+0x44>
 80159e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80159e2:	1ad2      	subs	r2, r2, r3
 80159e4:	2300      	movs	r3, #0
 80159e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80159e8:	6a21      	ldr	r1, [r4, #32]
 80159ea:	4628      	mov	r0, r5
 80159ec:	47b0      	blx	r6
 80159ee:	1c43      	adds	r3, r0, #1
 80159f0:	89a3      	ldrh	r3, [r4, #12]
 80159f2:	d106      	bne.n	8015a02 <__sflush_r+0x62>
 80159f4:	6829      	ldr	r1, [r5, #0]
 80159f6:	291d      	cmp	r1, #29
 80159f8:	d82b      	bhi.n	8015a52 <__sflush_r+0xb2>
 80159fa:	4a2a      	ldr	r2, [pc, #168]	@ (8015aa4 <__sflush_r+0x104>)
 80159fc:	40ca      	lsrs	r2, r1
 80159fe:	07d6      	lsls	r6, r2, #31
 8015a00:	d527      	bpl.n	8015a52 <__sflush_r+0xb2>
 8015a02:	2200      	movs	r2, #0
 8015a04:	6062      	str	r2, [r4, #4]
 8015a06:	04d9      	lsls	r1, r3, #19
 8015a08:	6922      	ldr	r2, [r4, #16]
 8015a0a:	6022      	str	r2, [r4, #0]
 8015a0c:	d504      	bpl.n	8015a18 <__sflush_r+0x78>
 8015a0e:	1c42      	adds	r2, r0, #1
 8015a10:	d101      	bne.n	8015a16 <__sflush_r+0x76>
 8015a12:	682b      	ldr	r3, [r5, #0]
 8015a14:	b903      	cbnz	r3, 8015a18 <__sflush_r+0x78>
 8015a16:	6560      	str	r0, [r4, #84]	@ 0x54
 8015a18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015a1a:	602f      	str	r7, [r5, #0]
 8015a1c:	b1b9      	cbz	r1, 8015a4e <__sflush_r+0xae>
 8015a1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015a22:	4299      	cmp	r1, r3
 8015a24:	d002      	beq.n	8015a2c <__sflush_r+0x8c>
 8015a26:	4628      	mov	r0, r5
 8015a28:	f7ff fbec 	bl	8015204 <_free_r>
 8015a2c:	2300      	movs	r3, #0
 8015a2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8015a30:	e00d      	b.n	8015a4e <__sflush_r+0xae>
 8015a32:	2301      	movs	r3, #1
 8015a34:	4628      	mov	r0, r5
 8015a36:	47b0      	blx	r6
 8015a38:	4602      	mov	r2, r0
 8015a3a:	1c50      	adds	r0, r2, #1
 8015a3c:	d1c9      	bne.n	80159d2 <__sflush_r+0x32>
 8015a3e:	682b      	ldr	r3, [r5, #0]
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d0c6      	beq.n	80159d2 <__sflush_r+0x32>
 8015a44:	2b1d      	cmp	r3, #29
 8015a46:	d001      	beq.n	8015a4c <__sflush_r+0xac>
 8015a48:	2b16      	cmp	r3, #22
 8015a4a:	d11e      	bne.n	8015a8a <__sflush_r+0xea>
 8015a4c:	602f      	str	r7, [r5, #0]
 8015a4e:	2000      	movs	r0, #0
 8015a50:	e022      	b.n	8015a98 <__sflush_r+0xf8>
 8015a52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015a56:	b21b      	sxth	r3, r3
 8015a58:	e01b      	b.n	8015a92 <__sflush_r+0xf2>
 8015a5a:	690f      	ldr	r7, [r1, #16]
 8015a5c:	2f00      	cmp	r7, #0
 8015a5e:	d0f6      	beq.n	8015a4e <__sflush_r+0xae>
 8015a60:	0793      	lsls	r3, r2, #30
 8015a62:	680e      	ldr	r6, [r1, #0]
 8015a64:	bf08      	it	eq
 8015a66:	694b      	ldreq	r3, [r1, #20]
 8015a68:	600f      	str	r7, [r1, #0]
 8015a6a:	bf18      	it	ne
 8015a6c:	2300      	movne	r3, #0
 8015a6e:	eba6 0807 	sub.w	r8, r6, r7
 8015a72:	608b      	str	r3, [r1, #8]
 8015a74:	f1b8 0f00 	cmp.w	r8, #0
 8015a78:	dde9      	ble.n	8015a4e <__sflush_r+0xae>
 8015a7a:	6a21      	ldr	r1, [r4, #32]
 8015a7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015a7e:	4643      	mov	r3, r8
 8015a80:	463a      	mov	r2, r7
 8015a82:	4628      	mov	r0, r5
 8015a84:	47b0      	blx	r6
 8015a86:	2800      	cmp	r0, #0
 8015a88:	dc08      	bgt.n	8015a9c <__sflush_r+0xfc>
 8015a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015a8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015a92:	81a3      	strh	r3, [r4, #12]
 8015a94:	f04f 30ff 	mov.w	r0, #4294967295
 8015a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a9c:	4407      	add	r7, r0
 8015a9e:	eba8 0800 	sub.w	r8, r8, r0
 8015aa2:	e7e7      	b.n	8015a74 <__sflush_r+0xd4>
 8015aa4:	20400001 	.word	0x20400001

08015aa8 <_fflush_r>:
 8015aa8:	b538      	push	{r3, r4, r5, lr}
 8015aaa:	690b      	ldr	r3, [r1, #16]
 8015aac:	4605      	mov	r5, r0
 8015aae:	460c      	mov	r4, r1
 8015ab0:	b913      	cbnz	r3, 8015ab8 <_fflush_r+0x10>
 8015ab2:	2500      	movs	r5, #0
 8015ab4:	4628      	mov	r0, r5
 8015ab6:	bd38      	pop	{r3, r4, r5, pc}
 8015ab8:	b118      	cbz	r0, 8015ac2 <_fflush_r+0x1a>
 8015aba:	6a03      	ldr	r3, [r0, #32]
 8015abc:	b90b      	cbnz	r3, 8015ac2 <_fflush_r+0x1a>
 8015abe:	f7ff fa63 	bl	8014f88 <__sinit>
 8015ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d0f3      	beq.n	8015ab2 <_fflush_r+0xa>
 8015aca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015acc:	07d0      	lsls	r0, r2, #31
 8015ace:	d404      	bmi.n	8015ada <_fflush_r+0x32>
 8015ad0:	0599      	lsls	r1, r3, #22
 8015ad2:	d402      	bmi.n	8015ada <_fflush_r+0x32>
 8015ad4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015ad6:	f7ff fb66 	bl	80151a6 <__retarget_lock_acquire_recursive>
 8015ada:	4628      	mov	r0, r5
 8015adc:	4621      	mov	r1, r4
 8015ade:	f7ff ff5f 	bl	80159a0 <__sflush_r>
 8015ae2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015ae4:	07da      	lsls	r2, r3, #31
 8015ae6:	4605      	mov	r5, r0
 8015ae8:	d4e4      	bmi.n	8015ab4 <_fflush_r+0xc>
 8015aea:	89a3      	ldrh	r3, [r4, #12]
 8015aec:	059b      	lsls	r3, r3, #22
 8015aee:	d4e1      	bmi.n	8015ab4 <_fflush_r+0xc>
 8015af0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015af2:	f7ff fb59 	bl	80151a8 <__retarget_lock_release_recursive>
 8015af6:	e7dd      	b.n	8015ab4 <_fflush_r+0xc>

08015af8 <fiprintf>:
 8015af8:	b40e      	push	{r1, r2, r3}
 8015afa:	b503      	push	{r0, r1, lr}
 8015afc:	4601      	mov	r1, r0
 8015afe:	ab03      	add	r3, sp, #12
 8015b00:	4805      	ldr	r0, [pc, #20]	@ (8015b18 <fiprintf+0x20>)
 8015b02:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b06:	6800      	ldr	r0, [r0, #0]
 8015b08:	9301      	str	r3, [sp, #4]
 8015b0a:	f7ff fca5 	bl	8015458 <_vfiprintf_r>
 8015b0e:	b002      	add	sp, #8
 8015b10:	f85d eb04 	ldr.w	lr, [sp], #4
 8015b14:	b003      	add	sp, #12
 8015b16:	4770      	bx	lr
 8015b18:	24000040 	.word	0x24000040

08015b1c <__swbuf_r>:
 8015b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b1e:	460e      	mov	r6, r1
 8015b20:	4614      	mov	r4, r2
 8015b22:	4605      	mov	r5, r0
 8015b24:	b118      	cbz	r0, 8015b2e <__swbuf_r+0x12>
 8015b26:	6a03      	ldr	r3, [r0, #32]
 8015b28:	b90b      	cbnz	r3, 8015b2e <__swbuf_r+0x12>
 8015b2a:	f7ff fa2d 	bl	8014f88 <__sinit>
 8015b2e:	69a3      	ldr	r3, [r4, #24]
 8015b30:	60a3      	str	r3, [r4, #8]
 8015b32:	89a3      	ldrh	r3, [r4, #12]
 8015b34:	071a      	lsls	r2, r3, #28
 8015b36:	d501      	bpl.n	8015b3c <__swbuf_r+0x20>
 8015b38:	6923      	ldr	r3, [r4, #16]
 8015b3a:	b943      	cbnz	r3, 8015b4e <__swbuf_r+0x32>
 8015b3c:	4621      	mov	r1, r4
 8015b3e:	4628      	mov	r0, r5
 8015b40:	f000 f82a 	bl	8015b98 <__swsetup_r>
 8015b44:	b118      	cbz	r0, 8015b4e <__swbuf_r+0x32>
 8015b46:	f04f 37ff 	mov.w	r7, #4294967295
 8015b4a:	4638      	mov	r0, r7
 8015b4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b4e:	6823      	ldr	r3, [r4, #0]
 8015b50:	6922      	ldr	r2, [r4, #16]
 8015b52:	1a98      	subs	r0, r3, r2
 8015b54:	6963      	ldr	r3, [r4, #20]
 8015b56:	b2f6      	uxtb	r6, r6
 8015b58:	4283      	cmp	r3, r0
 8015b5a:	4637      	mov	r7, r6
 8015b5c:	dc05      	bgt.n	8015b6a <__swbuf_r+0x4e>
 8015b5e:	4621      	mov	r1, r4
 8015b60:	4628      	mov	r0, r5
 8015b62:	f7ff ffa1 	bl	8015aa8 <_fflush_r>
 8015b66:	2800      	cmp	r0, #0
 8015b68:	d1ed      	bne.n	8015b46 <__swbuf_r+0x2a>
 8015b6a:	68a3      	ldr	r3, [r4, #8]
 8015b6c:	3b01      	subs	r3, #1
 8015b6e:	60a3      	str	r3, [r4, #8]
 8015b70:	6823      	ldr	r3, [r4, #0]
 8015b72:	1c5a      	adds	r2, r3, #1
 8015b74:	6022      	str	r2, [r4, #0]
 8015b76:	701e      	strb	r6, [r3, #0]
 8015b78:	6962      	ldr	r2, [r4, #20]
 8015b7a:	1c43      	adds	r3, r0, #1
 8015b7c:	429a      	cmp	r2, r3
 8015b7e:	d004      	beq.n	8015b8a <__swbuf_r+0x6e>
 8015b80:	89a3      	ldrh	r3, [r4, #12]
 8015b82:	07db      	lsls	r3, r3, #31
 8015b84:	d5e1      	bpl.n	8015b4a <__swbuf_r+0x2e>
 8015b86:	2e0a      	cmp	r6, #10
 8015b88:	d1df      	bne.n	8015b4a <__swbuf_r+0x2e>
 8015b8a:	4621      	mov	r1, r4
 8015b8c:	4628      	mov	r0, r5
 8015b8e:	f7ff ff8b 	bl	8015aa8 <_fflush_r>
 8015b92:	2800      	cmp	r0, #0
 8015b94:	d0d9      	beq.n	8015b4a <__swbuf_r+0x2e>
 8015b96:	e7d6      	b.n	8015b46 <__swbuf_r+0x2a>

08015b98 <__swsetup_r>:
 8015b98:	b538      	push	{r3, r4, r5, lr}
 8015b9a:	4b29      	ldr	r3, [pc, #164]	@ (8015c40 <__swsetup_r+0xa8>)
 8015b9c:	4605      	mov	r5, r0
 8015b9e:	6818      	ldr	r0, [r3, #0]
 8015ba0:	460c      	mov	r4, r1
 8015ba2:	b118      	cbz	r0, 8015bac <__swsetup_r+0x14>
 8015ba4:	6a03      	ldr	r3, [r0, #32]
 8015ba6:	b90b      	cbnz	r3, 8015bac <__swsetup_r+0x14>
 8015ba8:	f7ff f9ee 	bl	8014f88 <__sinit>
 8015bac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015bb0:	0719      	lsls	r1, r3, #28
 8015bb2:	d422      	bmi.n	8015bfa <__swsetup_r+0x62>
 8015bb4:	06da      	lsls	r2, r3, #27
 8015bb6:	d407      	bmi.n	8015bc8 <__swsetup_r+0x30>
 8015bb8:	2209      	movs	r2, #9
 8015bba:	602a      	str	r2, [r5, #0]
 8015bbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015bc0:	81a3      	strh	r3, [r4, #12]
 8015bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8015bc6:	e033      	b.n	8015c30 <__swsetup_r+0x98>
 8015bc8:	0758      	lsls	r0, r3, #29
 8015bca:	d512      	bpl.n	8015bf2 <__swsetup_r+0x5a>
 8015bcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015bce:	b141      	cbz	r1, 8015be2 <__swsetup_r+0x4a>
 8015bd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015bd4:	4299      	cmp	r1, r3
 8015bd6:	d002      	beq.n	8015bde <__swsetup_r+0x46>
 8015bd8:	4628      	mov	r0, r5
 8015bda:	f7ff fb13 	bl	8015204 <_free_r>
 8015bde:	2300      	movs	r3, #0
 8015be0:	6363      	str	r3, [r4, #52]	@ 0x34
 8015be2:	89a3      	ldrh	r3, [r4, #12]
 8015be4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015be8:	81a3      	strh	r3, [r4, #12]
 8015bea:	2300      	movs	r3, #0
 8015bec:	6063      	str	r3, [r4, #4]
 8015bee:	6923      	ldr	r3, [r4, #16]
 8015bf0:	6023      	str	r3, [r4, #0]
 8015bf2:	89a3      	ldrh	r3, [r4, #12]
 8015bf4:	f043 0308 	orr.w	r3, r3, #8
 8015bf8:	81a3      	strh	r3, [r4, #12]
 8015bfa:	6923      	ldr	r3, [r4, #16]
 8015bfc:	b94b      	cbnz	r3, 8015c12 <__swsetup_r+0x7a>
 8015bfe:	89a3      	ldrh	r3, [r4, #12]
 8015c00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015c04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015c08:	d003      	beq.n	8015c12 <__swsetup_r+0x7a>
 8015c0a:	4621      	mov	r1, r4
 8015c0c:	4628      	mov	r0, r5
 8015c0e:	f000 f856 	bl	8015cbe <__smakebuf_r>
 8015c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c16:	f013 0201 	ands.w	r2, r3, #1
 8015c1a:	d00a      	beq.n	8015c32 <__swsetup_r+0x9a>
 8015c1c:	2200      	movs	r2, #0
 8015c1e:	60a2      	str	r2, [r4, #8]
 8015c20:	6962      	ldr	r2, [r4, #20]
 8015c22:	4252      	negs	r2, r2
 8015c24:	61a2      	str	r2, [r4, #24]
 8015c26:	6922      	ldr	r2, [r4, #16]
 8015c28:	b942      	cbnz	r2, 8015c3c <__swsetup_r+0xa4>
 8015c2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015c2e:	d1c5      	bne.n	8015bbc <__swsetup_r+0x24>
 8015c30:	bd38      	pop	{r3, r4, r5, pc}
 8015c32:	0799      	lsls	r1, r3, #30
 8015c34:	bf58      	it	pl
 8015c36:	6962      	ldrpl	r2, [r4, #20]
 8015c38:	60a2      	str	r2, [r4, #8]
 8015c3a:	e7f4      	b.n	8015c26 <__swsetup_r+0x8e>
 8015c3c:	2000      	movs	r0, #0
 8015c3e:	e7f7      	b.n	8015c30 <__swsetup_r+0x98>
 8015c40:	24000040 	.word	0x24000040

08015c44 <_sbrk_r>:
 8015c44:	b538      	push	{r3, r4, r5, lr}
 8015c46:	4d06      	ldr	r5, [pc, #24]	@ (8015c60 <_sbrk_r+0x1c>)
 8015c48:	2300      	movs	r3, #0
 8015c4a:	4604      	mov	r4, r0
 8015c4c:	4608      	mov	r0, r1
 8015c4e:	602b      	str	r3, [r5, #0]
 8015c50:	f7ea ffe4 	bl	8000c1c <_sbrk>
 8015c54:	1c43      	adds	r3, r0, #1
 8015c56:	d102      	bne.n	8015c5e <_sbrk_r+0x1a>
 8015c58:	682b      	ldr	r3, [r5, #0]
 8015c5a:	b103      	cbz	r3, 8015c5e <_sbrk_r+0x1a>
 8015c5c:	6023      	str	r3, [r4, #0]
 8015c5e:	bd38      	pop	{r3, r4, r5, pc}
 8015c60:	24007fdc 	.word	0x24007fdc

08015c64 <abort>:
 8015c64:	b508      	push	{r3, lr}
 8015c66:	2006      	movs	r0, #6
 8015c68:	f000 f88e 	bl	8015d88 <raise>
 8015c6c:	2001      	movs	r0, #1
 8015c6e:	f7ea ff5d 	bl	8000b2c <_exit>

08015c72 <__swhatbuf_r>:
 8015c72:	b570      	push	{r4, r5, r6, lr}
 8015c74:	460c      	mov	r4, r1
 8015c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015c7a:	2900      	cmp	r1, #0
 8015c7c:	b096      	sub	sp, #88	@ 0x58
 8015c7e:	4615      	mov	r5, r2
 8015c80:	461e      	mov	r6, r3
 8015c82:	da0d      	bge.n	8015ca0 <__swhatbuf_r+0x2e>
 8015c84:	89a3      	ldrh	r3, [r4, #12]
 8015c86:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015c8a:	f04f 0100 	mov.w	r1, #0
 8015c8e:	bf14      	ite	ne
 8015c90:	2340      	movne	r3, #64	@ 0x40
 8015c92:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015c96:	2000      	movs	r0, #0
 8015c98:	6031      	str	r1, [r6, #0]
 8015c9a:	602b      	str	r3, [r5, #0]
 8015c9c:	b016      	add	sp, #88	@ 0x58
 8015c9e:	bd70      	pop	{r4, r5, r6, pc}
 8015ca0:	466a      	mov	r2, sp
 8015ca2:	f000 f879 	bl	8015d98 <_fstat_r>
 8015ca6:	2800      	cmp	r0, #0
 8015ca8:	dbec      	blt.n	8015c84 <__swhatbuf_r+0x12>
 8015caa:	9901      	ldr	r1, [sp, #4]
 8015cac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015cb0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015cb4:	4259      	negs	r1, r3
 8015cb6:	4159      	adcs	r1, r3
 8015cb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015cbc:	e7eb      	b.n	8015c96 <__swhatbuf_r+0x24>

08015cbe <__smakebuf_r>:
 8015cbe:	898b      	ldrh	r3, [r1, #12]
 8015cc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015cc2:	079d      	lsls	r5, r3, #30
 8015cc4:	4606      	mov	r6, r0
 8015cc6:	460c      	mov	r4, r1
 8015cc8:	d507      	bpl.n	8015cda <__smakebuf_r+0x1c>
 8015cca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015cce:	6023      	str	r3, [r4, #0]
 8015cd0:	6123      	str	r3, [r4, #16]
 8015cd2:	2301      	movs	r3, #1
 8015cd4:	6163      	str	r3, [r4, #20]
 8015cd6:	b003      	add	sp, #12
 8015cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015cda:	ab01      	add	r3, sp, #4
 8015cdc:	466a      	mov	r2, sp
 8015cde:	f7ff ffc8 	bl	8015c72 <__swhatbuf_r>
 8015ce2:	9f00      	ldr	r7, [sp, #0]
 8015ce4:	4605      	mov	r5, r0
 8015ce6:	4639      	mov	r1, r7
 8015ce8:	4630      	mov	r0, r6
 8015cea:	f7ff faff 	bl	80152ec <_malloc_r>
 8015cee:	b948      	cbnz	r0, 8015d04 <__smakebuf_r+0x46>
 8015cf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015cf4:	059a      	lsls	r2, r3, #22
 8015cf6:	d4ee      	bmi.n	8015cd6 <__smakebuf_r+0x18>
 8015cf8:	f023 0303 	bic.w	r3, r3, #3
 8015cfc:	f043 0302 	orr.w	r3, r3, #2
 8015d00:	81a3      	strh	r3, [r4, #12]
 8015d02:	e7e2      	b.n	8015cca <__smakebuf_r+0xc>
 8015d04:	89a3      	ldrh	r3, [r4, #12]
 8015d06:	6020      	str	r0, [r4, #0]
 8015d08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015d0c:	81a3      	strh	r3, [r4, #12]
 8015d0e:	9b01      	ldr	r3, [sp, #4]
 8015d10:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015d14:	b15b      	cbz	r3, 8015d2e <__smakebuf_r+0x70>
 8015d16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015d1a:	4630      	mov	r0, r6
 8015d1c:	f000 f84e 	bl	8015dbc <_isatty_r>
 8015d20:	b128      	cbz	r0, 8015d2e <__smakebuf_r+0x70>
 8015d22:	89a3      	ldrh	r3, [r4, #12]
 8015d24:	f023 0303 	bic.w	r3, r3, #3
 8015d28:	f043 0301 	orr.w	r3, r3, #1
 8015d2c:	81a3      	strh	r3, [r4, #12]
 8015d2e:	89a3      	ldrh	r3, [r4, #12]
 8015d30:	431d      	orrs	r5, r3
 8015d32:	81a5      	strh	r5, [r4, #12]
 8015d34:	e7cf      	b.n	8015cd6 <__smakebuf_r+0x18>

08015d36 <_raise_r>:
 8015d36:	291f      	cmp	r1, #31
 8015d38:	b538      	push	{r3, r4, r5, lr}
 8015d3a:	4605      	mov	r5, r0
 8015d3c:	460c      	mov	r4, r1
 8015d3e:	d904      	bls.n	8015d4a <_raise_r+0x14>
 8015d40:	2316      	movs	r3, #22
 8015d42:	6003      	str	r3, [r0, #0]
 8015d44:	f04f 30ff 	mov.w	r0, #4294967295
 8015d48:	bd38      	pop	{r3, r4, r5, pc}
 8015d4a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015d4c:	b112      	cbz	r2, 8015d54 <_raise_r+0x1e>
 8015d4e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015d52:	b94b      	cbnz	r3, 8015d68 <_raise_r+0x32>
 8015d54:	4628      	mov	r0, r5
 8015d56:	f000 f853 	bl	8015e00 <_getpid_r>
 8015d5a:	4622      	mov	r2, r4
 8015d5c:	4601      	mov	r1, r0
 8015d5e:	4628      	mov	r0, r5
 8015d60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015d64:	f000 b83a 	b.w	8015ddc <_kill_r>
 8015d68:	2b01      	cmp	r3, #1
 8015d6a:	d00a      	beq.n	8015d82 <_raise_r+0x4c>
 8015d6c:	1c59      	adds	r1, r3, #1
 8015d6e:	d103      	bne.n	8015d78 <_raise_r+0x42>
 8015d70:	2316      	movs	r3, #22
 8015d72:	6003      	str	r3, [r0, #0]
 8015d74:	2001      	movs	r0, #1
 8015d76:	e7e7      	b.n	8015d48 <_raise_r+0x12>
 8015d78:	2100      	movs	r1, #0
 8015d7a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015d7e:	4620      	mov	r0, r4
 8015d80:	4798      	blx	r3
 8015d82:	2000      	movs	r0, #0
 8015d84:	e7e0      	b.n	8015d48 <_raise_r+0x12>
	...

08015d88 <raise>:
 8015d88:	4b02      	ldr	r3, [pc, #8]	@ (8015d94 <raise+0xc>)
 8015d8a:	4601      	mov	r1, r0
 8015d8c:	6818      	ldr	r0, [r3, #0]
 8015d8e:	f7ff bfd2 	b.w	8015d36 <_raise_r>
 8015d92:	bf00      	nop
 8015d94:	24000040 	.word	0x24000040

08015d98 <_fstat_r>:
 8015d98:	b538      	push	{r3, r4, r5, lr}
 8015d9a:	4d07      	ldr	r5, [pc, #28]	@ (8015db8 <_fstat_r+0x20>)
 8015d9c:	2300      	movs	r3, #0
 8015d9e:	4604      	mov	r4, r0
 8015da0:	4608      	mov	r0, r1
 8015da2:	4611      	mov	r1, r2
 8015da4:	602b      	str	r3, [r5, #0]
 8015da6:	f7ea ff11 	bl	8000bcc <_fstat>
 8015daa:	1c43      	adds	r3, r0, #1
 8015dac:	d102      	bne.n	8015db4 <_fstat_r+0x1c>
 8015dae:	682b      	ldr	r3, [r5, #0]
 8015db0:	b103      	cbz	r3, 8015db4 <_fstat_r+0x1c>
 8015db2:	6023      	str	r3, [r4, #0]
 8015db4:	bd38      	pop	{r3, r4, r5, pc}
 8015db6:	bf00      	nop
 8015db8:	24007fdc 	.word	0x24007fdc

08015dbc <_isatty_r>:
 8015dbc:	b538      	push	{r3, r4, r5, lr}
 8015dbe:	4d06      	ldr	r5, [pc, #24]	@ (8015dd8 <_isatty_r+0x1c>)
 8015dc0:	2300      	movs	r3, #0
 8015dc2:	4604      	mov	r4, r0
 8015dc4:	4608      	mov	r0, r1
 8015dc6:	602b      	str	r3, [r5, #0]
 8015dc8:	f7ea ff10 	bl	8000bec <_isatty>
 8015dcc:	1c43      	adds	r3, r0, #1
 8015dce:	d102      	bne.n	8015dd6 <_isatty_r+0x1a>
 8015dd0:	682b      	ldr	r3, [r5, #0]
 8015dd2:	b103      	cbz	r3, 8015dd6 <_isatty_r+0x1a>
 8015dd4:	6023      	str	r3, [r4, #0]
 8015dd6:	bd38      	pop	{r3, r4, r5, pc}
 8015dd8:	24007fdc 	.word	0x24007fdc

08015ddc <_kill_r>:
 8015ddc:	b538      	push	{r3, r4, r5, lr}
 8015dde:	4d07      	ldr	r5, [pc, #28]	@ (8015dfc <_kill_r+0x20>)
 8015de0:	2300      	movs	r3, #0
 8015de2:	4604      	mov	r4, r0
 8015de4:	4608      	mov	r0, r1
 8015de6:	4611      	mov	r1, r2
 8015de8:	602b      	str	r3, [r5, #0]
 8015dea:	f7ea fe8d 	bl	8000b08 <_kill>
 8015dee:	1c43      	adds	r3, r0, #1
 8015df0:	d102      	bne.n	8015df8 <_kill_r+0x1c>
 8015df2:	682b      	ldr	r3, [r5, #0]
 8015df4:	b103      	cbz	r3, 8015df8 <_kill_r+0x1c>
 8015df6:	6023      	str	r3, [r4, #0]
 8015df8:	bd38      	pop	{r3, r4, r5, pc}
 8015dfa:	bf00      	nop
 8015dfc:	24007fdc 	.word	0x24007fdc

08015e00 <_getpid_r>:
 8015e00:	f7ea be7a 	b.w	8000af8 <_getpid>

08015e04 <_init>:
 8015e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e06:	bf00      	nop
 8015e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e0a:	bc08      	pop	{r3}
 8015e0c:	469e      	mov	lr, r3
 8015e0e:	4770      	bx	lr

08015e10 <_fini>:
 8015e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e12:	bf00      	nop
 8015e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e16:	bc08      	pop	{r3}
 8015e18:	469e      	mov	lr, r3
 8015e1a:	4770      	bx	lr
