
*** Running vivado
    with args -log design_1_axi_rc_servo_control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_rc_servo_control_0_0.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_axi_rc_servo_control_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.cache/ip 
Command: synth_design -top design_1_axi_rc_servo_control_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1084.047 ; gain = 2.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_rc_servo_control_0_0' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_rc_servo_control_0_0/synth/design_1_axi_rc_servo_control_0_0.vhd:81]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter NUMBER_OF_SERVOS bound to: 4 - type: integer 
	Parameter MINIMUM_HIGH_PULSE_WIDTH_NS bound to: 1000000 - type: integer 
	Parameter MAXIMUM_HIGH_PULSE_WIDTH_NS bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'axi_rc_servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:10' bound to instance 'U0' of component 'axi_rc_servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_rc_servo_control_0_0/synth/design_1_axi_rc_servo_control_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'axi_rc_servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:52]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter NUMBER_OF_SERVOS bound to: 4 - type: integer 
	Parameter MINIMUM_HIGH_PULSE_WIDTH_NS bound to: 1000000 - type: integer 
	Parameter MAXIMUM_HIGH_PULSE_WIDTH_NS bound to: 2000000 - type: integer 
WARNING: [Synth 8-614] signal 'local_address_valid' is read in the process but is not in the sensitivity list [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:200]
	Parameter Slow_Clock_Period_PS bound to: 128000 - type: integer 
	Parameter ORIGINAL_CLK_PERIOD_PS bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd:9' bound to instance 'clock_divider_instance' of component 'clock_divider' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:349]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd:24]
	Parameter Slow_Clock_Period_PS bound to: 128000 - type: integer 
	Parameter ORIGINAL_CLK_PERIOD_PS bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd:24]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:12' bound to instance 'servo_controller_instance' of component 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:365]
INFO: [Synth 8-638] synthesizing module 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:29]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'servo_controller' (2#1) [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:29]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:12' bound to instance 'servo_controller_instance' of component 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:365]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:12' bound to instance 'servo_controller_instance' of component 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:365]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:12' bound to instance 'servo_controller_instance' of component 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_rc_servo_controller' (3#1) [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_rc_servo_control_0_0' (4#1) [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_rc_servo_control_0_0/synth/design_1_axi_rc_servo_control_0_0.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.777 ; gain = 62.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.777 ; gain = 62.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.777 ; gain = 62.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1144.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1253.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1253.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axi_rc_servo_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
read_transaction_in_progress |                              010 |                              010
write_transaction_in_progress |                              011 |                              011
                complete |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'axi_rc_servo_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 12    
	   4 Input   32 Bit       Adders := 4     
	   3 Input   31 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Multipliers : 
	               9x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 3     
	   3 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP high_pulse_width_ns, operation Mode is: C+A*B.
DSP Report: operator high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: operator variable_high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: Generating DSP high_pulse_width_ns, operation Mode is: C+A*B.
DSP Report: operator high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: operator variable_high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: Generating DSP high_pulse_width_ns, operation Mode is: C+A*B.
DSP Report: operator high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: operator variable_high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: Generating DSP high_pulse_width_ns, operation Mode is: C+A*B.
DSP Report: operator high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: operator variable_high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|servo_controller | C+A*B       | 24     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|servo_controller | C+A*B       | 24     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|servo_controller | C+A*B       | 24     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|servo_controller | C+A*B       | 24     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1284.242 ; gain = 202.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.051 ; gain = 204.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1327.207 ; gain = 245.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   228|
|2     |DSP48E1 |     4|
|3     |LUT1    |   266|
|4     |LUT2    |   240|
|5     |LUT3    |   345|
|6     |LUT4    |   163|
|7     |LUT5    |   147|
|8     |LUT6    |   178|
|9     |FDPE    |     2|
|10    |FDRE    |   389|
|11    |FDSE    |    60|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1332.504 ; gain = 141.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1344.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1344.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1344.523 ; gain = 262.484
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.runs/design_1_axi_rc_servo_control_0_0_synth_1/design_1_axi_rc_servo_control_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_rc_servo_control_0_0, cache-ID = e3de0c5ba9e6e567
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.runs/design_1_axi_rc_servo_control_0_0_synth_1/design_1_axi_rc_servo_control_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_rc_servo_control_0_0_utilization_synth.rpt -pb design_1_axi_rc_servo_control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 12:19:12 2020...
