{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698960023302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698960023302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  2 17:20:23 2023 " "Processing started: Thu Nov  2 17:20:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698960023302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698960023302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dmem -c Dmem --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dmem -c Dmem --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698960023302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1698960023693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1698960023693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dmem " "Found entity 1: Dmem" {  } { { "Dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/Dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698960029736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698960029736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file top_dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_dmem " "Found entity 1: top_dmem" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698960029738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en0 top_dmem.v(24) " "Verilog HDL Procedural Assignment error at top_dmem.v(24): object \"en0\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataOut top_dmem.v(25) " "Verilog HDL Procedural Assignment error at top_dmem.v(25): object \"dataOut\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en1 top_dmem.v(28) " "Verilog HDL Procedural Assignment error at top_dmem.v(28): object \"en1\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataOut top_dmem.v(29) " "Verilog HDL Procedural Assignment error at top_dmem.v(29): object \"dataOut\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en2 top_dmem.v(32) " "Verilog HDL Procedural Assignment error at top_dmem.v(32): object \"en2\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataOut top_dmem.v(33) " "Verilog HDL Procedural Assignment error at top_dmem.v(33): object \"dataOut\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en3 top_dmem.v(36) " "Verilog HDL Procedural Assignment error at top_dmem.v(36): object \"en3\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataOut top_dmem.v(37) " "Verilog HDL Procedural Assignment error at top_dmem.v(37): object \"dataOut\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en4 top_dmem.v(40) " "Verilog HDL Procedural Assignment error at top_dmem.v(40): object \"en4\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 40 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataOut top_dmem.v(41) " "Verilog HDL Procedural Assignment error at top_dmem.v(41): object \"dataOut\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en5 top_dmem.v(44) " "Verilog HDL Procedural Assignment error at top_dmem.v(44): object \"en5\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataOut top_dmem.v(45) " "Verilog HDL Procedural Assignment error at top_dmem.v(45): object \"dataOut\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en6 top_dmem.v(48) " "Verilog HDL Procedural Assignment error at top_dmem.v(48): object \"en6\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 48 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029738 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataOut top_dmem.v(49) " "Verilog HDL Procedural Assignment error at top_dmem.v(49): object \"dataOut\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 49 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029739 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en7 top_dmem.v(52) " "Verilog HDL Procedural Assignment error at top_dmem.v(52): object \"en7\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029739 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataOut top_dmem.v(53) " "Verilog HDL Procedural Assignment error at top_dmem.v(53): object \"dataOut\" on left-hand side of assignment must have a variable data type" {  } { { "top_dmem.v" "" { Text "C:/Users/matth/Documents/CompArc/RSCV-32I/DMEM/top_dmem.v" 53 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1698960029739 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 16 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698960029773 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  2 17:20:29 2023 " "Processing ended: Thu Nov  2 17:20:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698960029773 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698960029773 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698960029773 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698960029773 ""}
