-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_FilterCoef_block7.vhd
-- Created: 2025-09-17 13:27:53
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_FilterCoef_block7
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/To DAC/Vector Interpolation/FIR Interpolator/FIRFilter1/Filter/FilterCoef
-- Hierarchy Level: 6
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.QPSK_src_QPSK_pkg.ALL;

ENTITY QPSK_src_FilterCoef_block7 IS
  PORT( CoefOut                           :   OUT   vector_of_std_logic_vector16(0 TO 15)  -- sfix16_En14 [16]
        );
END QPSK_src_FilterCoef_block7;


ARCHITECTURE rtl OF QPSK_src_FilterCoef_block7 IS

  -- Signals
  SIGNAL CoefData                         : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_1                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_2                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_3                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_4                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_5                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_6                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_7                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_8                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_9                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_10                      : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_11                      : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_12                      : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_13                      : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_14                      : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefData_15                      : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL CoefOut_tmp                      : vector_of_signed16(0 TO 15);  -- sfix16_En14 [16]

BEGIN
  -- CoefReg_1
  CoefData <= to_signed(16#0000#, 16);

  -- CoefReg_2
  CoefData_1 <= to_signed(16#0000#, 16);

  -- CoefReg_3
  CoefData_2 <= to_signed(16#0000#, 16);

  -- CoefReg_4
  CoefData_3 <= to_signed(16#0000#, 16);

  -- CoefReg_5
  CoefData_4 <= to_signed(16#0000#, 16);

  -- CoefReg_6
  CoefData_5 <= to_signed(16#0000#, 16);

  -- CoefReg_7
  CoefData_6 <= to_signed(16#0000#, 16);

  -- CoefReg_8
  CoefData_7 <= to_signed(16#0000#, 16);

  -- CoefReg_9
  CoefData_8 <= to_signed(16#4000#, 16);

  -- CoefReg_10
  CoefData_9 <= to_signed(16#0000#, 16);

  -- CoefReg_11
  CoefData_10 <= to_signed(16#0000#, 16);

  -- CoefReg_12
  CoefData_11 <= to_signed(16#0000#, 16);

  -- CoefReg_13
  CoefData_12 <= to_signed(16#0000#, 16);

  -- CoefReg_14
  CoefData_13 <= to_signed(16#0000#, 16);

  -- CoefReg_15
  CoefData_14 <= to_signed(16#0000#, 16);

  -- CoefReg_16
  CoefData_15 <= to_signed(16#0000#, 16);

  CoefOut_tmp(0) <= CoefData;
  CoefOut_tmp(1) <= CoefData_1;
  CoefOut_tmp(2) <= CoefData_2;
  CoefOut_tmp(3) <= CoefData_3;
  CoefOut_tmp(4) <= CoefData_4;
  CoefOut_tmp(5) <= CoefData_5;
  CoefOut_tmp(6) <= CoefData_6;
  CoefOut_tmp(7) <= CoefData_7;
  CoefOut_tmp(8) <= CoefData_8;
  CoefOut_tmp(9) <= CoefData_9;
  CoefOut_tmp(10) <= CoefData_10;
  CoefOut_tmp(11) <= CoefData_11;
  CoefOut_tmp(12) <= CoefData_12;
  CoefOut_tmp(13) <= CoefData_13;
  CoefOut_tmp(14) <= CoefData_14;
  CoefOut_tmp(15) <= CoefData_15;

  outputgen: FOR k IN 0 TO 15 GENERATE
    CoefOut(k) <= std_logic_vector(CoefOut_tmp(k));
  END GENERATE;

END rtl;

