{
	"author": ["Anca Mariana Molnos", "Marc J. M. Heijligers", "Sorin Dan Cotofana", "Jos T. J. van Eijndhoven"],
	"booktitle": "DATE",
	"crossref": "conf/date/2006p",
	"dblpkey": "conf/date/MolnosHCE06",
	"doi": "10.1145/1131577",
	"ee": "http://doi.acm.org/10.1145/1131577",
	"pages": "345-350",
	"publisher": "European Design and Automation Association, Leuven, Belgium",
	"stemmed": ["composit", "effici", "cach", "for", "a", "chip", "multi", "processor"],
	"tag": ["composition", "multi", "performance"],
	"title": "Compositional, efficient caches for a chip multi-processor",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2006
}