$date
	Sat Feb  4 11:13:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module andg_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#2
1#
#4
0#
1"
#6
1!
1#
#16
