OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of register_file_latch ...
[INFO RCX-0435] Reading extraction model file /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation register_file_latch (max_merge_res 50.0) ...
[INFO RCX-0040] Final 3408 rc segments
[INFO RCX-0439] Coupling Cap extraction register_file_latch ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 5719 wires to be extracted
[INFO RCX-0442] 49% completion -- 2859 wires have been extracted
[INFO RCX-0442] 100% completion -- 5719 wires have been extracted
[INFO RCX-0045] Extract 982 nets, 4374 rsegs, 4374 caps, 7128 ccs
[INFO RCX-0015] Finished extracting register_file_latch.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 982 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (102.505um, 102.900um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (96.070um, 113.200um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 2452.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Worstcase voltage: 1.10e+00 V
Average IR drop  : 1.33e-04 V
Worstcase IR drop: 3.80e-04 V
######################################
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (102.505um, 102.900um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (124.070um, 93.200um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 2668.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Worstcase voltage: 2.55e-04 V
Average IR drop  : 8.37e-05 V
Worstcase IR drop: 2.55e-04 V
######################################

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 799.65

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1520_ (positive level-sensitive latch)
Endpoint: rdata_a_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.02    0.00    0.00 ^ _1520_/G (DLH_X1)
                  0.01    0.06    0.06 ^ _1520_/Q (DLH_X1)
     1    1.76                           mem[0][3] (net)
                  0.01    0.00    0.06 ^ _0833_/A2 (NAND2_X1)
                  0.01    0.01    0.07 v _0833_/ZN (NAND2_X1)
     1    1.65                           _0226_ (net)
                  0.01    0.00    0.07 v _0834_/A3 (NAND3_X1)
                  0.01    0.02    0.09 ^ _0834_/ZN (NAND3_X1)
     1    2.80                           net38 (net)
                  0.01    0.00    0.09 ^ output38/A (BUF_X1)
                  0.01    0.02    0.11 ^ output38/Z (BUF_X1)
     1    1.03                           rdata_a_o[3] (net)
                  0.01    0.00    0.11 ^ rdata_a_o[3] (out)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                100.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.49                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.41                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.70                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   88.41                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.03  100.21 ^ max_cap47/Z (BUF_X16)
    30   64.28                           net47 (net)
                  0.02    0.01  100.23 ^ _1035_/A2 (NAND3_X1)
                  0.03    0.02  100.25 v _1035_/ZN (NAND3_X1)
     1    1.52                           _0421_ (net)
                  0.03    0.00  100.25 v _1036_/A2 (NAND2_X1)
                  0.01    0.03  100.28 ^ _1036_/ZN (NAND2_X1)
     1    1.82                           _0422_ (net)
                  0.01    0.00  100.28 ^ _1040_/A1 (NOR2_X1)
                  0.01    0.01  100.29 v _1040_/ZN (NOR2_X1)
     1    2.54                           _0426_ (net)
                  0.01    0.00  100.29 v _1048_/A1 (NAND2_X1)
                  0.01    0.01  100.30 ^ _1048_/ZN (NAND2_X1)
     1    2.05                           _0434_ (net)
                  0.01    0.00  100.30 ^ _1049_/A (INV_X1)
                  0.01    0.01  100.31 v _1049_/ZN (INV_X1)
     1    4.21                           _0435_ (net)
                  0.01    0.00  100.31 v _1065_/A1 (NAND3_X1)
                  0.01    0.02  100.33 ^ _1065_/ZN (NAND3_X1)
     1    2.69                           net30 (net)
                  0.01    0.00  100.33 ^ output30/A (BUF_X1)
                  0.01    0.02  100.35 ^ output30/Z (BUF_X1)
     1    1.45                           rdata_a_o[10] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[10] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.49                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.41                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.70                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   88.41                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.03  100.21 ^ max_cap47/Z (BUF_X16)
    30   64.28                           net47 (net)
                  0.02    0.01  100.23 ^ _1035_/A2 (NAND3_X1)
                  0.03    0.02  100.25 v _1035_/ZN (NAND3_X1)
     1    1.52                           _0421_ (net)
                  0.03    0.00  100.25 v _1036_/A2 (NAND2_X1)
                  0.01    0.03  100.28 ^ _1036_/ZN (NAND2_X1)
     1    1.82                           _0422_ (net)
                  0.01    0.00  100.28 ^ _1040_/A1 (NOR2_X1)
                  0.01    0.01  100.29 v _1040_/ZN (NOR2_X1)
     1    2.54                           _0426_ (net)
                  0.01    0.00  100.29 v _1048_/A1 (NAND2_X1)
                  0.01    0.01  100.30 ^ _1048_/ZN (NAND2_X1)
     1    2.05                           _0434_ (net)
                  0.01    0.00  100.30 ^ _1049_/A (INV_X1)
                  0.01    0.01  100.31 v _1049_/ZN (INV_X1)
     1    4.21                           _0435_ (net)
                  0.01    0.00  100.31 v _1065_/A1 (NAND3_X1)
                  0.01    0.02  100.33 ^ _1065_/ZN (NAND3_X1)
     1    2.69                           net30 (net)
                  0.01    0.00  100.33 ^ output30/A (BUF_X1)
                  0.01    0.02  100.35 ^ output30/Z (BUF_X1)
     1    1.45                           rdata_a_o[10] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[10] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.09179076552391052

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4623

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
15.915606498718262

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1490

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
100.3519

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
799.6481

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
796.844006

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.86e-07   6.78e-08   9.88e-06   1.01e-05  36.6%
Combinational          1.44e-07   1.98e-07   1.72e-05   1.76e-05  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.30e-07   2.66e-07   2.71e-05   2.77e-05 100.0%
                           1.2%       1.0%      97.9%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 1599 u^2 5% utilization.
Core area = 135620632000

This plugin does not support propagateSizeHints()
This plugin does not support propagateSizeHints()
Elapsed time: 0:02.39[h:]min:sec. CPU time: user 2.26 sys 0.12 (99%). Peak memory: 198200KB.
