intern journal comput scienc engin technolog ijcseit doi ijcseit phase prioriti baseddirectori coher multicor processor gongm hong depart comput scienc technolog univers scienc technolog china lgm depart comput scienc technolog univers scienc technolog china han abstract number core singl chip increas typic implement coher protocol add hardwar complex overhead perform cmp system depend data access latenc high coher protocol chip interconnect paper propos ppb phase prioriti base cach coher protocol optim modern directori coher protocol advantag observ transient state occur directori coher protocol unnecessari transient state stall ppb cach coher protocol decoupl coher transact introduc idea phase messag phase consid prioriti messag addit add prioriti base arbitr chip network support ppb cach coher protocol mechan chip network support effect cach access chip network effici analysi execut driven full system simul splash benchmark ppb cach coher outperform mesi base directori number unnecessari transient state stall reduc report speedup advantag strategi reduc delay flit energi consumpt chip network keyword directori cach coher chip multiprocessor prioriti cach coher introduct silicon resourc increas abund processor design place core chip massiv multicor chip horizon state art general purpos chip integr core gpus special processor hundr execut unit commerci design moder number core announc share memori architectur maintain snoopi cach coher protocol futur generat share memori architectur will main tendenc number core scale ten scalabl directori base coher protocol chip interconnect noc will intern journal comput scienc engin technolog ijcseit coher protocol subset classic state moesi model introduc moesi refer state block cach messag transfer cach chang state transient state need transit speed messag travers noc coher protocol complic exampl gem implement mesi directori protocol direct descend sunfir coher protocol requir state perform limit protocol present coher control stall situat cach control stall receiv forward request block transient state exampl figur explain situat occur regular implement data messag messag forward messag messag travers order messag case cach control stall messag figur transit state figur action will degrad perform system directori noc write read getm directori noc write write getm getm figur case studi cach coher protocol side perform coher protocol depend messag transfer latenc high depend design chip interconnect noc organ memori cach organ memori cach level cach llc memori typic share core incur latenc access latenc decid noc cach coher protocol function distanc chip studi delay soc chip interconnect regim server applic lose half potenti perform assum data access latenc local cach increas latenc chip cach access number core increas noc system coher protocol optim address challeng uniform latenc retain benefit share cach report literatur paper propos cach coher design call ppb phase prioriti base cach coher introduc idea phase phase prioriti base coher messag transfer speed messag noc ppb cach coher achiev goal differenti coher messag prioriti base phase adopt hardwar base noc prioriti mechan effici distribut directori base cach coher access static dynam nuca system main power ppb cach coher simplic low hardwar cost enabl facilit optim resourc tradit noc router reduc number stall unnecessari transient state cach coher figur intern journal comput scienc engin technolog ijcseit rest paper structur short background work analyz cach coher messag translat set phase introduc ppb cach coher protocol offer evalu ppb cach coher protocol present work conclud paper background cmps typic design nuca architectur cach divid multipl bank access bank result latenc nuca architectur perform depend averag latenc figur present high level block diagram view tile cmp architectur regard base design process unit cmp processor core privat cach memori unit slice global share cach level cach memori block unit interconnect mesh network figur block diagram under cmp architectur depict processor core coher directori distribut bank router microarchitectur cach coher protocol cach coher need maintain illus singl share memori system multipl privat cach coher protocol arbitr communic privat cach level memori hierarchi typic share cach cach figur main memori work focus directori base write invalid protocol protocol coher directori track cach share enforc write serial invalid downgrad access permiss sharer order point concurr request address work distribut directori implement extend cach directori track state cach directori includ status vector ident core store cach privat cach modifi bit indic cach chang cach paper focus mesi protocol sgi cach directori deal incom messag order maintain memori consist intern journal comput scienc engin technolog ijcseit typic virtual channel router figur illustr typic virtual channel router architectur figur data path router consist buffer virtual channel switch input buffer store flit wait forward hop flit readi move switch connect input buffer appropri output channel control data path router three major control modul router comput unit virtual channel alloc switch alloc modul determin hop virtual switch packet flit rout oper take step rout comput virtual channel alloc switch alloc switch travers repres pipelin stage modern virtual channel router head flit flit packet arriv input channel router store flit buffer alloc virtual channel determin hop packet stage hop router alloc virtual channel hop stage flit compet switch stage hop accept flit move output port stage final flit transfer link call stage ppb cach coher first introduc straightforward architectur nuca cmp noc describ basic cmp communic infrastructur detail directori base distribut coher protocol noc classifi coher messag introduc idea phase messag final investig prioriti base noc equip simpl prioriti mechan drastic decreas cach access latenc improv perform applic detail implement system refer coher control noc analysi cach access noc figur depict basic cach access transact noc base architectur core issu read oper encount data instruct perform cach transact transact translat multipl messag noc figur cach control connect issu request send noc node address block snuca search procedur dnuca cach exist cach clean cach respond request data messag send requestor noc cach modifi state figur directori control forward request owner record directori owner receiv request forward data requestor write data level cach cach intern journal comput scienc engin technolog ijcseit getx figur cach access cmp noc read transact read transact cach modifi state write transact memori transact core issu write oper encount cach request exist cach exclus state cach exist cach cach respond request cach process figur cach share cach figur directori send invalid inv request sharer figur send data requestor figur sharer receiv inv messag send acknowledg messag request process cach request exist cach memori transact will perform cach control figur cach control send request memori node noc memori receiv request respond requestor data action depict figur basic descript action ignor figur figur requestor receiv messag final send acknowledg messag directori control updat order constraint memori consist model detail introduct implement ppb cach coher directori coher protocol featur directori key innov coher protocol maintain global view coher state block cach typic directori protocol coher transact typic involv step unicast request unicast respons figur three step unicast request forward request respons number sharer figur protocol fourth step memori transact respons indirect directori requestor notifi directori transact complet directori protocol coher transact order directori multipl coher control send coher request directori time transact order determin order request serial directori intern journal comput scienc engin technolog ijcseit base featur analysi introduc idea phase messag side block cach request simultan insight case divid idea phase outer phase inner phase outer phase messag singl coher transact involv step three step step proceed directori key compon order transact propos differenti messag order messag cach arriv directori messag order consid phase messag messag directori transact order consid second phase messag messag second phase divid categori consid messag transfer memori cach third phase messag long latenc memori access memori access critic path coher transact request cach stall memori transact end inner phase messag multipl local cach control send coher request cach block directori time transact order determin order request serial directori latenc noc determin messag transact transfer unregular order figur exampl allevi case reduc number stall unnecessari transient state introduc idea inner phase inner phase identifi transact refer cach block timestamp coher transact phase number indic order proceed order determin directori control coher transact logic earlier coher transact smaller phase number consid coher transact earlier transact consid timestamp transact consid inner phase number inner phase associ second phase outer messag phase outer order transfer order messag third phase outer messag refer cach block time base architectur stall unnecessari transient state introduc second phase implement figur identifi phase ppb cach coher protocol request respons messag coher transact add extra bit identifi phase number highest intern journal comput scienc engin technolog ijcseit bit identifi outer phase number rest bit identifi inner phase number outer phase inner phase outer phase phase second phase third phase figur phase identifi ppb cach coher protocol coher messag transfer noc phase number consid prioriti mechan rule outer phase number higher prioriti inner phase number messag outer phase number inner phase number will consid prioriti mechan outer phase number biggest number highest prioriti messag phase outer lowest prioriti inner phase number messag arriv inner number increas prioriti earlier messag higher messag rule identifi prioriti arbitr mechan coher protocol outer phase sure coher request order finish messag stage outer arriv directori earlier request cach stall messag second phase outer fli transact directori control will stall directori theoret compar messag second stage outer messag stage lower prioriti highest prioriti messag third phase outer memori access critic path transact inner phase allevi case figur inner phase mechan reduc number stall unnecessari transient state occur local cach control inner phase coher transact refer cach block block order calcul inner phase number messag record inner phase number earlier implement add extra buffer cach bank fix number entri involv buffer entri buffer record address cach latest inner phase number buffer record messag cach line access limit number entri buffer latest cach line access record consid window size inner phase bit biggest inner phase number entri buffer detail router microarchitectur noc router key compon arbitr messag transmit noc base model adopt classic stage pipelin router microarchitectur figur order support prioriti mechan set arbitr mechan base prioriti append microarchitectur arbitr mechan implement manner incom intern journal comput scienc engin technolog ijcseit wait messag arbitr mechan travers messag choos best highest prioriti threshold mechan avoid starvat messag low prioriti mechan arbitr data path network interfac send messag tile cach cach memori control noc limit resourc hardwar multipl messag time virtual channel case complexli arbitr messag resid vcs mechan arbitr data path virtual channel alloc messag arbitr correspond output port stage choos messag highest prioriti messag vcs alloc output first success alloc output messag advanc switch alloc stage arbitr switch port travers messag input vcs choos best candid highest prioriti process arbitr prioriti consider messag highest prioriti round robin mechan evalu evalu scheme propos simul subsect simul environ subsect simul demonstr advantag mechan method workload base system evalu mechan full simul chip multiprocessor cmp privat cach share cach figur system node mesh interconnect byte link rout memori control access main memori buffer inner phase entri detail system paramet tabl simul method mechan simul simic simul infrastructur virtutech gem toolset multifacet group modifi perform model gem left simic full system infrastructur unchang benchmark unmodifi solari garnet network model captur detail aspect interconnect network garnet cycl accur interconnect model model detail packet switch router pipelin includ vcs buffer switch alloc gem garnet provid detail memori system time model orion power model intern journal comput scienc engin technolog ijcseit tabl base system paramet core issu order sparc core privat cach cach set associ block cycl latenc share cach set associ cycl latenc network mesh flit width bit cycl router pipelin virtual channel cycl link latenc dimens order rout algorithm workload splash benchmark suit experi splash suit scientif evalu decad number thread spawn multithread workload number hardwar thread thread static map hardwar thread splash applic dataset splash applic summar tabl applic dataset process generat address variabl parallel workload simul design point multipl time small pseudo random perturb request latenc altern path averag run tabl splash dataset evalu applic dataset applic dataset barn particl water molecul fft point choleski fmm particl radios room matrix raytrac car ocean grid volrend head radix intef perform analysi subsect report simul analyz effect mechan respect origin execut run standard mesi cach coher protocol sgi transient state stall first measur number unnecessari transient state stall coher transact key action affect perform applic figur figur averag number transient state stall reduct scheme transient state choos case occur cach count number inv intern journal comput scienc engin technolog ijcseit messag receiv cach line state stall statist number stall occur cach noc major factor generat unnecessari transient state stall phase number inner phase number messag prioriti support noc mechan reduc number unnecessari case effici figur ppb mechan reduc transient state averag expect number stall cach achiev reduct averag maxim reduct reach choleski transient state barn stall identifi mechan transient state stall reduct transient state stall figur averag number transient state stall reduct coher transact delay object evalu focus delay read write transact delay transact calcul time core send read write request receiv respons delay transact consist deal time local cach control queu time memori interfac noc delay travers messag introduc request delay transact noc delay transact figur averag delay reduct transact averag noc delay reduct transact figur quantifi averag delay reduct achiev mechan graph ppb mechan achiev delay reduct averag maxim delay reduct reach evalu noc advanc measur averag noc delay reduct figur figur ppb mechan reduc noc delay averag workload compar figur averag queu delay reduct coher transact memori interfac report mechan improv perform aspect messag travers intern journal comput scienc engin technolog ijcseit increas noc link util noc delay reduct flit figur averag link util improv noc averag latenc reduct flit noc evalu noc fine granular measur noc link util term number flit transfer cycl noc result figur graph find mechan improv link util averag highest improv achiev water figur depict latenc reduct flit travers noc tile ppb mechan exhibit averag reduct workload ppb cach coher perform improv subsect examin total applic speedup achiev mechan depict figur observ ppb mechan improv system benchmark best improv achiev radios boost system perform system perform improv depend amount coher transact amount coher transact delay reduct number unnecessari transient state stall coher control spe total program speedup figur overag program speedup ppb mechan dynam energi consider scheme energi consumpt introduct prioriti arbitr router chang adapt case will introduc extra energi consumpt base system network energi consumpt save reduc number coher transact generat delay data communic intern journal comput scienc engin technolog ijcseit link power reduct noc router power reduct noc figur averag dynam power consumpt reduct link router power figur report dynam energi consumpt normal standard mesi protocol splash benchmark graph reduct dynam link energi consum ppb mechan achiev highest water benchmark averag router figur consum energi standard mesi protocol reduct reduct number coher messag number unnecessari transient state stall degrad messag introduc case elimin reduc energi consumpt indirect work discuss describ close previous work substanti prior work area cach coher optim context cmp major focus protocol optim releas consist model reduc complex implement bolotin propos mechan priorit control packet data packet noc main idea sure short messag transfer faster prioriti ppb sure transact order main differ work detail implement mechan noc eisley address cach coher problem cmp propos alter standard directori base system directori implement insid noc router approach enabl reduc memori access delay requir addit storag sophist router architectur perform directori manipul packet hop latenc variabl potenti deadlock recoveri side armco allow data sourc sharer owner directori communic goal leverag local access pop decoupl data metadata local data metadata access share data privat data propos optim coher action directori base cach coher mechan embed propos cooper well detail perform measur will work conclus paper contribut ppb cach coher protocol protocol optim base standard mesi protocol propos explor detail action coher transact figur problem unnecessari transient state stall implement modern coher intern journal comput scienc engin technolog ijcseit protocol introduc idea phase messag coher transact deal problem detail simul impress reduct number unnecessari transient state averag stall averag mechan enrich perform noc experiment indic ppb cach coher protocol averag delay reduct flit simul demonstr substanti total system speedup simul benchmark energi consumpt noc link router reduc number coher transact decreas final scheme embed modern coher protocol detail perform measur will futur work acknowledg work support financi nation basic program china contract nation natur scienc foundat china grant nation tech develop program china contract refer alameldeen wood ipc consid harm multiprocessor workload ieee micro agarw krishna peh jha garnet detail chip network model insid full system simul proceed intern symposium perform analysi system softwar apr beckmann marti asr adapt select replic cmp cach proceed intern symposium microarchitectur dec bolotin guz cidon ginosar kolodni power prioriti noc base distribut cach coher intern symposium network chip culler parallel comput architectur hardwar softwar approach morgan kaufmann publish chang sohi cooper cach chip multiprocessor proceed intern symposium comput architectur june cheng interconnect awar coher protocol proceed intern symposium comput architectur jun dalli virtual channel flow control ieee transact parallel distribut system mar dalli towl rout packet wire chip interconnect network proceed design autom confer jun dalli principl practic interconnect network morgan kaufmann eisley peh shang network cach coher proceed intern symposium microarchitectur micro orlando florida decemb intel http multi core hossain dwarkada huang improv support local fine grain share chip multiprocesor proceed parallel architectur compil techniqu oct zhao shriraman dwarkada space share patten base directori coher multicor scalabl proceed parallel architectur compil techniqu sep hossain dwarkada huang ddcach decoupl deleg cach data metadata proceed parallel architectur compil techniqu oct zhao shriraman dwarkada srinivasan spatl honey shrunk coher directori proceed parallel architectur compil techniqu sep intern journal comput scienc engin technolog ijcseit dwarkada huang pop coher protocol optim privat share data proceed parallel architectur compil techniqu oct hardavella databas server chip multiprocessor limit opportun proceed confer innov data system jan hardavella ferdman falsafi ailamak reactiv nuca optim block placement replic distribut cach proceed intern symposium comput architectur june kim burger keckler adapt nonuniform cach structur wire delay domin chip cach proceed intern confer architectur support program languag oper system oct martin sorin beckmann marti alameldeen moor hill wood general execut driven multiprocessor simul gem toolset comput architectur news septemb kahng peh samadi orion fast accur noc power area model earli stage design explor proceed confer design autom test europ april magnusson christensson simic full system simul platform ieee comput februari nvidia generat cuda comput architectur fermi http content pdf fermi_white_pap ros acacio garcia direct coher bring perform scalabl share memori multiprocessor proceed intern confer high perform comput dec ros acacio garcia dico cmp effici cach coher tile cmp architectur intern symposium parallel distribut process apr complex effect multicor coher intern symposium parallel distribut process sep rickert problem opportun frontier iccad keynot address sorin hill wood primer memori consist cach coher morgan claypol publish shin tam huang petrick pham hwang smith johnson schumach greenhil leon strong core thread cmt sparc soc processor intern solid state circuit confer februari sweazey smith class compat cach consist protocol support ieee futurebus proceed annual intern symposium comput architectur june tilera tile http product tile wisconsin multifacet gem http gem woo ohara torri singh gupta splash program character methodolog consider intern symposium comput architectur intern journal comput scienc engin technolog ijcseit author gongm student depart comput scienc technolog univers scienc technolog china concern transact memori thread level specul cach coher comput simul hong professor depart comput scienc technolog nivers scienc technolog china concern comput architectur gpu architectur 