In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMMCDisassembler.a_clang_-O0:

Disassembler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <LLVMCreateDisasmCPUFeatures>:
       0:	stp	x29, x30, [sp, #-32]!
       4:	str	x28, [sp, #16]
       8:	mov	x29, sp
       c:	sub	sp, sp, #0x4b0
      10:	sub	x8, x29, #0x60
      14:	sub	x9, x29, #0x88
      18:	sub	x10, x29, #0x89
      1c:	stur	x0, [x29, #-16]
      20:	stur	x1, [x29, #-24]
      24:	stur	x2, [x29, #-32]
      28:	stur	x3, [x29, #-40]
      2c:	stur	w4, [x29, #-44]
      30:	stur	x5, [x29, #-56]
      34:	stur	x6, [x29, #-64]
      38:	mov	x0, x8
      3c:	str	x8, [sp, #608]
      40:	str	x9, [sp, #600]
      44:	str	x10, [sp, #592]
      48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
      4c:	ldur	x1, [x29, #-16]
      50:	ldr	x0, [sp, #592]
      54:	str	x1, [sp, #584]
      58:	bl	0 <_ZNSaIcEC1Ev>
      5c:	ldr	x0, [sp, #600]
      60:	ldr	x1, [sp, #584]
      64:	ldr	x2, [sp, #592]
      68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
      6c:	ldr	x0, [sp, #600]
      70:	ldr	x1, [sp, #608]
      74:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS6_>
      78:	ldr	x8, [sp, #600]
      7c:	str	x0, [sp, #576]
      80:	mov	x0, x8
      84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
      88:	ldr	x0, [sp, #592]
      8c:	bl	0 <_ZNSaIcED1Ev>
      90:	ldr	x8, [sp, #576]
      94:	stur	x8, [x29, #-104]
      98:	ldur	x9, [x29, #-104]
      9c:	cbnz	x9, b4 <LLVMCreateDisasmCPUFeatures+0xb4>
      a0:	mov	x8, xzr
      a4:	stur	x8, [x29, #-8]
      a8:	mov	w9, #0x1                   	// #1
      ac:	stur	w9, [x29, #-144]
      b0:	b	794 <LLVMCreateDisasmCPUFeatures+0x794>
      b4:	ldur	x0, [x29, #-104]
      b8:	ldur	x1, [x29, #-16]
      bc:	sub	x8, x29, #0xa8
      c0:	str	x0, [sp, #568]
      c4:	mov	x0, x8
      c8:	bl	0 <LLVMCreateDisasmCPUFeatures>
      cc:	ldur	x1, [x29, #-168]
      d0:	ldur	x2, [x29, #-160]
      d4:	ldr	x0, [sp, #568]
      d8:	bl	0 <LLVMCreateDisasmCPUFeatures>
      dc:	sub	x8, x29, #0x98
      e0:	str	x0, [sp, #560]
      e4:	mov	x0, x8
      e8:	ldr	x1, [sp, #560]
      ec:	str	x8, [sp, #552]
      f0:	bl	0 <LLVMCreateDisasmCPUFeatures>
      f4:	ldr	x0, [sp, #552]
      f8:	bl	0 <LLVMCreateDisasmCPUFeatures>
      fc:	tbnz	w0, #0, 114 <LLVMCreateDisasmCPUFeatures+0x114>
     100:	mov	x8, xzr
     104:	stur	x8, [x29, #-8]
     108:	mov	w9, #0x1                   	// #1
     10c:	stur	w9, [x29, #-144]
     110:	b	78c <LLVMCreateDisasmCPUFeatures+0x78c>
     114:	add	x8, sp, #0x3a8
     118:	mov	x0, x8
     11c:	str	x8, [sp, #544]
     120:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
     124:	ldur	x0, [x29, #-104]
     128:	sub	x8, x29, #0x98
     12c:	str	x0, [sp, #536]
     130:	mov	x0, x8
     134:	bl	0 <LLVMCreateDisasmCPUFeatures>
     138:	ldur	x1, [x29, #-16]
     13c:	add	x8, sp, #0x390
     140:	str	x0, [sp, #528]
     144:	mov	x0, x8
     148:	bl	0 <LLVMCreateDisasmCPUFeatures>
     14c:	ldr	x2, [sp, #912]
     150:	ldr	x3, [sp, #920]
     154:	ldr	x0, [sp, #536]
     158:	ldr	x1, [sp, #528]
     15c:	ldr	x4, [sp, #544]
     160:	bl	0 <LLVMCreateDisasmCPUFeatures>
     164:	add	x8, sp, #0x3a0
     168:	str	x0, [sp, #520]
     16c:	mov	x0, x8
     170:	ldr	x1, [sp, #520]
     174:	str	x8, [sp, #512]
     178:	bl	0 <LLVMCreateDisasmCPUFeatures>
     17c:	ldr	x0, [sp, #512]
     180:	bl	0 <LLVMCreateDisasmCPUFeatures>
     184:	tbnz	w0, #0, 19c <LLVMCreateDisasmCPUFeatures+0x19c>
     188:	mov	x8, xzr
     18c:	stur	x8, [x29, #-8]
     190:	mov	w9, #0x1                   	// #1
     194:	stur	w9, [x29, #-144]
     198:	b	77c <LLVMCreateDisasmCPUFeatures+0x77c>
     19c:	ldur	x0, [x29, #-104]
     1a0:	bl	0 <LLVMCreateDisasmCPUFeatures>
     1a4:	add	x8, sp, #0x388
     1a8:	str	x0, [sp, #504]
     1ac:	mov	x0, x8
     1b0:	ldr	x1, [sp, #504]
     1b4:	str	x8, [sp, #496]
     1b8:	bl	0 <LLVMCreateDisasmCPUFeatures>
     1bc:	ldr	x0, [sp, #496]
     1c0:	bl	0 <LLVMCreateDisasmCPUFeatures>
     1c4:	tbnz	w0, #0, 1dc <LLVMCreateDisasmCPUFeatures+0x1dc>
     1c8:	mov	x8, xzr
     1cc:	stur	x8, [x29, #-8]
     1d0:	mov	w9, #0x1                   	// #1
     1d4:	stur	w9, [x29, #-144]
     1d8:	b	774 <LLVMCreateDisasmCPUFeatures+0x774>
     1dc:	ldur	x0, [x29, #-104]
     1e0:	ldur	x1, [x29, #-16]
     1e4:	add	x8, sp, #0x370
     1e8:	str	x0, [sp, #488]
     1ec:	mov	x0, x8
     1f0:	bl	0 <LLVMCreateDisasmCPUFeatures>
     1f4:	ldur	x1, [x29, #-24]
     1f8:	add	x0, sp, #0x360
     1fc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     200:	ldur	x1, [x29, #-32]
     204:	add	x0, sp, #0x350
     208:	bl	0 <LLVMCreateDisasmCPUFeatures>
     20c:	ldr	x1, [sp, #880]
     210:	ldr	x2, [sp, #888]
     214:	ldr	x3, [sp, #864]
     218:	ldr	x4, [sp, #872]
     21c:	ldr	x5, [sp, #848]
     220:	ldr	x6, [sp, #856]
     224:	ldr	x0, [sp, #488]
     228:	bl	0 <LLVMCreateDisasmCPUFeatures>
     22c:	add	x8, sp, #0x380
     230:	str	x0, [sp, #480]
     234:	mov	x0, x8
     238:	ldr	x1, [sp, #480]
     23c:	str	x8, [sp, #472]
     240:	bl	0 <LLVMCreateDisasmCPUFeatures>
     244:	ldr	x0, [sp, #472]
     248:	bl	0 <LLVMCreateDisasmCPUFeatures>
     24c:	tbnz	w0, #0, 264 <LLVMCreateDisasmCPUFeatures+0x264>
     250:	mov	x8, xzr
     254:	stur	x8, [x29, #-8]
     258:	mov	w9, #0x1                   	// #1
     25c:	stur	w9, [x29, #-144]
     260:	b	76c <LLVMCreateDisasmCPUFeatures+0x76c>
     264:	mov	x0, #0x6b8                 	// #1720
     268:	bl	0 <_Znwm>
     26c:	add	x8, sp, #0x3a0
     270:	str	x0, [sp, #464]
     274:	mov	x0, x8
     278:	bl	0 <LLVMCreateDisasmCPUFeatures>
     27c:	sub	x8, x29, #0x98
     280:	str	x0, [sp, #456]
     284:	mov	x0, x8
     288:	bl	0 <LLVMCreateDisasmCPUFeatures>
     28c:	ldr	x1, [sp, #464]
     290:	str	x0, [sp, #448]
     294:	mov	x0, x1
     298:	ldr	x1, [sp, #456]
     29c:	ldr	x2, [sp, #448]
     2a0:	mov	x8, xzr
     2a4:	mov	x3, x8
     2a8:	mov	x4, x8
     2ac:	mov	x5, x8
     2b0:	mov	w9, #0x1                   	// #1
     2b4:	and	w6, w9, #0x1
     2b8:	bl	0 <_ZN4llvm9MCContextC1EPKNS_9MCAsmInfoEPKNS_14MCRegisterInfoEPKNS_16MCObjectFileInfoEPKNS_9SourceMgrEPKNS_15MCTargetOptionsEb>
     2bc:	add	x8, sp, #0x348
     2c0:	mov	x0, x8
     2c4:	ldr	x1, [sp, #464]
     2c8:	str	x8, [sp, #440]
     2cc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     2d0:	ldr	x0, [sp, #440]
     2d4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     2d8:	tbnz	w0, #0, 2f0 <LLVMCreateDisasmCPUFeatures+0x2f0>
     2dc:	mov	x8, xzr
     2e0:	stur	x8, [x29, #-8]
     2e4:	mov	w9, #0x1                   	// #1
     2e8:	stur	w9, [x29, #-144]
     2ec:	b	764 <LLVMCreateDisasmCPUFeatures+0x764>
     2f0:	ldur	x0, [x29, #-104]
     2f4:	add	x8, sp, #0x380
     2f8:	str	x0, [sp, #432]
     2fc:	mov	x0, x8
     300:	bl	0 <LLVMCreateDisasmCPUFeatures>
     304:	add	x8, sp, #0x348
     308:	str	x0, [sp, #424]
     30c:	mov	x0, x8
     310:	bl	0 <LLVMCreateDisasmCPUFeatures>
     314:	ldr	x8, [sp, #432]
     318:	str	x0, [sp, #416]
     31c:	mov	x0, x8
     320:	ldr	x1, [sp, #424]
     324:	ldr	x2, [sp, #416]
     328:	bl	0 <LLVMCreateDisasmCPUFeatures>
     32c:	add	x8, sp, #0x340
     330:	str	x0, [sp, #408]
     334:	mov	x0, x8
     338:	ldr	x1, [sp, #408]
     33c:	str	x8, [sp, #400]
     340:	bl	0 <LLVMCreateDisasmCPUFeatures>
     344:	ldr	x0, [sp, #400]
     348:	bl	0 <LLVMCreateDisasmCPUFeatures>
     34c:	tbnz	w0, #0, 364 <LLVMCreateDisasmCPUFeatures+0x364>
     350:	mov	x8, xzr
     354:	stur	x8, [x29, #-8]
     358:	mov	w9, #0x1                   	// #1
     35c:	stur	w9, [x29, #-144]
     360:	b	75c <LLVMCreateDisasmCPUFeatures+0x75c>
     364:	ldur	x0, [x29, #-104]
     368:	ldur	x1, [x29, #-16]
     36c:	add	x8, sp, #0x328
     370:	str	x0, [sp, #392]
     374:	mov	x0, x8
     378:	bl	0 <LLVMCreateDisasmCPUFeatures>
     37c:	add	x0, sp, #0x348
     380:	bl	0 <LLVMCreateDisasmCPUFeatures>
     384:	ldr	x1, [sp, #808]
     388:	ldr	x2, [sp, #816]
     38c:	ldr	x8, [sp, #392]
     390:	str	x0, [sp, #384]
     394:	mov	x0, x8
     398:	ldr	x3, [sp, #384]
     39c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     3a0:	add	x8, sp, #0x338
     3a4:	str	x0, [sp, #376]
     3a8:	mov	x0, x8
     3ac:	ldr	x1, [sp, #376]
     3b0:	str	x8, [sp, #368]
     3b4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     3b8:	ldr	x0, [sp, #368]
     3bc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     3c0:	tbnz	w0, #0, 3d8 <LLVMCreateDisasmCPUFeatures+0x3d8>
     3c4:	mov	x8, xzr
     3c8:	stur	x8, [x29, #-8]
     3cc:	mov	w9, #0x1                   	// #1
     3d0:	stur	w9, [x29, #-144]
     3d4:	b	754 <LLVMCreateDisasmCPUFeatures+0x754>
     3d8:	ldur	x0, [x29, #-104]
     3dc:	ldur	x1, [x29, #-16]
     3e0:	add	x8, sp, #0x310
     3e4:	str	x0, [sp, #360]
     3e8:	mov	x0, x8
     3ec:	bl	0 <LLVMCreateDisasmCPUFeatures>
     3f0:	ldur	x3, [x29, #-56]
     3f4:	ldur	x4, [x29, #-64]
     3f8:	ldur	x5, [x29, #-40]
     3fc:	add	x0, sp, #0x348
     400:	str	x3, [sp, #352]
     404:	str	x4, [sp, #344]
     408:	str	x5, [sp, #336]
     40c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     410:	add	x8, sp, #0x338
     414:	str	x0, [sp, #328]
     418:	mov	x0, x8
     41c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     420:	ldr	x1, [sp, #784]
     424:	ldr	x2, [sp, #792]
     428:	ldr	x8, [sp, #360]
     42c:	str	x0, [sp, #320]
     430:	mov	x0, x8
     434:	ldr	x3, [sp, #352]
     438:	ldr	x4, [sp, #344]
     43c:	ldr	x5, [sp, #336]
     440:	ldr	x6, [sp, #328]
     444:	ldr	x7, [sp, #320]
     448:	bl	0 <LLVMCreateDisasmCPUFeatures>
     44c:	add	x8, sp, #0x320
     450:	str	x0, [sp, #312]
     454:	mov	x0, x8
     458:	ldr	x1, [sp, #312]
     45c:	str	x8, [sp, #304]
     460:	bl	0 <LLVMCreateDisasmCPUFeatures>
     464:	add	x0, sp, #0x340
     468:	bl	0 <LLVMCreateDisasmCPUFeatures>
     46c:	ldr	x8, [sp, #304]
     470:	str	x0, [sp, #296]
     474:	mov	x0, x8
     478:	bl	0 <LLVMCreateDisasmCPUFeatures>
     47c:	add	x8, sp, #0x308
     480:	str	x0, [sp, #288]
     484:	mov	x0, x8
     488:	ldr	x1, [sp, #288]
     48c:	str	x8, [sp, #280]
     490:	bl	0 <LLVMCreateDisasmCPUFeatures>
     494:	ldr	x0, [sp, #296]
     498:	ldr	x1, [sp, #280]
     49c:	bl	0 <_ZN4llvm14MCDisassembler13setSymbolizerESt10unique_ptrINS_12MCSymbolizerESt14default_deleteIS2_EE>
     4a0:	ldr	x0, [sp, #280]
     4a4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     4a8:	add	x8, sp, #0x3a0
     4ac:	mov	x0, x8
     4b0:	str	x8, [sp, #272]
     4b4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     4b8:	bl	0 <LLVMCreateDisasmCPUFeatures>
     4bc:	str	w0, [sp, #772]
     4c0:	ldur	x0, [x29, #-104]
     4c4:	ldur	x1, [x29, #-16]
     4c8:	add	x8, sp, #0x2a8
     4cc:	str	x0, [sp, #264]
     4d0:	mov	x0, x8
     4d4:	str	x8, [sp, #256]
     4d8:	bl	0 <LLVMCreateDisasmCPUFeatures>
     4dc:	add	x8, sp, #0x2c0
     4e0:	mov	x0, x8
     4e4:	ldr	x1, [sp, #256]
     4e8:	str	x8, [sp, #248]
     4ec:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     4f0:	ldr	w2, [sp, #772]
     4f4:	ldr	x0, [sp, #272]
     4f8:	str	w2, [sp, #244]
     4fc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     500:	add	x8, sp, #0x388
     504:	str	x0, [sp, #232]
     508:	mov	x0, x8
     50c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     510:	sub	x8, x29, #0x98
     514:	str	x0, [sp, #224]
     518:	mov	x0, x8
     51c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     520:	ldr	x8, [sp, #264]
     524:	str	x0, [sp, #216]
     528:	mov	x0, x8
     52c:	ldr	x1, [sp, #248]
     530:	ldr	w2, [sp, #244]
     534:	ldr	x3, [sp, #232]
     538:	ldr	x4, [sp, #224]
     53c:	ldr	x5, [sp, #216]
     540:	bl	0 <LLVMCreateDisasmCPUFeatures>
     544:	add	x8, sp, #0x2f8
     548:	str	x0, [sp, #208]
     54c:	mov	x0, x8
     550:	ldr	x1, [sp, #208]
     554:	str	x8, [sp, #200]
     558:	bl	0 <LLVMCreateDisasmCPUFeatures>
     55c:	ldr	x0, [sp, #248]
     560:	bl	0 <LLVMCreateDisasmCPUFeatures>
     564:	ldr	x0, [sp, #200]
     568:	bl	0 <LLVMCreateDisasmCPUFeatures>
     56c:	tbnz	w0, #0, 584 <LLVMCreateDisasmCPUFeatures+0x584>
     570:	mov	x8, xzr
     574:	stur	x8, [x29, #-8]
     578:	mov	w9, #0x1                   	// #1
     57c:	stur	w9, [x29, #-144]
     580:	b	744 <LLVMCreateDisasmCPUFeatures+0x744>
     584:	mov	x0, #0x168                 	// #360
     588:	bl	0 <_Znwm>
     58c:	ldur	x1, [x29, #-16]
     590:	add	x8, sp, #0x27f
     594:	str	x0, [sp, #192]
     598:	mov	x0, x8
     59c:	str	x1, [sp, #184]
     5a0:	str	x8, [sp, #176]
     5a4:	bl	0 <_ZNSaIcEC1Ev>
     5a8:	add	x8, sp, #0x280
     5ac:	mov	x0, x8
     5b0:	ldr	x1, [sp, #184]
     5b4:	ldr	x2, [sp, #176]
     5b8:	str	x8, [sp, #168]
     5bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     5c0:	ldur	x2, [x29, #-40]
     5c4:	ldur	w3, [x29, #-44]
     5c8:	ldur	x4, [x29, #-56]
     5cc:	ldur	x5, [x29, #-64]
     5d0:	ldur	x6, [x29, #-104]
     5d4:	add	x0, sp, #0x3a0
     5d8:	str	x2, [sp, #160]
     5dc:	str	w3, [sp, #156]
     5e0:	str	x4, [sp, #144]
     5e4:	str	x5, [sp, #136]
     5e8:	str	x6, [sp, #128]
     5ec:	bl	0 <LLVMCreateDisasmCPUFeatures>
     5f0:	sub	x8, x29, #0x98
     5f4:	str	x0, [sp, #120]
     5f8:	mov	x0, x8
     5fc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     600:	add	x8, sp, #0x380
     604:	str	x0, [sp, #112]
     608:	mov	x0, x8
     60c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     610:	add	x8, sp, #0x388
     614:	str	x0, [sp, #104]
     618:	mov	x0, x8
     61c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     620:	add	x8, sp, #0x348
     624:	str	x0, [sp, #96]
     628:	mov	x0, x8
     62c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     630:	add	x8, sp, #0x270
     634:	str	x0, [sp, #88]
     638:	mov	x0, x8
     63c:	ldr	x1, [sp, #88]
     640:	str	x8, [sp, #80]
     644:	bl	0 <LLVMCreateDisasmCPUFeatures>
     648:	add	x0, sp, #0x340
     64c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     650:	add	x8, sp, #0x268
     654:	str	x0, [sp, #72]
     658:	mov	x0, x8
     65c:	ldr	x1, [sp, #72]
     660:	str	x8, [sp, #64]
     664:	bl	0 <LLVMCreateDisasmCPUFeatures>
     668:	add	x0, sp, #0x2f8
     66c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     670:	ldr	x8, [sp, #192]
     674:	str	x0, [sp, #56]
     678:	mov	x0, x8
     67c:	ldr	x1, [sp, #168]
     680:	ldr	x2, [sp, #160]
     684:	ldr	w3, [sp, #156]
     688:	ldr	x4, [sp, #144]
     68c:	ldr	x5, [sp, #136]
     690:	ldr	x6, [sp, #128]
     694:	ldr	x7, [sp, #120]
     698:	mov	x9, sp
     69c:	ldr	x10, [sp, #112]
     6a0:	str	x10, [x9]
     6a4:	mov	x9, sp
     6a8:	ldr	x11, [sp, #104]
     6ac:	str	x11, [x9, #8]
     6b0:	mov	x9, sp
     6b4:	ldr	x12, [sp, #96]
     6b8:	str	x12, [x9, #16]
     6bc:	mov	x9, sp
     6c0:	ldr	x13, [sp, #80]
     6c4:	str	x13, [x9, #24]
     6c8:	mov	x9, sp
     6cc:	ldr	x14, [sp, #64]
     6d0:	str	x14, [x9, #32]
     6d4:	mov	x9, sp
     6d8:	ldr	x15, [sp, #56]
     6dc:	str	x15, [x9, #40]
     6e0:	bl	0 <LLVMCreateDisasmCPUFeatures>
     6e4:	ldr	x0, [sp, #64]
     6e8:	bl	0 <LLVMCreateDisasmCPUFeatures>
     6ec:	ldr	x0, [sp, #80]
     6f0:	bl	0 <LLVMCreateDisasmCPUFeatures>
     6f4:	ldr	x0, [sp, #168]
     6f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     6fc:	ldr	x0, [sp, #176]
     700:	bl	0 <_ZNSaIcED1Ev>
     704:	ldr	x8, [sp, #192]
     708:	str	x8, [sp, #672]
     70c:	ldr	x9, [sp, #672]
     710:	cbnz	x9, 728 <LLVMCreateDisasmCPUFeatures+0x728>
     714:	mov	x8, xzr
     718:	stur	x8, [x29, #-8]
     71c:	mov	w9, #0x1                   	// #1
     720:	stur	w9, [x29, #-144]
     724:	b	744 <LLVMCreateDisasmCPUFeatures+0x744>
     728:	ldr	x0, [sp, #672]
     72c:	ldur	x1, [x29, #-24]
     730:	bl	0 <LLVMCreateDisasmCPUFeatures>
     734:	ldr	x8, [sp, #672]
     738:	stur	x8, [x29, #-8]
     73c:	mov	w9, #0x1                   	// #1
     740:	stur	w9, [x29, #-144]
     744:	add	x0, sp, #0x2f8
     748:	bl	0 <LLVMCreateDisasmCPUFeatures>
     74c:	add	x0, sp, #0x320
     750:	bl	0 <LLVMCreateDisasmCPUFeatures>
     754:	add	x0, sp, #0x338
     758:	bl	0 <LLVMCreateDisasmCPUFeatures>
     75c:	add	x0, sp, #0x340
     760:	bl	0 <LLVMCreateDisasmCPUFeatures>
     764:	add	x0, sp, #0x348
     768:	bl	0 <LLVMCreateDisasmCPUFeatures>
     76c:	add	x0, sp, #0x380
     770:	bl	0 <LLVMCreateDisasmCPUFeatures>
     774:	add	x0, sp, #0x388
     778:	bl	0 <LLVMCreateDisasmCPUFeatures>
     77c:	add	x0, sp, #0x3a0
     780:	bl	0 <LLVMCreateDisasmCPUFeatures>
     784:	add	x0, sp, #0x3a8
     788:	bl	0 <LLVMCreateDisasmCPUFeatures>
     78c:	sub	x0, x29, #0x98
     790:	bl	0 <LLVMCreateDisasmCPUFeatures>
     794:	sub	x0, x29, #0x60
     798:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     79c:	ldur	x0, [x29, #-8]
     7a0:	add	sp, sp, #0x4b0
     7a4:	ldr	x28, [sp, #16]
     7a8:	ldp	x29, x30, [sp], #32
     7ac:	ret

00000000000007b0 <LLVMCreateDisasmCPU>:
     7b0:	sub	sp, sp, #0x40
     7b4:	stp	x29, x30, [sp, #48]
     7b8:	add	x29, sp, #0x30
     7bc:	adrp	x8, 0 <LLVMCreateDisasmCPUFeatures>
     7c0:	add	x8, x8, #0x0
     7c4:	stur	x0, [x29, #-8]
     7c8:	stur	x1, [x29, #-16]
     7cc:	str	x2, [sp, #24]
     7d0:	str	w3, [sp, #20]
     7d4:	str	x4, [sp, #8]
     7d8:	str	x5, [sp]
     7dc:	ldur	x0, [x29, #-8]
     7e0:	ldur	x1, [x29, #-16]
     7e4:	ldr	x3, [sp, #24]
     7e8:	ldr	w4, [sp, #20]
     7ec:	ldr	x5, [sp, #8]
     7f0:	ldr	x6, [sp]
     7f4:	mov	x2, x8
     7f8:	bl	0 <LLVMCreateDisasmCPUFeatures>
     7fc:	ldp	x29, x30, [sp, #48]
     800:	add	sp, sp, #0x40
     804:	ret

0000000000000808 <LLVMCreateDisasm>:
     808:	sub	sp, sp, #0x40
     80c:	stp	x29, x30, [sp, #48]
     810:	add	x29, sp, #0x30
     814:	adrp	x8, 0 <LLVMCreateDisasmCPUFeatures>
     818:	add	x8, x8, #0x0
     81c:	stur	x0, [x29, #-8]
     820:	stur	x1, [x29, #-16]
     824:	stur	w2, [x29, #-20]
     828:	str	x3, [sp, #16]
     82c:	str	x4, [sp, #8]
     830:	ldur	x0, [x29, #-8]
     834:	ldur	x3, [x29, #-16]
     838:	ldur	w4, [x29, #-20]
     83c:	ldr	x5, [sp, #16]
     840:	ldr	x6, [sp, #8]
     844:	mov	x1, x8
     848:	mov	x2, x8
     84c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     850:	ldp	x29, x30, [sp, #48]
     854:	add	sp, sp, #0x40
     858:	ret

000000000000085c <LLVMDisasmDispose>:
     85c:	sub	sp, sp, #0x30
     860:	stp	x29, x30, [sp, #32]
     864:	add	x29, sp, #0x20
     868:	stur	x0, [x29, #-8]
     86c:	ldur	x8, [x29, #-8]
     870:	str	x8, [sp, #16]
     874:	ldr	x8, [sp, #16]
     878:	str	x8, [sp, #8]
     87c:	cbz	x8, 890 <LLVMDisasmDispose+0x34>
     880:	ldr	x0, [sp, #8]
     884:	bl	0 <LLVMCreateDisasmCPUFeatures>
     888:	ldr	x0, [sp, #8]
     88c:	bl	0 <_ZdlPv>
     890:	ldp	x29, x30, [sp, #32]
     894:	add	sp, sp, #0x30
     898:	ret

000000000000089c <LLVMDisasmInstruction>:
     89c:	stp	x29, x30, [sp, #-32]!
     8a0:	str	x28, [sp, #16]
     8a4:	mov	x29, sp
     8a8:	sub	sp, sp, #0x330
     8ac:	add	x8, sp, #0x190
     8b0:	sub	x9, x29, #0x50
     8b4:	sub	x10, x29, #0x58
     8b8:	sub	x11, x29, #0xf8
     8bc:	add	x12, sp, #0x1d0
     8c0:	add	x13, sp, #0x1a0
     8c4:	stur	x0, [x29, #-16]
     8c8:	stur	x1, [x29, #-24]
     8cc:	stur	x2, [x29, #-32]
     8d0:	stur	x3, [x29, #-40]
     8d4:	stur	x4, [x29, #-48]
     8d8:	stur	x5, [x29, #-56]
     8dc:	ldur	x14, [x29, #-16]
     8e0:	stur	x14, [x29, #-64]
     8e4:	ldur	x1, [x29, #-24]
     8e8:	ldur	x2, [x29, #-32]
     8ec:	mov	x0, x9
     8f0:	str	x8, [sp, #128]
     8f4:	str	x10, [sp, #120]
     8f8:	str	x11, [sp, #112]
     8fc:	str	x12, [sp, #104]
     900:	str	x13, [sp, #96]
     904:	bl	0 <LLVMCreateDisasmCPUFeatures>
     908:	ldr	x0, [sp, #112]
     90c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     910:	ldur	x0, [x29, #-64]
     914:	bl	0 <LLVMCreateDisasmCPUFeatures>
     918:	stur	x0, [x29, #-256]
     91c:	ldur	x0, [x29, #-64]
     920:	bl	0 <LLVMCreateDisasmCPUFeatures>
     924:	str	x0, [sp, #552]
     928:	ldr	x0, [sp, #104]
     92c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     930:	ldr	x0, [sp, #96]
     934:	ldr	x1, [sp, #104]
     938:	bl	0 <LLVMCreateDisasmCPUFeatures>
     93c:	ldur	x8, [x29, #-256]
     940:	ldr	x9, [sp, #128]
     944:	ldr	q0, [x9, #336]
     948:	str	q0, [x9]
     94c:	ldur	x5, [x29, #-40]
     950:	ldr	x3, [sp, #400]
     954:	ldr	x4, [sp, #408]
     958:	ldr	x10, [x8]
     95c:	ldr	x10, [x10, #16]
     960:	mov	x0, x8
     964:	ldr	x1, [sp, #112]
     968:	ldr	x2, [sp, #120]
     96c:	ldr	x6, [sp, #96]
     970:	blr	x10
     974:	str	w0, [sp, #548]
     978:	ldr	w15, [sp, #548]
     97c:	subs	w16, w15, #0x0
     980:	cmp	w16, #0x1
     984:	str	w15, [sp, #92]
     988:	b.ls	9a0 <LLVMDisasmInstruction+0x104>  // b.plast
     98c:	b	990 <LLVMDisasmInstruction+0xf4>
     990:	ldr	w8, [sp, #92]
     994:	cmp	w8, #0x3
     998:	b.eq	9b0 <LLVMDisasmInstruction+0x114>  // b.none
     99c:	b	b64 <LLVMDisasmInstruction+0x2c8>
     9a0:	stur	xzr, [x29, #-8]
     9a4:	mov	w8, #0x1                   	// #1
     9a8:	str	w8, [sp, #396]
     9ac:	b	b7c <LLVMDisasmInstruction+0x2e0>
     9b0:	add	x0, sp, #0x1a0
     9b4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     9b8:	str	x0, [sp, #376]
     9bc:	str	x1, [sp, #384]
     9c0:	add	x8, sp, #0x128
     9c4:	mov	x0, x8
     9c8:	str	x8, [sp, #80]
     9cc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     9d0:	add	x8, sp, #0xf8
     9d4:	mov	x0, x8
     9d8:	ldr	x1, [sp, #80]
     9dc:	str	x8, [sp, #72]
     9e0:	bl	0 <LLVMCreateDisasmCPUFeatures>
     9e4:	add	x8, sp, #0xb8
     9e8:	mov	x0, x8
     9ec:	ldr	x1, [sp, #72]
     9f0:	str	x8, [sp, #64]
     9f4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     9f8:	ldr	x8, [sp, #552]
     9fc:	ldur	x2, [x29, #-40]
     a00:	add	x9, sp, #0x79
     a04:	ldur	q0, [x9, #255]
     a08:	str	q0, [sp, #160]
     a0c:	ldur	x0, [x29, #-64]
     a10:	str	x8, [sp, #56]
     a14:	str	x2, [sp, #48]
     a18:	bl	0 <LLVMCreateDisasmCPUFeatures>
     a1c:	ldr	x3, [sp, #160]
     a20:	ldr	x4, [sp, #168]
     a24:	ldr	x8, [sp, #56]
     a28:	ldr	x9, [x8]
     a2c:	ldr	x9, [x9, #24]
     a30:	str	x0, [sp, #40]
     a34:	mov	x0, x8
     a38:	sub	x1, x29, #0xf8
     a3c:	ldr	x2, [sp, #48]
     a40:	ldr	x5, [sp, #40]
     a44:	ldr	x6, [sp, #64]
     a48:	blr	x9
     a4c:	ldur	x0, [x29, #-64]
     a50:	bl	0 <LLVMCreateDisasmCPUFeatures>
     a54:	and	x8, x0, #0x10
     a58:	cbz	x8, a68 <LLVMDisasmInstruction+0x1cc>
     a5c:	ldur	x0, [x29, #-64]
     a60:	sub	x1, x29, #0xf8
     a64:	bl	ba8 <_ZL11emitLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>
     a68:	ldur	x0, [x29, #-64]
     a6c:	add	x1, sp, #0xb8
     a70:	bl	c0c <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE>
     a74:	ldur	x8, [x29, #-56]
     a78:	mov	w9, #0x0                   	// #0
     a7c:	str	w9, [sp, #36]
     a80:	cbz	x8, a8c <LLVMDisasmInstruction+0x1f0>
     a84:	mov	w8, #0x1                   	// #1
     a88:	str	w8, [sp, #36]
     a8c:	ldr	w8, [sp, #36]
     a90:	tbnz	w8, #0, a98 <LLVMDisasmInstruction+0x1fc>
     a94:	b	a9c <LLVMDisasmInstruction+0x200>
     a98:	b	abc <LLVMDisasmInstruction+0x220>
     a9c:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
     aa0:	add	x0, x0, #0x0
     aa4:	adrp	x1, 0 <LLVMCreateDisasmCPUFeatures>
     aa8:	add	x1, x1, #0x0
     aac:	mov	w2, #0x11f                 	// #287
     ab0:	adrp	x3, 0 <LLVMCreateDisasmCPUFeatures>
     ab4:	add	x3, x3, #0x0
     ab8:	bl	0 <__assert_fail>
     abc:	ldur	x8, [x29, #-56]
     ac0:	subs	x8, x8, #0x1
     ac4:	add	x0, sp, #0x90
     ac8:	str	x8, [sp, #144]
     acc:	add	x8, sp, #0x128
     ad0:	str	x0, [sp, #24]
     ad4:	mov	x0, x8
     ad8:	str	x8, [sp, #16]
     adc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     ae0:	add	x1, sp, #0x88
     ae4:	str	x0, [sp, #136]
     ae8:	ldr	x0, [sp, #24]
     aec:	bl	0 <LLVMCreateDisasmCPUFeatures>
     af0:	ldr	x8, [x0]
     af4:	str	x8, [sp, #152]
     af8:	ldur	x0, [x29, #-48]
     afc:	ldr	x8, [sp, #16]
     b00:	str	x0, [sp, #8]
     b04:	mov	x0, x8
     b08:	bl	0 <LLVMCreateDisasmCPUFeatures>
     b0c:	ldr	x2, [sp, #152]
     b10:	ldr	x8, [sp, #8]
     b14:	str	x0, [sp]
     b18:	mov	x0, x8
     b1c:	ldr	x1, [sp]
     b20:	bl	0 <memcpy>
     b24:	ldur	x8, [x29, #-48]
     b28:	ldr	x9, [sp, #152]
     b2c:	add	x8, x8, x9
     b30:	mov	w10, #0x0                   	// #0
     b34:	strb	w10, [x8]
     b38:	ldur	x8, [x29, #-88]
     b3c:	stur	x8, [x29, #-8]
     b40:	mov	w10, #0x1                   	// #1
     b44:	str	w10, [sp, #396]
     b48:	add	x0, sp, #0xb8
     b4c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     b50:	add	x0, sp, #0xf8
     b54:	bl	0 <LLVMCreateDisasmCPUFeatures>
     b58:	ldr	x0, [sp, #16]
     b5c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     b60:	b	b7c <LLVMDisasmInstruction+0x2e0>
     b64:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
     b68:	add	x0, x0, #0x0
     b6c:	adrp	x1, 0 <LLVMCreateDisasmCPUFeatures>
     b70:	add	x1, x1, #0x0
     b74:	mov	w2, #0x127                 	// #295
     b78:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     b7c:	add	x0, sp, #0x1a0
     b80:	bl	0 <LLVMCreateDisasmCPUFeatures>
     b84:	add	x0, sp, #0x1d0
     b88:	bl	0 <LLVMCreateDisasmCPUFeatures>
     b8c:	sub	x0, x29, #0xf8
     b90:	bl	0 <LLVMCreateDisasmCPUFeatures>
     b94:	ldur	x0, [x29, #-8]
     b98:	add	sp, sp, #0x330
     b9c:	ldr	x28, [sp, #16]
     ba0:	ldp	x29, x30, [sp], #32
     ba4:	ret

0000000000000ba8 <_ZL11emitLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>:
     ba8:	sub	sp, sp, #0x30
     bac:	stp	x29, x30, [sp, #32]
     bb0:	add	x29, sp, #0x20
     bb4:	stur	x0, [x29, #-8]
     bb8:	str	x1, [sp, #16]
     bbc:	ldur	x0, [x29, #-8]
     bc0:	ldr	x1, [sp, #16]
     bc4:	bl	f9c <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>
     bc8:	str	w0, [sp, #12]
     bcc:	ldr	w8, [sp, #12]
     bd0:	cmp	w8, #0x2
     bd4:	b.ge	bdc <_ZL11emitLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x34>  // b.tcont
     bd8:	b	c00 <_ZL11emitLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x58>
     bdc:	ldur	x8, [x29, #-8]
     be0:	add	x0, x8, #0x138
     be4:	adrp	x1, 0 <LLVMCreateDisasmCPUFeatures>
     be8:	add	x1, x1, #0x0
     bec:	bl	0 <LLVMCreateDisasmCPUFeatures>
     bf0:	ldr	w1, [sp, #12]
     bf4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     bf8:	mov	w1, #0xa                   	// #10
     bfc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     c00:	ldp	x29, x30, [sp, #32]
     c04:	add	sp, sp, #0x30
     c08:	ret

0000000000000c0c <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE>:
     c0c:	sub	sp, sp, #0xb0
     c10:	stp	x29, x30, [sp, #160]
     c14:	add	x29, sp, #0xa0
     c18:	mov	w8, #0x1                   	// #1
     c1c:	stur	x0, [x29, #-8]
     c20:	stur	x1, [x29, #-16]
     c24:	ldur	x9, [x29, #-8]
     c28:	add	x0, x9, #0xa8
     c2c:	str	w8, [sp, #28]
     c30:	bl	0 <LLVMCreateDisasmCPUFeatures>
     c34:	stur	x0, [x29, #-32]
     c38:	stur	x1, [x29, #-24]
     c3c:	ldur	x0, [x29, #-8]
     c40:	bl	0 <LLVMCreateDisasmCPUFeatures>
     c44:	stur	x0, [x29, #-40]
     c48:	ldur	x0, [x29, #-40]
     c4c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     c50:	stur	x0, [x29, #-56]
     c54:	stur	x1, [x29, #-48]
     c58:	ldur	x0, [x29, #-40]
     c5c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     c60:	stur	w0, [x29, #-60]
     c64:	ldr	w8, [sp, #28]
     c68:	sturb	w8, [x29, #-61]
     c6c:	sub	x0, x29, #0x20
     c70:	bl	0 <LLVMCreateDisasmCPUFeatures>
     c74:	eor	w8, w0, #0x1
     c78:	tbnz	w8, #0, c80 <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE+0x74>
     c7c:	b	d48 <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE+0x13c>
     c80:	ldurb	w8, [x29, #-61]
     c84:	tbnz	w8, #0, c94 <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE+0x88>
     c88:	ldur	x0, [x29, #-16]
     c8c:	mov	w1, #0xa                   	// #10
     c90:	bl	0 <LLVMCreateDisasmCPUFeatures>
     c94:	ldur	x0, [x29, #-16]
     c98:	ldur	w1, [x29, #-60]
     c9c:	bl	0 <_ZN4llvm21formatted_raw_ostream11PadToColumnEj>
     ca0:	sub	x8, x29, #0x20
     ca4:	mov	x0, x8
     ca8:	mov	w1, #0xa                   	// #10
     cac:	mov	x9, xzr
     cb0:	mov	x2, x9
     cb4:	str	x8, [sp, #16]
     cb8:	str	x9, [sp, #8]
     cbc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     cc0:	stur	x0, [x29, #-72]
     cc4:	ldur	x0, [x29, #-16]
     cc8:	ldur	q0, [x29, #-56]
     ccc:	str	q0, [sp, #64]
     cd0:	ldr	x1, [sp, #64]
     cd4:	ldr	x2, [sp, #72]
     cd8:	bl	0 <LLVMCreateDisasmCPUFeatures>
     cdc:	mov	w1, #0x20                  	// #32
     ce0:	bl	0 <LLVMCreateDisasmCPUFeatures>
     ce4:	ldur	x2, [x29, #-72]
     ce8:	ldr	x8, [sp, #16]
     cec:	str	x0, [sp]
     cf0:	mov	x0, x8
     cf4:	ldr	x1, [sp, #8]
     cf8:	bl	0 <LLVMCreateDisasmCPUFeatures>
     cfc:	str	x0, [sp, #48]
     d00:	str	x1, [sp, #56]
     d04:	ldr	x1, [sp, #48]
     d08:	ldr	x2, [sp, #56]
     d0c:	ldr	x0, [sp]
     d10:	bl	0 <LLVMCreateDisasmCPUFeatures>
     d14:	ldur	x8, [x29, #-72]
     d18:	add	x1, x8, #0x1
     d1c:	ldr	x8, [sp, #16]
     d20:	mov	x0, x8
     d24:	mov	x2, #0xffffffffffffffff    	// #-1
     d28:	bl	0 <LLVMCreateDisasmCPUFeatures>
     d2c:	str	x0, [sp, #32]
     d30:	str	x1, [sp, #40]
     d34:	ldr	q0, [sp, #32]
     d38:	stur	q0, [x29, #-32]
     d3c:	mov	w10, #0x0                   	// #0
     d40:	sturb	w10, [x29, #-61]
     d44:	b	c6c <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE+0x60>
     d48:	ldur	x0, [x29, #-16]
     d4c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     d50:	ldur	x8, [x29, #-8]
     d54:	add	x0, x8, #0xa8
     d58:	bl	0 <LLVMCreateDisasmCPUFeatures>
     d5c:	ldp	x29, x30, [sp, #160]
     d60:	add	sp, sp, #0xb0
     d64:	ret

0000000000000d68 <LLVMSetDisasmOptions>:
     d68:	sub	sp, sp, #0x100
     d6c:	stp	x29, x30, [sp, #240]
     d70:	add	x29, sp, #0xf0
     d74:	stur	x0, [x29, #-8]
     d78:	stur	x1, [x29, #-16]
     d7c:	ldur	x8, [x29, #-16]
     d80:	and	x8, x8, #0x1
     d84:	cbz	x8, dc4 <LLVMSetDisasmOptions+0x5c>
     d88:	ldur	x8, [x29, #-8]
     d8c:	stur	x8, [x29, #-24]
     d90:	ldur	x0, [x29, #-24]
     d94:	bl	0 <LLVMCreateDisasmCPUFeatures>
     d98:	stur	x0, [x29, #-32]
     d9c:	ldur	x0, [x29, #-32]
     da0:	mov	w9, #0x1                   	// #1
     da4:	and	w1, w9, #0x1
     da8:	bl	0 <LLVMCreateDisasmCPUFeatures>
     dac:	ldur	x0, [x29, #-24]
     db0:	mov	x1, #0x1                   	// #1
     db4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     db8:	ldur	x8, [x29, #-16]
     dbc:	and	x8, x8, #0xfffffffffffffffe
     dc0:	stur	x8, [x29, #-16]
     dc4:	ldur	x8, [x29, #-16]
     dc8:	and	x8, x8, #0x2
     dcc:	cbz	x8, e0c <LLVMSetDisasmOptions+0xa4>
     dd0:	ldur	x8, [x29, #-8]
     dd4:	stur	x8, [x29, #-40]
     dd8:	ldur	x0, [x29, #-40]
     ddc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     de0:	stur	x0, [x29, #-48]
     de4:	ldur	x0, [x29, #-48]
     de8:	mov	w9, #0x1                   	// #1
     dec:	and	w1, w9, #0x1
     df0:	bl	0 <LLVMCreateDisasmCPUFeatures>
     df4:	ldur	x0, [x29, #-40]
     df8:	mov	x1, #0x2                   	// #2
     dfc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     e00:	ldur	x8, [x29, #-16]
     e04:	and	x8, x8, #0xfffffffffffffffd
     e08:	stur	x8, [x29, #-16]
     e0c:	ldur	x8, [x29, #-16]
     e10:	and	x8, x8, #0x4
     e14:	cbz	x8, f0c <LLVMSetDisasmOptions+0x1a4>
     e18:	ldur	x8, [x29, #-8]
     e1c:	stur	x8, [x29, #-56]
     e20:	ldur	x0, [x29, #-56]
     e24:	bl	0 <LLVMCreateDisasmCPUFeatures>
     e28:	stur	x0, [x29, #-64]
     e2c:	ldur	x0, [x29, #-56]
     e30:	bl	0 <LLVMCreateDisasmCPUFeatures>
     e34:	stur	x0, [x29, #-72]
     e38:	ldur	x0, [x29, #-56]
     e3c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     e40:	stur	x0, [x29, #-80]
     e44:	ldur	x0, [x29, #-64]
     e48:	bl	0 <LLVMCreateDisasmCPUFeatures>
     e4c:	stur	w0, [x29, #-84]
     e50:	ldur	w9, [x29, #-84]
     e54:	mov	w10, wzr
     e58:	mov	w11, #0x1                   	// #1
     e5c:	cmp	w9, #0x0
     e60:	csel	w9, w11, w10, eq  // eq = none
     e64:	stur	w9, [x29, #-84]
     e68:	ldur	x0, [x29, #-56]
     e6c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     e70:	ldur	x8, [x29, #-56]
     e74:	str	x0, [sp, #32]
     e78:	mov	x0, x8
     e7c:	bl	0 <LLVMCreateDisasmCPUFeatures>
     e80:	add	x8, sp, #0x40
     e84:	str	x0, [sp, #24]
     e88:	mov	x0, x8
     e8c:	ldr	x1, [sp, #24]
     e90:	str	x8, [sp, #16]
     e94:	bl	0 <LLVMCreateDisasmCPUFeatures>
     e98:	add	x8, sp, #0x58
     e9c:	mov	x0, x8
     ea0:	ldr	x1, [sp, #16]
     ea4:	str	x8, [sp, #8]
     ea8:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     eac:	ldur	w2, [x29, #-84]
     eb0:	ldur	x3, [x29, #-64]
     eb4:	ldur	x4, [x29, #-72]
     eb8:	ldur	x5, [x29, #-80]
     ebc:	ldr	x0, [sp, #32]
     ec0:	ldr	x1, [sp, #8]
     ec4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     ec8:	ldr	x8, [sp, #8]
     ecc:	str	x0, [sp]
     ed0:	mov	x0, x8
     ed4:	bl	0 <LLVMCreateDisasmCPUFeatures>
     ed8:	ldr	x8, [sp]
     edc:	stur	x8, [x29, #-96]
     ee0:	ldur	x12, [x29, #-96]
     ee4:	cbz	x12, f0c <LLVMSetDisasmOptions+0x1a4>
     ee8:	ldur	x0, [x29, #-56]
     eec:	ldur	x1, [x29, #-96]
     ef0:	bl	0 <LLVMCreateDisasmCPUFeatures>
     ef4:	ldur	x0, [x29, #-56]
     ef8:	mov	x1, #0x4                   	// #4
     efc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     f00:	ldur	x8, [x29, #-16]
     f04:	and	x8, x8, #0xfffffffffffffffb
     f08:	stur	x8, [x29, #-16]
     f0c:	ldur	x8, [x29, #-16]
     f10:	and	x8, x8, #0x8
     f14:	cbz	x8, f54 <LLVMSetDisasmOptions+0x1ec>
     f18:	ldur	x8, [x29, #-8]
     f1c:	str	x8, [sp, #56]
     f20:	ldr	x0, [sp, #56]
     f24:	bl	0 <LLVMCreateDisasmCPUFeatures>
     f28:	str	x0, [sp, #48]
     f2c:	ldr	x0, [sp, #48]
     f30:	ldr	x8, [sp, #56]
     f34:	add	x1, x8, #0x138
     f38:	bl	0 <LLVMCreateDisasmCPUFeatures>
     f3c:	ldr	x0, [sp, #56]
     f40:	mov	x1, #0x8                   	// #8
     f44:	bl	0 <LLVMCreateDisasmCPUFeatures>
     f48:	ldur	x8, [x29, #-16]
     f4c:	and	x8, x8, #0xfffffffffffffff7
     f50:	stur	x8, [x29, #-16]
     f54:	ldur	x8, [x29, #-16]
     f58:	and	x8, x8, #0x10
     f5c:	cbz	x8, f80 <LLVMSetDisasmOptions+0x218>
     f60:	ldur	x8, [x29, #-8]
     f64:	str	x8, [sp, #40]
     f68:	ldr	x0, [sp, #40]
     f6c:	mov	x1, #0x10                  	// #16
     f70:	bl	0 <LLVMCreateDisasmCPUFeatures>
     f74:	ldur	x8, [x29, #-16]
     f78:	and	x8, x8, #0xffffffffffffffef
     f7c:	stur	x8, [x29, #-16]
     f80:	ldur	x8, [x29, #-16]
     f84:	cmp	x8, #0x0
     f88:	cset	w9, eq  // eq = none
     f8c:	and	w0, w9, #0x1
     f90:	ldp	x29, x30, [sp, #240]
     f94:	add	sp, sp, #0x100
     f98:	ret

0000000000000f9c <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>:
     f9c:	sub	sp, sp, #0xe0
     fa0:	stp	x29, x30, [sp, #208]
     fa4:	add	x29, sp, #0xd0
     fa8:	mov	x2, #0x48                  	// #72
     fac:	mov	w8, #0xffffffff            	// #-1
     fb0:	add	x9, sp, #0x68
     fb4:	stur	x0, [x29, #-16]
     fb8:	stur	x1, [x29, #-24]
     fbc:	ldur	x0, [x29, #-16]
     fc0:	str	x2, [sp, #40]
     fc4:	str	w8, [sp, #36]
     fc8:	str	x9, [sp, #24]
     fcc:	bl	0 <LLVMCreateDisasmCPUFeatures>
     fd0:	stur	x0, [x29, #-32]
     fd4:	ldur	x0, [x29, #-32]
     fd8:	bl	0 <LLVMCreateDisasmCPUFeatures>
     fdc:	ldr	x9, [sp, #24]
     fe0:	str	x0, [sp, #16]
     fe4:	mov	x0, x9
     fe8:	ldr	x1, [sp, #16]
     fec:	ldr	x2, [sp, #40]
     ff0:	bl	0 <memcpy>
     ff4:	ldr	w8, [sp, #36]
     ff8:	str	w8, [sp, #100]
     ffc:	ldr	x0, [sp, #24]
    1000:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1004:	tbnz	w0, #0, 101c <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x80>
    1008:	ldur	x0, [x29, #-16]
    100c:	ldur	x1, [x29, #-24]
    1010:	bl	1114 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>
    1014:	stur	w0, [x29, #-4]
    1018:	b	1104 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x168>
    101c:	ldur	x0, [x29, #-16]
    1020:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1024:	ldur	x8, [x29, #-24]
    1028:	str	x0, [sp, #8]
    102c:	mov	x0, x8
    1030:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1034:	ldr	x1, [sp, #8]
    1038:	str	w0, [sp, #4]
    103c:	mov	x0, x1
    1040:	ldr	w1, [sp, #4]
    1044:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1048:	str	x0, [sp, #88]
    104c:	ldr	x0, [sp, #88]
    1050:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1054:	str	w0, [sp, #84]
    1058:	ldr	w1, [sp, #84]
    105c:	add	x0, sp, #0x68
    1060:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1064:	str	x0, [sp, #72]
    1068:	ldr	x8, [sp, #72]
    106c:	cbz	x8, 1090 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0xf4>
    1070:	ldr	x0, [sp, #72]
    1074:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1078:	tbnz	w0, #0, 1080 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0xe4>
    107c:	b	1090 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0xf4>
    1080:	ldr	x0, [sp, #72]
    1084:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1088:	tbnz	w0, #0, 1090 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0xf4>
    108c:	b	109c <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x100>
    1090:	mov	w8, #0xffffffff            	// #-1
    1094:	stur	w8, [x29, #-4]
    1098:	b	1104 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x168>
    109c:	mov	w8, #0x0                   	// #0
    10a0:	strh	w8, [sp, #70]
    10a4:	str	wzr, [sp, #64]
    10a8:	ldr	x9, [sp, #72]
    10ac:	ldrh	w8, [x9, #16]
    10b0:	str	w8, [sp, #60]
    10b4:	ldr	w8, [sp, #64]
    10b8:	ldr	w9, [sp, #60]
    10bc:	cmp	w8, w9
    10c0:	b.eq	10fc <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x160>  // b.none
    10c4:	ldur	x0, [x29, #-32]
    10c8:	ldr	x1, [sp, #72]
    10cc:	ldr	w2, [sp, #64]
    10d0:	bl	0 <LLVMCreateDisasmCPUFeatures>
    10d4:	str	x0, [sp, #48]
    10d8:	ldr	x1, [sp, #48]
    10dc:	add	x0, sp, #0x46
    10e0:	bl	0 <LLVMCreateDisasmCPUFeatures>
    10e4:	ldrh	w8, [x0]
    10e8:	strh	w8, [sp, #70]
    10ec:	ldr	w8, [sp, #64]
    10f0:	add	w8, w8, #0x1
    10f4:	str	w8, [sp, #64]
    10f8:	b	10b4 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x118>
    10fc:	ldrsh	w8, [sp, #70]
    1100:	stur	w8, [x29, #-4]
    1104:	ldur	w0, [x29, #-4]
    1108:	ldp	x29, x30, [sp, #208]
    110c:	add	sp, sp, #0xe0
    1110:	ret

0000000000001114 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>:
    1114:	sub	sp, sp, #0x120
    1118:	stp	x29, x30, [sp, #256]
    111c:	str	x28, [sp, #272]
    1120:	add	x29, sp, #0x100
    1124:	sub	x8, x29, #0x38
    1128:	mov	w9, #0xffffffff            	// #-1
    112c:	sub	x10, x29, #0x30
    1130:	str	x0, [x8, #40]
    1134:	str	x1, [x8, #32]
    1138:	stur	w9, [x29, #-28]
    113c:	ldr	x0, [x8, #40]
    1140:	str	x8, [sp, #40]
    1144:	str	x10, [sp, #32]
    1148:	bl	0 <LLVMCreateDisasmCPUFeatures>
    114c:	ldr	x8, [sp, #40]
    1150:	str	x0, [x8, #8]
    1154:	str	x1, [x8, #16]
    1158:	ldr	x0, [sp, #32]
    115c:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1160:	tbnz	w0, #0, 1168 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x54>
    1164:	b	1174 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x60>
    1168:	mov	w8, #0xffffffff            	// #-1
    116c:	stur	w8, [x29, #-4]
    1170:	b	1264 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x150>
    1174:	ldr	x8, [sp, #40]
    1178:	ldr	x0, [x8, #40]
    117c:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1180:	ldr	x8, [sp, #40]
    1184:	str	x0, [x8]
    1188:	ldr	x0, [x8]
    118c:	ldr	x9, [x8, #40]
    1190:	str	x0, [sp, #24]
    1194:	mov	x0, x9
    1198:	bl	0 <LLVMCreateDisasmCPUFeatures>
    119c:	str	x0, [sp, #80]
    11a0:	str	x1, [sp, #88]
    11a4:	ldr	x1, [sp, #80]
    11a8:	ldr	x2, [sp, #88]
    11ac:	add	x8, sp, #0x60
    11b0:	ldr	x0, [sp, #24]
    11b4:	bl	0 <_ZNK4llvm15MCSubtargetInfo23getInstrItineraryForCPUENS_9StringRefE>
    11b8:	ldr	x8, [sp, #40]
    11bc:	ldr	x0, [x8, #40]
    11c0:	bl	0 <LLVMCreateDisasmCPUFeatures>
    11c4:	ldr	x8, [sp, #40]
    11c8:	ldr	x9, [x8, #32]
    11cc:	str	x0, [sp, #16]
    11d0:	mov	x0, x9
    11d4:	bl	0 <LLVMCreateDisasmCPUFeatures>
    11d8:	ldr	x1, [sp, #16]
    11dc:	str	w0, [sp, #12]
    11e0:	mov	x0, x1
    11e4:	ldr	w1, [sp, #12]
    11e8:	bl	0 <LLVMCreateDisasmCPUFeatures>
    11ec:	str	x0, [sp, #72]
    11f0:	ldr	x0, [sp, #72]
    11f4:	bl	0 <LLVMCreateDisasmCPUFeatures>
    11f8:	str	w0, [sp, #68]
    11fc:	str	wzr, [sp, #64]
    1200:	str	wzr, [sp, #60]
    1204:	ldr	x8, [sp, #40]
    1208:	ldr	x0, [x8, #32]
    120c:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1210:	str	w0, [sp, #56]
    1214:	ldr	w8, [sp, #60]
    1218:	ldr	w9, [sp, #56]
    121c:	cmp	w8, w9
    1220:	b.eq	125c <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x148>  // b.none
    1224:	ldr	w1, [sp, #68]
    1228:	ldr	w2, [sp, #60]
    122c:	add	x0, sp, #0x60
    1230:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1234:	add	x1, sp, #0x34
    1238:	str	w0, [sp, #52]
    123c:	add	x0, sp, #0x40
    1240:	bl	0 <LLVMCreateDisasmCPUFeatures>
    1244:	ldr	w8, [x0]
    1248:	str	w8, [sp, #64]
    124c:	ldr	w8, [sp, #60]
    1250:	add	w8, w8, #0x1
    1254:	str	w8, [sp, #60]
    1258:	b	1214 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x100>
    125c:	ldr	w8, [sp, #64]
    1260:	stur	w8, [x29, #-4]
    1264:	ldur	w0, [x29, #-4]
    1268:	ldr	x28, [sp, #272]
    126c:	ldp	x29, x30, [sp, #256]
    1270:	add	sp, sp, #0x120
    1274:	ret

Disassembly of section .text._ZNK4llvm6Target15createMCRegInfoENS_9StringRefE:

0000000000000000 <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	stur	x1, [x29, #-24]
  10:	stur	x2, [x29, #-16]
  14:	stur	x0, [x29, #-32]
  18:	ldur	x8, [x29, #-32]
  1c:	ldr	x9, [x8, #72]
  20:	str	x8, [sp, #24]
  24:	cbnz	x9, 34 <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE+0x34>
  28:	mov	x8, xzr
  2c:	stur	x8, [x29, #-8]
  30:	b	80 <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE+0x80>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x9, [x8, #72]
  3c:	add	x10, sp, #0x20
  40:	mov	x0, x10
  44:	sub	x1, x29, #0x18
  48:	str	x9, [sp, #16]
  4c:	str	x10, [sp, #8]
  50:	bl	0 <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE>
  54:	add	x8, sp, #0x38
  58:	mov	x0, x8
  5c:	ldr	x1, [sp, #8]
  60:	str	x8, [sp]
  64:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  68:	ldr	x0, [sp]
  6c:	ldr	x8, [sp, #16]
  70:	blr	x8
  74:	stur	x0, [x29, #-8]
  78:	ldr	x0, [sp]
  7c:	bl	0 <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE>
  80:	ldur	x0, [x29, #-8]
  84:	ldp	x29, x30, [sp, #144]
  88:	add	sp, sp, #0xa0
  8c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE:

0000000000000000 <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	stur	x2, [x29, #-24]
  10:	stur	x3, [x29, #-16]
  14:	stur	x0, [x29, #-32]
  18:	stur	x1, [x29, #-40]
  1c:	stur	x4, [x29, #-48]
  20:	ldur	x8, [x29, #-32]
  24:	ldr	x9, [x8, #48]
  28:	str	x8, [sp, #40]
  2c:	cbnz	x9, 3c <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE+0x3c>
  30:	mov	x8, xzr
  34:	stur	x8, [x29, #-8]
  38:	b	98 <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE+0x98>
  3c:	ldr	x8, [sp, #40]
  40:	ldr	x9, [x8, #48]
  44:	ldur	x0, [x29, #-40]
  48:	add	x10, sp, #0x30
  4c:	str	x0, [sp, #32]
  50:	mov	x0, x10
  54:	sub	x1, x29, #0x18
  58:	str	x9, [sp, #24]
  5c:	str	x10, [sp, #16]
  60:	bl	0 <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE>
  64:	add	x8, sp, #0x48
  68:	mov	x0, x8
  6c:	ldr	x1, [sp, #16]
  70:	str	x8, [sp, #8]
  74:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  78:	ldur	x2, [x29, #-48]
  7c:	ldr	x0, [sp, #32]
  80:	ldr	x1, [sp, #8]
  84:	ldr	x8, [sp, #24]
  88:	blr	x8
  8c:	stur	x0, [x29, #-8]
  90:	ldr	x0, [sp, #8]
  94:	bl	0 <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE>
  98:	ldur	x0, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #176]
  a0:	add	sp, sp, #0xc0
  a4:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm6Target17createMCInstrInfoEv:

0000000000000000 <_ZNK4llvm6Target17createMCInstrInfoEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	ldr	x9, [x8, #56]
  18:	str	x8, [sp, #8]
  1c:	cbnz	x9, 2c <_ZNK4llvm6Target17createMCInstrInfoEv+0x2c>
  20:	mov	x8, xzr
  24:	stur	x8, [x29, #-8]
  28:	b	3c <_ZNK4llvm6Target17createMCInstrInfoEv+0x3c>
  2c:	ldr	x8, [sp, #8]
  30:	ldr	x9, [x8, #56]
  34:	blr	x9
  38:	stur	x0, [x29, #-8]
  3c:	ldur	x0, [x29, #-8]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_:

0000000000000000 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	stur	x1, [x29, #-24]
  10:	stur	x2, [x29, #-16]
  14:	stur	x3, [x29, #-40]
  18:	stur	x4, [x29, #-32]
  1c:	stur	x5, [x29, #-56]
  20:	stur	x6, [x29, #-48]
  24:	stur	x0, [x29, #-64]
  28:	ldur	x8, [x29, #-64]
  2c:	ldr	x9, [x8, #80]
  30:	str	x8, [sp, #24]
  34:	cbnz	x9, 44 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_+0x44>
  38:	mov	x8, xzr
  3c:	stur	x8, [x29, #-8]
  40:	b	b0 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_+0xb0>
  44:	ldr	x8, [sp, #24]
  48:	ldr	x9, [x8, #80]
  4c:	add	x10, sp, #0x40
  50:	mov	x0, x10
  54:	sub	x1, x29, #0x18
  58:	str	x9, [sp, #16]
  5c:	str	x10, [sp, #8]
  60:	bl	0 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_>
  64:	add	x8, sp, #0x58
  68:	mov	x0, x8
  6c:	ldr	x1, [sp, #8]
  70:	str	x8, [sp]
  74:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  78:	ldur	q0, [x29, #-40]
  7c:	str	q0, [sp, #48]
  80:	ldur	q0, [x29, #-56]
  84:	str	q0, [sp, #32]
  88:	ldr	x1, [sp, #48]
  8c:	ldr	x2, [sp, #56]
  90:	ldr	x3, [sp, #32]
  94:	ldr	x4, [sp, #40]
  98:	ldr	x0, [sp]
  9c:	ldr	x8, [sp, #16]
  a0:	blr	x8
  a4:	stur	x0, [x29, #-8]
  a8:	ldr	x0, [sp]
  ac:	bl	0 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_>
  b0:	ldur	x0, [x29, #-8]
  b4:	ldp	x29, x30, [sp, #208]
  b8:	add	sp, sp, #0xe0
  bc:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEC2IS3_vEEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEC2IS3_vEEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm6Target20createMCDisassemblerERKNS_15MCSubtargetInfoERNS_9MCContextE:

0000000000000000 <_ZNK4llvm6Target20createMCDisassemblerERKNS_15MCSubtargetInfoERNS_9MCContextE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	str	x1, [sp, #24]
  14:	str	x2, [sp, #16]
  18:	ldur	x8, [x29, #-16]
  1c:	ldr	x9, [x8, #120]
  20:	str	x8, [sp, #8]
  24:	cbnz	x9, 34 <_ZNK4llvm6Target20createMCDisassemblerERKNS_15MCSubtargetInfoERNS_9MCContextE+0x34>
  28:	mov	x8, xzr
  2c:	stur	x8, [x29, #-8]
  30:	b	50 <_ZNK4llvm6Target20createMCDisassemblerERKNS_15MCSubtargetInfoERNS_9MCContextE+0x50>
  34:	ldr	x8, [sp, #8]
  38:	ldr	x9, [x8, #120]
  3c:	ldr	x1, [sp, #24]
  40:	ldr	x2, [sp, #16]
  44:	mov	x0, x8
  48:	blr	x9
  4c:	stur	x0, [x29, #-8]
  50:	ldur	x0, [x29, #-8]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC2IS3_vEEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC2IS3_vEEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE:

0000000000000000 <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	stur	x0, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-24]
  20:	ldr	x9, [x8, #200]
  24:	str	x8, [sp, #48]
  28:	cbz	x9, 3c <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE+0x3c>
  2c:	ldr	x8, [sp, #48]
  30:	ldr	x9, [x8, #200]
  34:	str	x9, [sp, #40]
  38:	b	48 <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE+0x48>
  3c:	adrp	x8, 0 <_ZN4llvm22createMCRelocationInfoERKNS_6TripleERNS_9MCContextE>
  40:	ldr	x8, [x8]
  44:	str	x8, [sp, #40]
  48:	ldr	x8, [sp, #40]
  4c:	stur	x8, [x29, #-40]
  50:	ldur	x8, [x29, #-40]
  54:	add	x9, sp, #0x38
  58:	mov	x0, x9
  5c:	sub	x1, x29, #0x10
  60:	str	x8, [sp, #32]
  64:	str	x9, [sp, #24]
  68:	bl	0 <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE>
  6c:	add	x8, sp, #0x50
  70:	mov	x0, x8
  74:	ldr	x1, [sp, #24]
  78:	str	x8, [sp, #16]
  7c:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  80:	ldur	x1, [x29, #-32]
  84:	ldr	x0, [sp, #16]
  88:	ldr	x8, [sp, #32]
  8c:	blr	x8
  90:	ldr	x8, [sp, #16]
  94:	str	x0, [sp, #8]
  98:	mov	x0, x8
  9c:	bl	0 <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE>
  a0:	ldr	x0, [sp, #8]
  a4:	ldp	x29, x30, [sp, #176]
  a8:	add	sp, sp, #0xc0
  ac:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_vEEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_vEEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE:

0000000000000000 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE>:
   0:	sub	sp, sp, #0x100
   4:	stp	x29, x30, [sp, #240]
   8:	add	x29, sp, #0xf0
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	stur	x0, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	stur	x4, [x29, #-40]
  20:	stur	x5, [x29, #-48]
  24:	stur	x6, [x29, #-56]
  28:	stur	x7, [x29, #-64]
  2c:	ldur	x8, [x29, #-24]
  30:	ldr	x9, [x8, #208]
  34:	str	x8, [sp, #80]
  38:	cbz	x9, 4c <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE+0x4c>
  3c:	ldr	x8, [sp, #80]
  40:	ldr	x9, [x8, #208]
  44:	str	x9, [sp, #72]
  48:	b	58 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE+0x58>
  4c:	adrp	x8, 0 <_ZN4llvm18createMCSymbolizerERKNS_6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE>
  50:	ldr	x8, [x8]
  54:	str	x8, [sp, #72]
  58:	ldr	x8, [sp, #72]
  5c:	stur	x8, [x29, #-72]
  60:	ldur	x8, [x29, #-72]
  64:	add	x9, sp, #0x58
  68:	mov	x0, x9
  6c:	sub	x1, x29, #0x10
  70:	str	x8, [sp, #64]
  74:	str	x9, [sp, #56]
  78:	bl	0 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE>
  7c:	add	x8, sp, #0x70
  80:	mov	x0, x8
  84:	ldr	x1, [sp, #56]
  88:	str	x8, [sp, #48]
  8c:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  90:	ldur	x1, [x29, #-32]
  94:	ldur	x2, [x29, #-40]
  98:	ldur	x3, [x29, #-48]
  9c:	ldur	x4, [x29, #-56]
  a0:	ldur	x0, [x29, #-64]
  a4:	str	x1, [sp, #40]
  a8:	str	x2, [sp, #32]
  ac:	str	x3, [sp, #24]
  b0:	str	x4, [sp, #16]
  b4:	bl	0 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE>
  b8:	ldr	x8, [sp, #48]
  bc:	str	x0, [sp, #8]
  c0:	mov	x0, x8
  c4:	ldr	x1, [sp, #40]
  c8:	ldr	x2, [sp, #32]
  cc:	ldr	x3, [sp, #24]
  d0:	ldr	x4, [sp, #16]
  d4:	ldr	x5, [sp, #8]
  d8:	ldr	x9, [sp, #64]
  dc:	blr	x9
  e0:	ldr	x8, [sp, #48]
  e4:	str	x0, [sp]
  e8:	mov	x0, x8
  ec:	bl	0 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE>
  f0:	ldr	x0, [sp]
  f4:	ldp	x29, x30, [sp, #240]
  f8:	add	sp, sp, #0x100
  fc:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_vEEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_vEEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EOS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EOS4_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EOS4_>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EOS4_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EOS4_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm9MCAsmInfo19getAssemblerDialectEv:

0000000000000000 <_ZNK4llvm9MCAsmInfo19getAssemblerDialectEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #168]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Target19createMCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE:

0000000000000000 <_ZNK4llvm6Target19createMCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	w2, [x29, #-28]
  18:	str	x3, [sp, #24]
  1c:	str	x4, [sp, #16]
  20:	str	x5, [sp, #8]
  24:	ldur	x8, [x29, #-16]
  28:	ldr	x9, [x8, #128]
  2c:	str	x8, [sp]
  30:	cbnz	x9, 40 <_ZNK4llvm6Target19createMCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE+0x40>
  34:	mov	x8, xzr
  38:	stur	x8, [x29, #-8]
  3c:	b	64 <_ZNK4llvm6Target19createMCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE+0x64>
  40:	ldr	x8, [sp]
  44:	ldr	x9, [x8, #128]
  48:	ldur	x0, [x29, #-24]
  4c:	ldur	w1, [x29, #-28]
  50:	ldr	x2, [sp, #24]
  54:	ldr	x3, [sp, #16]
  58:	ldr	x4, [sp, #8]
  5c:	blr	x9
  60:	stur	x0, [x29, #-8]
  64:	ldur	x0, [x29, #-8]
  68:	ldp	x29, x30, [sp, #64]
  6c:	add	sp, sp, #0x50
  70:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	stur	x0, [x29, #-8]
  18:	str	x1, [sp, #16]
  1c:	ldur	x10, [x29, #-8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	strb	w9, [x10, #16]
  2c:	strb	w9, [x10, #17]
  30:	ldr	x8, [sp, #16]
  34:	ldrb	w9, [x8]
  38:	str	x10, [sp, #8]
  3c:	cbz	w9, 58 <_ZN4llvm5TwineC2EPKc+0x58>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x9, [sp, #8]
  48:	str	x8, [x9]
  4c:	mov	w10, #0x3                   	// #3
  50:	strb	w10, [x9, #16]
  54:	b	64 <_ZN4llvm5TwineC2EPKc+0x64>
  58:	mov	w8, #0x1                   	// #1
  5c:	ldr	x9, [sp, #8]
  60:	strb	w8, [x9, #16]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm5TwineC2EPKc>
  6c:	mov	w8, #0x0                   	// #0
  70:	str	w8, [sp, #4]
  74:	tbnz	w0, #0, 7c <_ZN4llvm5TwineC2EPKc+0x7c>
  78:	b	84 <_ZN4llvm5TwineC2EPKc+0x84>
  7c:	mov	w8, #0x1                   	// #1
  80:	str	w8, [sp, #4]
  84:	ldr	w8, [sp, #4]
  88:	tbnz	w8, #0, 90 <_ZN4llvm5TwineC2EPKc+0x90>
  8c:	b	94 <_ZN4llvm5TwineC2EPKc+0x94>
  90:	b	b4 <_ZN4llvm5TwineC2EPKc+0xb4>
  94:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  98:	add	x0, x0, #0x0
  9c:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x112                 	// #274
  a8:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  ac:	add	x3, x3, #0x0
  b0:	bl	0 <__assert_fail>
  b4:	ldp	x29, x30, [sp, #32]
  b8:	add	sp, sp, #0x30
  bc:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2IS3_vEEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2IS3_vEEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>
  38:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>
  38:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE:

0000000000000000 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>:
   0:	sub	sp, sp, #0x100
   4:	stp	x29, x30, [sp, #240]
   8:	add	x29, sp, #0xf0
   c:	ldr	x8, [x29, #16]
  10:	ldr	x9, [x29, #24]
  14:	ldr	x10, [x29, #32]
  18:	ldr	x11, [x29, #40]
  1c:	ldr	x12, [x29, #48]
  20:	ldr	x13, [x29, #56]
  24:	stur	x0, [x29, #-8]
  28:	stur	x2, [x29, #-16]
  2c:	stur	w3, [x29, #-20]
  30:	stur	x4, [x29, #-32]
  34:	stur	x5, [x29, #-40]
  38:	stur	x6, [x29, #-48]
  3c:	stur	x7, [x29, #-56]
  40:	stur	x8, [x29, #-64]
  44:	stur	x9, [x29, #-72]
  48:	stur	x10, [x29, #-80]
  4c:	stur	x11, [x29, #-88]
  50:	stur	x12, [x29, #-96]
  54:	stur	x13, [x29, #-104]
  58:	ldur	x8, [x29, #-8]
  5c:	mov	x0, x1
  60:	stur	x8, [x29, #-112]
  64:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  68:	ldur	x8, [x29, #-112]
  6c:	str	x0, [sp, #120]
  70:	mov	x0, x8
  74:	ldr	x1, [sp, #120]
  78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  7c:	ldur	x8, [x29, #-16]
  80:	ldur	x9, [x29, #-112]
  84:	str	x8, [x9, #32]
  88:	ldur	w14, [x29, #-20]
  8c:	str	w14, [x9, #40]
  90:	ldur	x8, [x29, #-32]
  94:	str	x8, [x9, #48]
  98:	ldur	x8, [x29, #-40]
  9c:	str	x8, [x9, #56]
  a0:	ldur	x8, [x29, #-48]
  a4:	str	x8, [x9, #64]
  a8:	add	x0, x9, #0x48
  ac:	ldur	x8, [x29, #-56]
  b0:	str	x0, [sp, #112]
  b4:	mov	x0, x8
  b8:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  bc:	ldr	x8, [sp, #112]
  c0:	str	x0, [sp, #104]
  c4:	mov	x0, x8
  c8:	ldr	x1, [sp, #104]
  cc:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  d0:	ldur	x8, [x29, #-112]
  d4:	add	x0, x8, #0x50
  d8:	ldur	x9, [x29, #-64]
  dc:	str	x0, [sp, #96]
  e0:	mov	x0, x9
  e4:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  e8:	ldr	x8, [sp, #96]
  ec:	str	x0, [sp, #88]
  f0:	mov	x0, x8
  f4:	ldr	x1, [sp, #88]
  f8:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  fc:	ldur	x8, [x29, #-112]
 100:	add	x0, x8, #0x58
 104:	ldur	x9, [x29, #-72]
 108:	str	x0, [sp, #80]
 10c:	mov	x0, x9
 110:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 114:	ldr	x8, [sp, #80]
 118:	str	x0, [sp, #72]
 11c:	mov	x0, x8
 120:	ldr	x1, [sp, #72]
 124:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 128:	ldur	x8, [x29, #-112]
 12c:	add	x0, x8, #0x60
 130:	ldur	x9, [x29, #-80]
 134:	str	x0, [sp, #64]
 138:	mov	x0, x9
 13c:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 140:	ldr	x8, [sp, #64]
 144:	str	x0, [sp, #56]
 148:	mov	x0, x8
 14c:	ldr	x1, [sp, #56]
 150:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 154:	ldur	x8, [x29, #-112]
 158:	add	x0, x8, #0x68
 15c:	ldur	x9, [x29, #-88]
 160:	str	x0, [sp, #48]
 164:	mov	x0, x9
 168:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 16c:	ldr	x8, [sp, #48]
 170:	str	x0, [sp, #40]
 174:	mov	x0, x8
 178:	ldr	x1, [sp, #40]
 17c:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 180:	ldur	x8, [x29, #-112]
 184:	add	x0, x8, #0x70
 188:	ldur	x9, [x29, #-96]
 18c:	str	x0, [sp, #32]
 190:	mov	x0, x9
 194:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 198:	ldr	x8, [sp, #32]
 19c:	str	x0, [sp, #24]
 1a0:	mov	x0, x8
 1a4:	ldr	x1, [sp, #24]
 1a8:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 1ac:	ldur	x8, [x29, #-112]
 1b0:	add	x0, x8, #0x78
 1b4:	ldur	x9, [x29, #-104]
 1b8:	str	x0, [sp, #16]
 1bc:	mov	x0, x9
 1c0:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 1c4:	ldr	x8, [sp, #16]
 1c8:	str	x0, [sp, #8]
 1cc:	mov	x0, x8
 1d0:	ldr	x1, [sp, #8]
 1d4:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 1d8:	ldur	x8, [x29, #-112]
 1dc:	str	xzr, [x8, #128]
 1e0:	add	x0, x8, #0x88
 1e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 1e8:	ldur	x8, [x29, #-112]
 1ec:	add	x0, x8, #0xa8
 1f0:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 1f4:	ldur	x8, [x29, #-112]
 1f8:	add	x0, x8, #0x138
 1fc:	add	x1, x8, #0xa8
 200:	bl	0 <_ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 204:	ldp	x29, x30, [sp, #240]
 208:	add	sp, sp, #0x100
 20c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContext6setCPUEPKc:

0000000000000000 <_ZN4llvm17LLVMDisasmContext6setCPUEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	add	x0, x8, #0x88
  20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsD2Ev:

0000000000000000 <_ZN4llvm15MCTargetOptionsD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x48
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15MCTargetOptionsD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x28
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x8
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContextD2Ev:

0000000000000000 <_ZN4llvm17LLVMDisasmContextD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x138
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm17LLVMDisasmContextD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0xa8
  28:	bl	0 <_ZN4llvm17LLVMDisasmContextD2Ev>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x88
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  38:	ldr	x8, [sp]
  3c:	add	x0, x8, #0x78
  40:	bl	0 <_ZN4llvm17LLVMDisasmContextD2Ev>
  44:	ldr	x8, [sp]
  48:	add	x0, x8, #0x70
  4c:	bl	0 <_ZN4llvm17LLVMDisasmContextD2Ev>
  50:	ldr	x8, [sp]
  54:	add	x0, x8, #0x68
  58:	bl	0 <_ZN4llvm17LLVMDisasmContextD2Ev>
  5c:	ldr	x8, [sp]
  60:	add	x0, x8, #0x60
  64:	bl	0 <_ZN4llvm17LLVMDisasmContextD2Ev>
  68:	ldr	x8, [sp]
  6c:	add	x0, x8, #0x58
  70:	bl	0 <_ZN4llvm17LLVMDisasmContextD2Ev>
  74:	ldr	x8, [sp]
  78:	add	x0, x8, #0x50
  7c:	bl	0 <_ZN4llvm17LLVMDisasmContextD2Ev>
  80:	ldr	x8, [sp]
  84:	add	x0, x8, #0x48
  88:	bl	0 <_ZN4llvm17LLVMDisasmContextD2Ev>
  8c:	ldr	x0, [sp]
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  94:	ldp	x29, x30, [sp, #16]
  98:	add	sp, sp, #0x20
  9c:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIhEC2EPKhm:

0000000000000000 <_ZN4llvm8ArrayRefIhEC2EPKhm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm6MCInstC2Ev:

0000000000000000 <_ZN4llvm6MCInstC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	wzr, [x8]
  18:	str	wzr, [x8, #4]
  1c:	add	x0, x8, #0x8
  20:	str	x8, [sp]
  24:	bl	0 <_ZN4llvm6MCInstC2Ev>
  28:	ldr	x8, [sp]
  2c:	add	x0, x8, #0x10
  30:	bl	0 <_ZN4llvm6MCInstC2Ev>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext9getDisAsmEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext9getDisAsmEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x70
  18:	bl	0 <_ZNK4llvm17LLVMDisasmContext9getDisAsmEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContext5getIPEv:

0000000000000000 <_ZN4llvm17LLVMDisasmContext5getIPEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x78
  18:	bl	0 <_ZN4llvm17LLVMDisasmContext5getIPEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj64EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj64EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x40                  	// #64
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj64EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm19raw_svector_ostreamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	mov	w10, wzr
  2c:	and	w1, w10, #0x1
  30:	str	x8, [sp, #8]
  34:	str	x9, [sp]
  38:	bl	0 <_ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9]
  48:	ldr	x11, [sp, #16]
  4c:	str	x11, [x9, #40]
  50:	mov	x0, x9
  54:	bl	0 <_ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostream3strEv:

0000000000000000 <_ZN4llvm19raw_svector_ostream3strEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	ldr	x0, [x9, #40]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  28:	ldr	x8, [sp, #24]
  2c:	ldr	x9, [x8, #40]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x9
  38:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  3c:	ldr	x8, [sp, #32]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  54:	ldur	x0, [x29, #-16]
  58:	ldur	x1, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZN4llvm21formatted_raw_ostreamC2ERNS_11raw_ostreamE:

0000000000000000 <_ZN4llvm21formatted_raw_ostreamC2ERNS_11raw_ostreamE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZTVN4llvm21formatted_raw_ostreamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	mov	x9, xzr
  1c:	mov	w10, wzr
  20:	sub	x11, x29, #0x14
  24:	sub	x2, x29, #0x18
  28:	stur	x0, [x29, #-8]
  2c:	stur	x1, [x29, #-16]
  30:	ldur	x12, [x29, #-8]
  34:	mov	x0, x12
  38:	and	w1, w10, #0x1
  3c:	str	x8, [sp, #32]
  40:	str	x9, [sp, #24]
  44:	str	x11, [sp, #16]
  48:	str	x2, [sp, #8]
  4c:	str	x12, [sp]
  50:	bl	0 <_ZN4llvm21formatted_raw_ostreamC2ERNS_11raw_ostreamE>
  54:	ldr	x8, [sp, #32]
  58:	ldr	x9, [sp]
  5c:	str	x8, [x9]
  60:	ldr	x11, [sp, #24]
  64:	str	x11, [x9, #40]
  68:	add	x0, x9, #0x30
  6c:	stur	wzr, [x29, #-20]
  70:	stur	wzr, [x29, #-24]
  74:	ldr	x1, [sp, #16]
  78:	ldr	x2, [sp, #8]
  7c:	bl	0 <_ZN4llvm21formatted_raw_ostreamC2ERNS_11raw_ostreamE>
  80:	ldur	x1, [x29, #-16]
  84:	ldr	x0, [sp]
  88:	bl	0 <_ZN4llvm21formatted_raw_ostreamC2ERNS_11raw_ostreamE>
  8c:	ldp	x29, x30, [sp, #64]
  90:	add	sp, sp, #0x50
  94:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext16getSubtargetInfoEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext16getSubtargetInfoEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x58
  18:	bl	0 <_ZNK4llvm17LLVMDisasmContext16getSubtargetInfoEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext10getOptionsEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext10getOptionsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #128]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm21formatted_raw_ostreamD2Ev:

0000000000000000 <_ZN4llvm21formatted_raw_ostreamD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN4llvm21formatted_raw_ostreamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	mov	x0, x9
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm21formatted_raw_ostreamD2Ev>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm21formatted_raw_ostreamD2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamD2Ev:

0000000000000000 <_ZN4llvm19raw_svector_ostreamD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm19raw_svector_ostreamD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj64EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj64EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj64EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj64EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj64EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj64EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm6MCInstD2Ev:

0000000000000000 <_ZN4llvm6MCInstD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZN4llvm6MCInstD2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm13MCInstPrinter12setUseMarkupEb:

0000000000000000 <_ZN4llvm13MCInstPrinter12setUseMarkupEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w8, #0x1                   	// #1
   c:	and	w8, w1, w8
  10:	strb	w8, [sp, #7]
  14:	ldr	x9, [sp, #8]
  18:	ldrb	w8, [sp, #7]
  1c:	and	w8, w8, #0x1
  20:	strb	w8, [x9, #40]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContext10addOptionsEm:

0000000000000000 <_ZN4llvm17LLVMDisasmContext10addOptionsEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x10, [x8, #128]
  18:	orr	x9, x10, x9
  1c:	str	x9, [x8, #128]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm13MCInstPrinter14setPrintImmHexEb:

0000000000000000 <_ZN4llvm13MCInstPrinter14setPrintImmHexEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w8, #0x1                   	// #1
   c:	and	w8, w1, w8
  10:	strb	w8, [sp, #7]
  14:	ldr	x9, [sp, #8]
  18:	ldrb	w8, [sp, #7]
  1c:	and	w8, w8, #0x1
  20:	strb	w8, [x9, #41]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext10getAsmInfoEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext10getAsmInfoEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x48
  18:	bl	0 <_ZNK4llvm17LLVMDisasmContext10getAsmInfoEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext12getInstrInfoEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext12getInstrInfoEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x60
  18:	bl	0 <_ZNK4llvm17LLVMDisasmContext12getInstrInfoEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext15getRegisterInfoEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext15getRegisterInfoEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x50
  18:	bl	0 <_ZNK4llvm17LLVMDisasmContext15getRegisterInfoEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext9getTargetEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext9getTargetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #64]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext13getTripleNameB5cxx11Ev:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext13getTripleNameB5cxx11Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x4                   	// #4
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x11b                 	// #283
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContext5setIPEPNS_13MCInstPrinterE:

0000000000000000 <_ZN4llvm17LLVMDisasmContext5setIPEPNS_13MCInstPrinterE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x78
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm17LLVMDisasmContext5setIPEPNS_13MCInstPrinterE>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13MCInstPrinter16setCommentStreamERNS_11raw_ostreamE:

0000000000000000 <_ZN4llvm13MCInstPrinter16setCommentStreamERNS_11raw_ostreamE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EOS5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EOS5_>
  38:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EOS5_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EOS5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EOS5_>
  38:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EOS5_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EOS5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EOS5_>
  38:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EOS5_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EOS5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EOS5_>
  38:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EOS5_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2EOS5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2EOS5_>
  38:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2EOS5_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2EOS5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2EOS5_>
  38:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2EOS5_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EOS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EOS4_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EOS4_>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EOS4_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EOS4_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj128EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm9MCAsmInfoEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm9MCAsmInfoEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm9MCAsmInfoEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm9MCAsmInfoEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2IS4_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2IS4_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2IRS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2IRS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2IS4_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm14MCRegisterInfoEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm14MCRegisterInfoEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm14MCRegisterInfoEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm14MCRegisterInfoEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2IS4_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2IS4_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2IRS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2IRS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2IS4_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm15MCSubtargetInfoEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm15MCSubtargetInfoEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm15MCSubtargetInfoEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm15MCSubtargetInfoEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2IS4_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2IS4_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2IRS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2IRS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2IS4_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm11MCInstrInfoEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm11MCInstrInfoEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm11MCInstrInfoEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm11MCInstrInfoEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2IS4_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2IS4_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2IRS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2IRS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2IS4_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm9MCContextEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm9MCContextEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm9MCContextEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm9MCContextEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS4_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS4_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EEC2IRS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EEC2IRS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC2IS4_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm14MCDisassemblerEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm14MCDisassemblerEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm14MCDisassemblerEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm14MCDisassemblerEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS4_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS4_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EEC2IRS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EEC2IRS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC2IS4_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm13MCInstPrinterEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm13MCInstPrinterEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm13MCInstPrinterEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13MCInstPrinterEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13MCInstPrinterEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm13MCInstPrinterEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm13MCInstPrinterEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC2IS3_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC2IS3_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC2IRS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC2IRS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC2IS3_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x80                  	// #128
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj128EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x20
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj128EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm5SMLocC2Ev:

0000000000000000 <_ZN4llvm5SMLocC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9MCOperandELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamC2Eb:

0000000000000000 <_ZN4llvm17raw_pwrite_streamC2Eb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm17raw_pwrite_streamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	mov	w9, #0x1                   	// #1
  20:	and	w9, w1, w9
  24:	sturb	w9, [x29, #-9]
  28:	ldur	x10, [x29, #-8]
  2c:	ldurb	w9, [x29, #-9]
  30:	mov	x0, x10
  34:	and	w1, w9, #0x1
  38:	str	x8, [sp, #8]
  3c:	str	x10, [sp]
  40:	bl	0 <_ZN4llvm17raw_pwrite_streamC2Eb>
  44:	ldr	x8, [sp, #8]
  48:	ldr	x10, [sp]
  4c:	str	x8, [x10]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm11raw_ostream13SetUnbufferedEv:

0000000000000000 <_ZN4llvm11raw_ostream13SetUnbufferedEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, xzr
  10:	mov	x1, x8
  14:	mov	w9, wzr
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x10, [x29, #-8]
  20:	mov	x0, x10
  24:	stur	x8, [x29, #-16]
  28:	str	x1, [sp, #24]
  2c:	str	w9, [sp, #20]
  30:	str	x10, [sp, #8]
  34:	bl	0 <_ZN4llvm11raw_ostream13SetUnbufferedEv>
  38:	ldr	x0, [sp, #8]
  3c:	ldr	x1, [sp, #24]
  40:	ldur	x2, [x29, #-16]
  44:	ldr	w3, [sp, #20]
  48:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC2Eb>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm11raw_ostreamE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	mov	w9, wzr
  14:	mov	w10, #0x1                   	// #1
  18:	mov	x11, xzr
  1c:	str	x0, [sp, #8]
  20:	and	w12, w1, w10
  24:	strb	w12, [sp, #7]
  28:	ldr	x13, [sp, #8]
  2c:	str	x8, [x13]
  30:	ldrb	w12, [sp, #7]
  34:	tst	w12, #0x1
  38:	csel	w9, w9, w10, ne  // ne = any
  3c:	str	w9, [x13, #32]
  40:	str	x11, [x13, #24]
  44:	str	x11, [x13, #16]
  48:	str	x11, [x13, #8]
  4c:	add	sp, sp, #0x10
  50:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #24]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	str	x8, [sp]
  24:	b.eq	30 <_ZN4llvm11raw_ostream5flushEv+0x30>  // b.none
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt4pairIjjEC2IiiLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjjEC2IiiLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIjjEC2IiiLb1EEEOT_OT0_>
  28:	ldr	w9, [x0]
  2c:	ldr	x8, [sp]
  30:	str	w9, [x8]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIjjEC2IiiLb1EEEOT_OT0_>
  3c:	ldr	w9, [x0]
  40:	ldr	x8, [sp]
  44:	str	w9, [x8, #4]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE:

0000000000000000 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x9, [sp]
  2c:	str	x8, [x9, #40]
  30:	ldr	x0, [x9, #40]
  34:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  38:	str	x0, [sp, #8]
  3c:	ldr	x8, [sp, #8]
  40:	cbz	x8, 54 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE+0x54>
  44:	ldr	x1, [sp, #8]
  48:	ldr	x0, [sp]
  4c:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  50:	b	5c <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE+0x5c>
  54:	ldr	x0, [sp]
  58:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  5c:	ldr	x8, [sp]
  60:	ldr	x0, [x8, #40]
  64:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  68:	mov	x8, xzr
  6c:	ldr	x9, [sp]
  70:	str	x8, [x9, #56]
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm21formatted_raw_ostream13releaseStreamEv:

0000000000000000 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #40]
  18:	str	x8, [sp, #8]
  1c:	cbnz	x9, 24 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv+0x24>
  20:	b	58 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv+0x58>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv>
  2c:	str	x0, [sp, #16]
  30:	ldr	x8, [sp, #16]
  34:	cbz	x8, 4c <_ZN4llvm21formatted_raw_ostream13releaseStreamEv+0x4c>
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x0, [x8, #40]
  40:	ldr	x1, [sp, #16]
  44:	bl	0 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv>
  48:	b	58 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv+0x58>
  4c:	ldr	x8, [sp, #8]
  50:	ldr	x0, [x8, #40]
  54:	bl	0 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZNK4llvm11raw_ostream13GetBufferSizeEv:

0000000000000000 <_ZNK4llvm11raw_ostream13GetBufferSizeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	ldr	w9, [x8, #32]
  18:	str	x8, [sp, #8]
  1c:	cbz	w9, 48 <_ZNK4llvm11raw_ostream13GetBufferSizeEv+0x48>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8, #8]
  28:	cbnz	x9, 48 <_ZNK4llvm11raw_ostream13GetBufferSizeEv+0x48>
  2c:	ldr	x8, [sp, #8]
  30:	ldr	x9, [x8]
  34:	ldr	x9, [x9, #80]
  38:	mov	x0, x8
  3c:	blr	x9
  40:	stur	x0, [x29, #-8]
  44:	b	5c <_ZNK4llvm11raw_ostream13GetBufferSizeEv+0x5c>
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [x8, #16]
  50:	ldr	x10, [x8, #8]
  54:	subs	x9, x9, x10
  58:	stur	x9, [x29, #-8]
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm11raw_ostream13SetBufferSizeEm:

0000000000000000 <_ZN4llvm11raw_ostream13SetBufferSizeEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w3, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	stur	w3, [x29, #-20]
  24:	str	x8, [sp, #16]
  28:	bl	0 <_ZN4llvm11raw_ostream13SetBufferSizeEm>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_Znam>
  34:	ldur	x2, [x29, #-16]
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #8]
  48:	ldur	w3, [x29, #-20]
  4c:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEi:

0000000000000000 <_ZN4llvm11raw_ostreamlsEi>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldrsw	x1, [sp, #4]
  1c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	strb	w1, [sp, #15]
  14:	ldr	x8, [sp, #16]
  18:	ldr	x9, [x8, #24]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp]
  28:	b.cc	40 <_ZN4llvm11raw_ostreamlsEc+0x40>  // b.lo, b.ul, b.last
  2c:	ldrb	w1, [sp, #15]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
  38:	stur	x0, [x29, #-8]
  3c:	b	5c <_ZN4llvm11raw_ostreamlsEc+0x5c>
  40:	ldrb	w8, [sp, #15]
  44:	ldr	x9, [sp]
  48:	ldr	x10, [x9, #24]
  4c:	add	x11, x10, #0x1
  50:	str	x11, [x9, #24]
  54:	strb	w8, [x10]
  58:	stur	x9, [x29, #-8]
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNK4llvm15MCSubtargetInfo13getSchedModelEv:

0000000000000000 <_ZNK4llvm15MCSubtargetInfo13getSchedModelEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #152]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm12MCSchedModel18hasInstrSchedModelEv:

0000000000000000 <_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #40]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm11MCInstrInfo3getEj:

0000000000000000 <_ZNK4llvm11MCInstrInfo3getEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	ldr	w10, [x8, #24]
  20:	mov	w11, #0x0                   	// #0
  24:	cmp	w9, w10
  28:	str	x8, [sp, #8]
  2c:	str	w11, [sp, #4]
  30:	b.cs	3c <_ZNK4llvm11MCInstrInfo3getEj+0x3c>  // b.hs, b.nlast
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZNK4llvm11MCInstrInfo3getEj+0x48>
  44:	b	4c <_ZNK4llvm11MCInstrInfo3getEj+0x4c>
  48:	b	6c <_ZNK4llvm11MCInstrInfo3getEj+0x6c>
  4c:	adrp	x0, 0 <_ZNK4llvm11MCInstrInfo3getEj>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZNK4llvm11MCInstrInfo3getEj>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0x2d                  	// #45
  60:	adrp	x3, 0 <_ZNK4llvm11MCInstrInfo3getEj>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldr	x9, [x8]
  74:	ldur	w10, [x29, #-12]
  78:	mov	w11, w10
  7c:	mov	x12, #0x40                  	// #64
  80:	mul	x11, x12, x11
  84:	add	x0, x9, x11
  88:	ldp	x29, x30, [sp, #32]
  8c:	add	sp, sp, #0x30
  90:	ret

Disassembly of section .text._ZNK4llvm6MCInst9getOpcodeEv:

0000000000000000 <_ZNK4llvm6MCInst9getOpcodeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11MCInstrDesc13getSchedClassEv:

0000000000000000 <_ZNK4llvm11MCInstrDesc13getSchedClassEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #6]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm12MCSchedModel17getSchedClassDescEj:

0000000000000000 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  24:	mov	w9, #0x0                   	// #0
  28:	str	w9, [sp, #4]
  2c:	tbnz	w0, #0, 34 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0x34>
  30:	b	3c <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0x48>
  44:	b	4c <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0x4c>
  48:	b	6c <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0x6c>
  4c:	adrp	x0, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0x15b                 	// #347
  60:	adrp	x3, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldur	w8, [x29, #-12]
  70:	ldr	x9, [sp, #8]
  74:	ldr	w10, [x9, #52]
  78:	mov	w11, #0x0                   	// #0
  7c:	cmp	w8, w10
  80:	str	w11, [sp]
  84:	b.cs	90 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0x90>  // b.hs, b.nlast
  88:	mov	w8, #0x1                   	// #1
  8c:	str	w8, [sp]
  90:	ldr	w8, [sp]
  94:	tbnz	w8, #0, 9c <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0x9c>
  98:	b	a0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0xa0>
  9c:	b	c0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0xc0>
  a0:	adrp	x0, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  a4:	add	x0, x0, #0x0
  a8:	adrp	x1, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  ac:	add	x1, x1, #0x0
  b0:	mov	w2, #0x15d                 	// #349
  b4:	adrp	x3, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  b8:	add	x3, x3, #0x0
  bc:	bl	0 <__assert_fail>
  c0:	ldr	x8, [sp, #8]
  c4:	ldr	x9, [x8, #40]
  c8:	ldur	w10, [x29, #-12]
  cc:	mov	w11, w10
  d0:	mov	x12, #0x18                  	// #24
  d4:	mul	x11, x12, x11
  d8:	add	x0, x9, x11
  dc:	ldp	x29, x30, [sp, #32]
  e0:	add	sp, sp, #0x30
  e4:	ret

Disassembly of section .text._ZNK4llvm16MCSchedClassDesc7isValidEv:

0000000000000000 <_ZNK4llvm16MCSchedClassDesc7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x3fff                	// #16383
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldrh	w10, [x9, #8]
  14:	and	w10, w10, w8
  18:	and	w10, w10, #0xffff
  1c:	cmp	w10, w8
  20:	cset	w8, ne  // ne = any
  24:	and	w0, w8, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm16MCSchedClassDesc9isVariantEv:

0000000000000000 <_ZNK4llvm16MCSchedClassDesc9isVariantEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x3ffe                	// #16382
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldrh	w10, [x9, #8]
  14:	and	w10, w10, #0x3fff
  18:	and	w10, w10, #0xffff
  1c:	cmp	w10, w8
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj:

0000000000000000 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	w2, [x29, #-20]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	w9, [x29, #-20]
  20:	ldur	x10, [x29, #-16]
  24:	ldrh	w11, [x10, #16]
  28:	mov	w12, #0x0                   	// #0
  2c:	cmp	w9, w11
  30:	str	x8, [sp, #16]
  34:	str	w12, [sp, #12]
  38:	b.cs	44 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj+0x44>  // b.hs, b.nlast
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj+0x50>
  4c:	b	54 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj+0x54>
  50:	b	74 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj+0x74>
  54:	adrp	x0, 0 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0xac                  	// #172
  68:	adrp	x3, 0 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldr	x8, [sp, #16]
  78:	ldr	x9, [x8, #136]
  7c:	ldur	x10, [x29, #-16]
  80:	ldrh	w11, [x10, #14]
  84:	ldur	w12, [x29, #-20]
  88:	add	w11, w11, w12
  8c:	mov	w10, w11
  90:	ubfx	x10, x10, #0, #32
  94:	mov	x13, #0x4                   	// #4
  98:	mul	x10, x13, x10
  9c:	add	x0, x9, x10
  a0:	ldp	x29, x30, [sp, #48]
  a4:	add	sp, sp, #0x40
  a8:	ret

Disassembly of section .text._ZSt3maxIsERKT_S2_S2_:

0000000000000000 <_ZSt3maxIsERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldrsh	w9, [x8]
  14:	ldr	x8, [sp, #8]
  18:	ldrsh	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.ge	30 <_ZSt3maxIsERKT_S2_S2_+0x30>  // b.tcont
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxIsERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext6getCPUEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext6getCPUEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	add	x1, x9, #0x88
  1c:	mov	x0, x8
  20:	bl	0 <_ZNK4llvm17LLVMDisasmContext6getCPUEv>
  24:	ldr	x0, [sp, #16]
  28:	ldr	x1, [sp, #24]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #8]
  10:	cmp	x8, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm6MCInst14getNumOperandsEv:

0000000000000000 <_ZNK4llvm6MCInst14getNumOperandsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZNK4llvm6MCInst14getNumOperandsEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3maxIiERKT_S2_S2_:

0000000000000000 <_ZSt3maxIiERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp, #8]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.ge	30 <_ZSt3maxIiERKT_S2_S2_+0x30>  // b.tcont
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxIiERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm18InstrItineraryData15getOperandCycleEjj:

0000000000000000 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	str	w2, [sp, #24]
  18:	ldur	x8, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj>
  28:	tbnz	w0, #0, 30 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj+0x30>
  2c:	b	3c <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj+0x3c>
  30:	mov	w8, #0xffffffff            	// #-1
  34:	stur	w8, [x29, #-4]
  38:	b	bc <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj+0xbc>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [x8, #96]
  44:	ldur	w10, [x29, #-20]
  48:	mov	w11, w10
  4c:	mov	x12, #0xa                   	// #10
  50:	mul	x11, x12, x11
  54:	add	x9, x9, x11
  58:	ldrh	w10, [x9, #6]
  5c:	str	w10, [sp, #20]
  60:	ldr	x9, [x8, #96]
  64:	ldur	w10, [x29, #-20]
  68:	mov	w11, w10
  6c:	mul	x11, x12, x11
  70:	add	x9, x9, x11
  74:	ldrh	w10, [x9, #8]
  78:	str	w10, [sp, #16]
  7c:	ldr	w10, [sp, #20]
  80:	ldr	w13, [sp, #24]
  84:	add	w10, w10, w13
  88:	ldr	w13, [sp, #16]
  8c:	cmp	w10, w13
  90:	b.cc	a0 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj+0xa0>  // b.lo, b.ul, b.last
  94:	mov	w8, #0xffffffff            	// #-1
  98:	stur	w8, [x29, #-4]
  9c:	b	bc <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj+0xbc>
  a0:	ldr	x8, [sp, #8]
  a4:	ldr	x9, [x8, #80]
  a8:	ldr	w10, [sp, #20]
  ac:	ldr	w11, [sp, #24]
  b0:	add	w10, w10, w11
  b4:	ldr	w10, [x9, w10, uxtw #2]
  b8:	stur	w10, [x29, #-4]
  bc:	ldur	w0, [x29, #-4]
  c0:	ldp	x29, x30, [sp, #48]
  c4:	add	sp, sp, #0x40
  c8:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm18InstrItineraryData7isEmptyEv:

0000000000000000 <_ZNK4llvm18InstrItineraryData7isEmptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #96]
  10:	cmp	x8, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11SmallStringILj128EE3strEv:

0000000000000000 <_ZNK4llvm11SmallStringILj128EE3strEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  38:	ldr	x8, [sp, #32]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNK4llvm9MCAsmInfo16getCommentStringEv:

0000000000000000 <_ZNK4llvm9MCAsmInfo16getCommentStringEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	q0, [x8, #48]
  10:	str	q0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldr	x1, [sp, #24]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm9MCAsmInfo16getCommentColumnEv:

0000000000000000 <_ZNK4llvm9MCAsmInfo16getCommentColumnEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x28                  	// #40
   8:	str	x0, [sp, #8]
   c:	mov	w0, w8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4findEcm:

0000000000000000 <_ZNK4llvm9StringRef4findEcm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	stur	x0, [x29, #-16]
  14:	sturb	w1, [x29, #-17]
  18:	str	x2, [sp, #32]
  1c:	ldur	x9, [x29, #-16]
  20:	add	x1, x9, #0x8
  24:	mov	x0, x8
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZNK4llvm9StringRef4findEcm>
  30:	ldr	x8, [x0]
  34:	str	x8, [sp, #24]
  38:	ldr	x8, [sp, #24]
  3c:	ldr	x9, [sp, #8]
  40:	ldr	x10, [x9, #8]
  44:	cmp	x8, x10
  48:	b.cs	94 <_ZNK4llvm9StringRef4findEcm+0x94>  // b.hs, b.nlast
  4c:	ldr	x8, [sp, #8]
  50:	ldr	x9, [x8]
  54:	ldr	x10, [sp, #24]
  58:	add	x0, x9, x10
  5c:	ldurb	w1, [x29, #-17]
  60:	ldr	x9, [x8, #8]
  64:	ldr	x10, [sp, #24]
  68:	subs	x2, x9, x10
  6c:	bl	0 <memchr>
  70:	str	x0, [sp, #16]
  74:	ldr	x8, [sp, #16]
  78:	cbz	x8, 94 <_ZNK4llvm9StringRef4findEcm+0x94>
  7c:	ldr	x8, [sp, #16]
  80:	ldr	x9, [sp, #8]
  84:	ldr	x10, [x9]
  88:	subs	x8, x8, x10
  8c:	stur	x8, [x29, #-8]
  90:	b	9c <_ZNK4llvm9StringRef4findEcm+0x9c>
  94:	mov	x8, #0xffffffffffffffff    	// #-1
  98:	stur	x8, [x29, #-8]
  9c:	ldur	x0, [x29, #-8]
  a0:	ldp	x29, x30, [sp, #64]
  a4:	add	sp, sp, #0x50
  a8:	ret

Disassembly of section .text._ZNK4llvm9StringRef6substrEmm:

0000000000000000 <_ZNK4llvm9StringRef6substrEmm>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x20
  14:	sub	x10, x29, #0x28
  18:	add	x11, sp, #0x30
  1c:	stur	x0, [x29, #-24]
  20:	stur	x1, [x29, #-32]
  24:	stur	x2, [x29, #-40]
  28:	ldur	x12, [x29, #-24]
  2c:	add	x1, x12, #0x8
  30:	mov	x0, x9
  34:	str	x8, [sp, #40]
  38:	str	x10, [sp, #32]
  3c:	str	x11, [sp, #24]
  40:	str	x12, [sp, #16]
  44:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  48:	ldr	x8, [x0]
  4c:	stur	x8, [x29, #-32]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [x8]
  58:	ldur	x10, [x29, #-32]
  5c:	add	x1, x9, x10
  60:	ldr	x9, [x8, #8]
  64:	ldur	x10, [x29, #-32]
  68:	subs	x9, x9, x10
  6c:	str	x9, [sp, #48]
  70:	ldr	x0, [sp, #32]
  74:	ldr	x9, [sp, #24]
  78:	str	x1, [sp, #8]
  7c:	mov	x1, x9
  80:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  84:	ldr	x2, [x0]
  88:	ldr	x0, [sp, #40]
  8c:	ldr	x1, [sp, #8]
  90:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  94:	ldur	x0, [x29, #-16]
  98:	ldur	x1, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #96]
  a0:	add	sp, sp, #0x70
  a4:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcE5clearEv:

0000000000000000 <_ZN4llvm15SmallVectorImplIcE5clearEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcE5clearEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcE5clearEv>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm15SmallVectorImplIcE5clearEv>
  44:	ldr	x8, [sp, #16]
  48:	str	wzr, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamD2Ev:

0000000000000000 <_ZN4llvm17raw_pwrite_streamD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  2c:	ldr	x1, [sp, #24]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  34:	ldur	x8, [x29, #-16]
  38:	cbz	x8, 60 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_+0x60>
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  44:	sub	x8, x29, #0x10
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  54:	ldr	x1, [x0]
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_:

0000000000000000 <_ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  34:	ldr	x8, [x0]
  38:	ldur	x9, [x29, #-8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #16]
  50:	str	x8, [x9]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm13MCInstPrinterEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm13MCInstPrinterEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm13MCInstPrinterEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm13MCInstPrinterEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm13MCInstPrinterEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm12MCSymbolizerEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm12MCSymbolizerEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm9MCAsmInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm9MCAsmInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm14MCRegisterInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm14MCRegisterInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14MCRegisterInfoD2Ev:

0000000000000000 <_ZN4llvm14MCRegisterInfoD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0xc0
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14MCRegisterInfoD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0xa0
  28:	bl	0 <_ZN4llvm14MCRegisterInfoD2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	mov	x2, #0x4                   	// #4
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x2, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev>
  30:	ldr	x8, [sp]
  34:	ldr	x0, [x8, #8]
  38:	ldr	w10, [x8, #24]
  3c:	mov	w9, w10
  40:	ldr	x11, [sp, #16]
  44:	mul	x1, x11, x9
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  20:	cbnz	w0, 28 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x28>
  24:	b	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xa8>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  2c:	stur	w0, [x29, #-12]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  34:	stur	w0, [x29, #-16]
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  40:	str	x0, [sp, #24]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  4c:	str	x0, [sp, #16]
  50:	ldr	x8, [sp, #24]
  54:	ldr	x9, [sp, #16]
  58:	cmp	x8, x9
  5c:	b.eq	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xa8>  // b.none
  60:	ldr	x0, [sp, #24]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  68:	sub	x1, x29, #0xc
  6c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  70:	tbnz	w0, #0, 90 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x90>
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  7c:	sub	x1, x29, #0x10
  80:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  84:	tbnz	w0, #0, 90 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x90>
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  90:	ldr	x0, [sp, #24]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  98:	ldr	x8, [sp, #24]
  9c:	add	x8, x8, #0x8
  a0:	str	x8, [sp, #24]
  a4:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x50>
  a8:	ldp	x29, x30, [sp, #48]
  ac:	add	sp, sp, #0x40
  b0:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x0, x29, #0x4
  10:	str	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>
  18:	ldr	x8, [sp, #16]
  1c:	str	w0, [sp, #12]
  20:	mov	x0, x8
  24:	ldr	w1, [sp, #12]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>
  2c:	ldur	w9, [x29, #-4]
  30:	mov	w0, w9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x0, x29, #0x4
  10:	str	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>
  18:	ldr	x8, [sp, #16]
  1c:	str	w0, [sp, #12]
  20:	mov	x0, x8
  24:	ldr	w1, [sp, #12]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>
  2c:	ldur	w9, [x29, #-4]
  30:	mov	w0, w9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x8                   	// #8
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x14
  10:	add	x9, sp, #0x18
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #16]
  24:	str	x9, [sp, #8]
  28:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  2c:	stur	w0, [x29, #-20]
  30:	ldur	x0, [x29, #-16]
  34:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  38:	str	w0, [sp, #24]
  3c:	ldr	x0, [sp, #16]
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  48:	and	w0, w0, #0x1
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x4
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm10MCRegisterC2Ej:

0000000000000000 <_ZN4llvm10MCRegisterC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv>:
   0:	mov	w0, #0xfffffffe            	// #-2
   4:	ret

Disassembly of section .text._ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	cset	w9, eq  // eq = none
  24:	and	w0, w9, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm10MCRegister2idEv:

0000000000000000 <_ZNK4llvm10MCRegister2idEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14DebugEpochBaseD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm15MCSubtargetInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm15MCSubtargetInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 28 <_ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_+0x28>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZdlPv>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm11MCInstrInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm11MCInstrInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm9MCContextEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm9MCContextEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIKN4llvm9MCContextEEclEPS2_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN4llvm9MCContextD1Ev>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm9MCContextEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm9MCContextEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm14MCDisassemblerEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm14MCDisassemblerEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIKN4llvm14MCDisassemblerEEclEPS2_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm14MCDisassemblerEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm14MCDisassemblerEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EPS2_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EPS2_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EPS2_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EPS2_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EPS2_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EPS2_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EPS2_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EPS2_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EEC2EPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EEC2EPS1_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EEC2EPS1_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm9MCContextESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm9MCContextESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm9MCContextESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9MCContextEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9MCContextEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm9MCContextEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm9MCContextEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIN4llvm9MCContextEEclEPS1_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN4llvm9MCContextD1Ev>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm9MCContextEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm9MCContextEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9MCContextEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9MCContextEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC2EPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC2EPS1_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC2EPS1_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm14MCDisassemblerEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm14MCDisassemblerEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm14MCDisassemblerEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm14MCDisassemblerEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm14MCDisassemblerEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm14MCDisassemblerEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm14MCDisassemblerEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm14MCDisassemblerEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm14MCDisassemblerEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EPS1_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EPS1_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EPS1_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EPS1_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm12MCSymbolizerEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm12MCSymbolizerEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm12MCSymbolizerEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm12MCSymbolizerEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2IS3_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2IS3_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC2IRS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC2IRS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC2IS3_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EPS1_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EPS1_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm9MCContextEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm9MCContextEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS0_IS2_EEEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS0_IS2_EEEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS0_IS2_EEEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS0_IS2_EEEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC2IS0_IS2_EEEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC2IS0_IS2_EEEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC2IS0_IS2_EEEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC2IS0_IS2_EEEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt14default_deleteIKN4llvm9MCContextEEC2IS1_vEERKS_IT_E:

0000000000000000 <_ZNSt14default_deleteIKN4llvm9MCContextEEC2IS1_vEERKS_IT_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm14MCDisassemblerEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm14MCDisassemblerEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS0_IS2_EEEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS0_IS2_EEEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS0_IS2_EEEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS0_IS2_EEEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC2IS0_IS2_EEEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC2IS0_IS2_EEEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC2IS0_IS2_EEEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC2IS0_IS2_EEEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt14default_deleteIKN4llvm14MCDisassemblerEEC2IS1_vEERKS_IT_E:

0000000000000000 <_ZNSt14default_deleteIKN4llvm14MCDisassemblerEEC2IS1_vEERKS_IT_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

MCDisassembler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm14MCDisassemblerD1Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZN4llvm14MCDisassemblerD1Ev>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	add	x0, x9, #0x18
  28:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

0000000000000038 <_ZN4llvm14MCDisassemblerD0Ev>:
  38:	sub	sp, sp, #0x10
  3c:	str	x0, [sp, #8]
  40:	brk	#0x1

0000000000000044 <_ZNK4llvm14MCDisassembler13onSymbolStartENS_9StringRefERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>:
  44:	sub	sp, sp, #0x40
  48:	mov	w8, #0x3                   	// #3
  4c:	str	x1, [sp, #48]
  50:	str	x2, [sp, #56]
  54:	str	x4, [sp, #32]
  58:	str	x5, [sp, #40]
  5c:	str	x0, [sp, #24]
  60:	str	x3, [sp, #16]
  64:	str	x6, [sp, #8]
  68:	str	x7, [sp]
  6c:	ldr	x9, [sp, #16]
  70:	str	xzr, [x9]
  74:	mov	w0, w8
  78:	add	sp, sp, #0x40
  7c:	ret

0000000000000080 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>:
  80:	sub	sp, sp, #0x60
  84:	stp	x29, x30, [sp, #80]
  88:	add	x29, sp, #0x50
  8c:	stur	x0, [x29, #-16]
  90:	stur	x1, [x29, #-24]
  94:	stur	x2, [x29, #-32]
  98:	str	x3, [sp, #40]
  9c:	and	w8, w4, #0x1
  a0:	strb	w8, [sp, #39]
  a4:	str	x5, [sp, #24]
  a8:	str	x6, [sp, #16]
  ac:	ldur	x9, [x29, #-16]
  b0:	add	x0, x9, #0x18
  b4:	str	x9, [sp, #8]
  b8:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
  bc:	tbnz	w0, #0, c4 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm+0x44>
  c0:	b	118 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm+0x98>
  c4:	ldr	x8, [sp, #8]
  c8:	add	x0, x8, #0x18
  cc:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
  d0:	ldur	x1, [x29, #-24]
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x2, [x8, #32]
  dc:	ldur	x3, [x29, #-32]
  e0:	ldr	x4, [sp, #40]
  e4:	ldrb	w9, [sp, #39]
  e8:	ldr	x6, [sp, #24]
  ec:	ldr	x7, [sp, #16]
  f0:	ldr	x10, [x0]
  f4:	ldr	x10, [x10, #16]
  f8:	mov	w11, #0x1                   	// #1
  fc:	and	w5, w9, #0x1
 100:	str	w11, [sp, #4]
 104:	blr	x10
 108:	ldr	w9, [sp, #4]
 10c:	and	w11, w0, w9
 110:	sturb	w11, [x29, #-1]
 114:	b	124 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm+0xa4>
 118:	mov	w8, wzr
 11c:	and	w8, w8, #0x1
 120:	sturb	w8, [x29, #-1]
 124:	ldurb	w8, [x29, #-1]
 128:	and	w0, w8, #0x1
 12c:	ldp	x29, x30, [sp, #80]
 130:	add	sp, sp, #0x60
 134:	ret

0000000000000138 <_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm>:
 138:	sub	sp, sp, #0x30
 13c:	stp	x29, x30, [sp, #32]
 140:	add	x29, sp, #0x20
 144:	stur	x0, [x29, #-8]
 148:	str	x1, [sp, #16]
 14c:	str	x2, [sp, #8]
 150:	ldur	x8, [x29, #-8]
 154:	add	x0, x8, #0x18
 158:	str	x8, [sp]
 15c:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
 160:	tbnz	w0, #0, 168 <_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm+0x30>
 164:	b	190 <_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm+0x58>
 168:	ldr	x8, [sp]
 16c:	add	x0, x8, #0x18
 170:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
 174:	ldr	x8, [sp]
 178:	ldr	x1, [x8, #32]
 17c:	ldr	x2, [sp, #16]
 180:	ldr	x3, [sp, #8]
 184:	ldr	x9, [x0]
 188:	ldr	x9, [x9, #24]
 18c:	blr	x9
 190:	ldp	x29, x30, [sp, #32]
 194:	add	sp, sp, #0x30
 198:	ret

000000000000019c <_ZN4llvm14MCDisassembler13setSymbolizerESt10unique_ptrINS_12MCSymbolizerESt14default_deleteIS2_EE>:
 19c:	sub	sp, sp, #0x30
 1a0:	stp	x29, x30, [sp, #32]
 1a4:	add	x29, sp, #0x20
 1a8:	stur	x0, [x29, #-8]
 1ac:	ldur	x8, [x29, #-8]
 1b0:	mov	x0, x1
 1b4:	str	x8, [sp, #16]
 1b8:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
 1bc:	ldr	x8, [sp, #16]
 1c0:	add	x9, x8, #0x18
 1c4:	str	x0, [sp, #8]
 1c8:	mov	x0, x9
 1cc:	ldr	x1, [sp, #8]
 1d0:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
 1d4:	ldp	x29, x30, [sp, #32]
 1d8:	add	sp, sp, #0x30
 1dc:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  44:	ldr	x8, [sp, #8]
  48:	mov	x0, x8
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  50:	ldr	x8, [sp, #8]
  54:	mov	x0, x8
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm12MCSymbolizerEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm12MCSymbolizerEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  2c:	ldr	x1, [sp, #24]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  34:	ldur	x8, [x29, #-16]
  38:	cbz	x8, 60 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_+0x60>
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  44:	sub	x8, x29, #0x10
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  54:	ldr	x1, [x0]
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm12MCSymbolizerEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm12MCSymbolizerEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_:

0000000000000000 <_ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  34:	ldr	x8, [x0]
  38:	ldur	x9, [x29, #-8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #16]
  50:	str	x8, [x9]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

MCExternalSymbolizer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>:
   0:	sub	sp, sp, #0x1b0
   4:	stp	x29, x30, [sp, #400]
   8:	str	x28, [sp, #416]
   c:	add	x29, sp, #0x190
  10:	mov	x8, #0x40                  	// #64
  14:	mov	w9, #0x1                   	// #1
  18:	mov	w10, wzr
  1c:	sub	x11, x29, #0x88
  20:	stur	x0, [x29, #-16]
  24:	stur	x1, [x29, #-24]
  28:	stur	x2, [x29, #-32]
  2c:	stur	x3, [x29, #-40]
  30:	stur	x4, [x29, #-48]
  34:	and	w9, w5, w9
  38:	sturb	w9, [x29, #-49]
  3c:	stur	x6, [x29, #-64]
  40:	stur	x7, [x29, #-72]
  44:	ldur	x12, [x29, #-16]
  48:	mov	x0, x11
  4c:	mov	w1, w10
  50:	mov	x2, x8
  54:	str	x12, [sp, #72]
  58:	bl	0 <memset>
  5c:	ldur	x8, [x29, #-40]
  60:	stur	x8, [x29, #-88]
  64:	ldr	x8, [sp, #72]
  68:	ldr	x11, [x8, #24]
  6c:	cbz	x11, 98 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x98>
  70:	ldr	x8, [sp, #72]
  74:	ldr	x9, [x8, #24]
  78:	ldr	x0, [x8, #40]
  7c:	ldur	x1, [x29, #-48]
  80:	ldur	x2, [x29, #-64]
  84:	ldur	x3, [x29, #-72]
  88:	mov	w4, #0x1                   	// #1
  8c:	sub	x5, x29, #0x88
  90:	blr	x9
  94:	cbnz	w0, 1d4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1d4>
  98:	sub	x0, x29, #0x88
  9c:	mov	w8, wzr
  a0:	mov	w1, w8
  a4:	mov	x2, #0x40                  	// #64
  a8:	bl	0 <memset>
  ac:	ldr	x9, [sp, #72]
  b0:	ldr	x10, [x9, #32]
  b4:	cbz	x10, cc <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xcc>
  b8:	ldur	x8, [x29, #-72]
  bc:	cmp	x8, #0x1
  c0:	b.ne	dc <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xdc>  // b.any
  c4:	ldurb	w8, [x29, #-49]
  c8:	tbnz	w8, #0, dc <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xdc>
  cc:	mov	w8, wzr
  d0:	and	w8, w8, #0x1
  d4:	sturb	w8, [x29, #-1]
  d8:	b	4b8 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4b8>
  dc:	ldurb	w8, [x29, #-49]
  e0:	tbnz	w8, #0, e8 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xe8>
  e4:	b	f4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xf4>
  e8:	mov	x8, #0x1                   	// #1
  ec:	stur	x8, [x29, #-144]
  f0:	b	f8 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xf8>
  f4:	stur	xzr, [x29, #-144]
  f8:	ldr	x8, [sp, #72]
  fc:	ldr	x9, [x8, #32]
 100:	ldr	x0, [x8, #40]
 104:	ldur	x1, [x29, #-40]
 108:	ldur	x3, [x29, #-48]
 10c:	sub	x2, x29, #0x90
 110:	sub	x4, x29, #0x98
 114:	blr	x9
 118:	stur	x0, [x29, #-160]
 11c:	ldur	x8, [x29, #-160]
 120:	cbz	x8, 154 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x154>
 124:	ldur	x8, [x29, #-160]
 128:	sub	x9, x29, #0x88
 12c:	str	x8, [x9, #8]
 130:	mov	x8, #0x1                   	// #1
 134:	stur	x8, [x29, #-136]
 138:	ldur	x8, [x29, #-144]
 13c:	cmp	x8, #0x9
 140:	b.ne	150 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x150>  // b.any
 144:	ldur	x0, [x29, #-32]
 148:	ldur	x1, [x29, #-152]
 14c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 150:	b	168 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x168>
 154:	ldurb	w8, [x29, #-49]
 158:	tbnz	w8, #0, 160 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x160>
 15c:	b	168 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x168>
 160:	ldur	x8, [x29, #-40]
 164:	stur	x8, [x29, #-88]
 168:	ldur	x8, [x29, #-144]
 16c:	cmp	x8, #0x1
 170:	b.ne	190 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x190>  // b.any
 174:	ldur	x0, [x29, #-32]
 178:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 17c:	add	x1, x1, #0x0
 180:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 184:	ldur	x1, [x29, #-152]
 188:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 18c:	b	1b4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1b4>
 190:	ldur	x8, [x29, #-144]
 194:	cmp	x8, #0x5
 198:	b.ne	1b4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1b4>  // b.any
 19c:	ldur	x0, [x29, #-32]
 1a0:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1a4:	add	x1, x1, #0x0
 1a8:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1ac:	ldur	x1, [x29, #-152]
 1b0:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1b4:	ldur	x8, [x29, #-160]
 1b8:	cbnz	x8, 1d4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1d4>
 1bc:	ldurb	w8, [x29, #-49]
 1c0:	tbnz	w8, #0, 1d4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1d4>
 1c4:	mov	w8, wzr
 1c8:	and	w8, w8, #0x1
 1cc:	sturb	w8, [x29, #-1]
 1d0:	b	4b8 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4b8>
 1d4:	mov	x8, xzr
 1d8:	stur	x8, [x29, #-168]
 1dc:	ldur	x8, [x29, #-136]
 1e0:	cbz	x8, 274 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x274>
 1e4:	sub	x8, x29, #0x88
 1e8:	ldr	x8, [x8, #8]
 1ec:	cbz	x8, 250 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x250>
 1f0:	sub	x8, x29, #0x88
 1f4:	ldr	x1, [x8, #8]
 1f8:	sub	x8, x29, #0xb8
 1fc:	mov	x0, x8
 200:	str	x8, [sp, #64]
 204:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 208:	ldr	x8, [sp, #72]
 20c:	ldr	x0, [x8, #8]
 210:	add	x9, sp, #0xb8
 214:	str	x0, [sp, #56]
 218:	mov	x0, x9
 21c:	ldr	x1, [sp, #64]
 220:	str	x9, [sp, #48]
 224:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 228:	ldr	x0, [sp, #56]
 22c:	ldr	x1, [sp, #48]
 230:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
 234:	stur	x0, [x29, #-192]
 238:	ldur	x0, [x29, #-192]
 23c:	ldr	x8, [sp, #72]
 240:	ldr	x1, [x8, #8]
 244:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 248:	stur	x0, [x29, #-168]
 24c:	b	274 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x274>
 250:	ldur	x8, [x29, #-120]
 254:	lsl	x8, x8, #32
 258:	asr	x0, x8, #32
 25c:	ldr	x8, [sp, #72]
 260:	ldr	x1, [x8, #8]
 264:	mov	w9, wzr
 268:	and	w2, w9, #0x1
 26c:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 270:	stur	x0, [x29, #-168]
 274:	mov	x8, xzr
 278:	str	x8, [sp, #176]
 27c:	ldur	x8, [x29, #-112]
 280:	cbz	x8, 314 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x314>
 284:	sub	x8, x29, #0x88
 288:	ldr	x8, [x8, #32]
 28c:	cbz	x8, 2f0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2f0>
 290:	sub	x8, x29, #0x88
 294:	ldr	x1, [x8, #32]
 298:	add	x8, sp, #0xa0
 29c:	mov	x0, x8
 2a0:	str	x8, [sp, #40]
 2a4:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2a8:	ldr	x8, [sp, #72]
 2ac:	ldr	x0, [x8, #8]
 2b0:	add	x9, sp, #0x80
 2b4:	str	x0, [sp, #32]
 2b8:	mov	x0, x9
 2bc:	ldr	x1, [sp, #40]
 2c0:	str	x9, [sp, #24]
 2c4:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2c8:	ldr	x0, [sp, #32]
 2cc:	ldr	x1, [sp, #24]
 2d0:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
 2d4:	str	x0, [sp, #152]
 2d8:	ldr	x0, [sp, #152]
 2dc:	ldr	x8, [sp, #72]
 2e0:	ldr	x1, [x8, #8]
 2e4:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2e8:	str	x0, [sp, #176]
 2ec:	b	314 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x314>
 2f0:	ldur	x8, [x29, #-96]
 2f4:	lsl	x8, x8, #32
 2f8:	asr	x0, x8, #32
 2fc:	ldr	x8, [sp, #72]
 300:	ldr	x1, [x8, #8]
 304:	mov	w9, wzr
 308:	and	w2, w9, #0x1
 30c:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 310:	str	x0, [sp, #176]
 314:	mov	x8, xzr
 318:	str	x8, [sp, #120]
 31c:	ldur	x8, [x29, #-88]
 320:	cbz	x8, 340 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x340>
 324:	ldur	x0, [x29, #-88]
 328:	ldr	x8, [sp, #72]
 32c:	ldr	x1, [x8, #8]
 330:	mov	w9, wzr
 334:	and	w2, w9, #0x1
 338:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 33c:	str	x0, [sp, #120]
 340:	ldr	x8, [sp, #176]
 344:	cbz	x8, 3d4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3d4>
 348:	ldur	x8, [x29, #-168]
 34c:	cbz	x8, 36c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x36c>
 350:	ldur	x0, [x29, #-168]
 354:	ldr	x1, [sp, #176]
 358:	ldr	x8, [sp, #72]
 35c:	ldr	x2, [x8, #8]
 360:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 364:	str	x0, [sp, #104]
 368:	b	3a4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3a4>
 36c:	ldr	x0, [sp, #176]
 370:	ldr	x8, [sp, #72]
 374:	ldr	x1, [x8, #8]
 378:	add	x9, sp, #0x60
 37c:	str	xzr, [sp, #96]
 380:	str	x0, [sp, #16]
 384:	mov	x0, x9
 388:	str	x1, [sp, #8]
 38c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 390:	ldr	x2, [sp, #96]
 394:	ldr	x0, [sp, #16]
 398:	ldr	x1, [sp, #8]
 39c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3a0:	str	x0, [sp, #104]
 3a4:	ldr	x8, [sp, #120]
 3a8:	cbz	x8, 3c8 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3c8>
 3ac:	ldr	x0, [sp, #104]
 3b0:	ldr	x1, [sp, #120]
 3b4:	ldr	x8, [sp, #72]
 3b8:	ldr	x2, [x8, #8]
 3bc:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3c0:	str	x0, [sp, #112]
 3c4:	b	3d0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3d0>
 3c8:	ldr	x8, [sp, #104]
 3cc:	str	x8, [sp, #112]
 3d0:	b	440 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x440>
 3d4:	ldur	x8, [x29, #-168]
 3d8:	cbz	x8, 40c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x40c>
 3dc:	ldr	x8, [sp, #120]
 3e0:	cbz	x8, 400 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x400>
 3e4:	ldur	x0, [x29, #-168]
 3e8:	ldr	x1, [sp, #120]
 3ec:	ldr	x8, [sp, #72]
 3f0:	ldr	x2, [x8, #8]
 3f4:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3f8:	str	x0, [sp, #112]
 3fc:	b	408 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x408>
 400:	ldur	x8, [x29, #-168]
 404:	str	x8, [sp, #112]
 408:	b	440 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x440>
 40c:	ldr	x8, [sp, #120]
 410:	cbz	x8, 420 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x420>
 414:	ldr	x8, [sp, #120]
 418:	str	x8, [sp, #112]
 41c:	b	440 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x440>
 420:	ldr	x8, [sp, #72]
 424:	ldr	x1, [x8, #8]
 428:	mov	x9, xzr
 42c:	mov	x0, x9
 430:	mov	w10, wzr
 434:	and	w2, w10, #0x1
 438:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 43c:	str	x0, [sp, #112]
 440:	ldr	x8, [sp, #72]
 444:	add	x0, x8, #0x10
 448:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 44c:	ldr	x1, [sp, #112]
 450:	ldur	x8, [x29, #-80]
 454:	ldr	x9, [x0]
 458:	ldr	x9, [x9, #16]
 45c:	mov	w2, w8
 460:	blr	x9
 464:	str	x0, [sp, #112]
 468:	ldr	x9, [sp, #112]
 46c:	cbnz	x9, 480 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x480>
 470:	mov	w8, wzr
 474:	and	w8, w8, #0x1
 478:	sturb	w8, [x29, #-1]
 47c:	b	4b8 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4b8>
 480:	ldur	x0, [x29, #-24]
 484:	ldr	x8, [sp, #112]
 488:	str	x0, [sp]
 48c:	mov	x0, x8
 490:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 494:	add	x8, sp, #0x50
 498:	str	x0, [sp, #80]
 49c:	str	x1, [sp, #88]
 4a0:	ldr	x0, [sp]
 4a4:	mov	x1, x8
 4a8:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 4ac:	mov	w9, #0x1                   	// #1
 4b0:	and	w9, w9, #0x1
 4b4:	sturb	w9, [x29, #-1]
 4b8:	ldurb	w8, [x29, #-1]
 4bc:	and	w0, w8, #0x1
 4c0:	ldr	x28, [sp, #416]
 4c4:	ldp	x29, x30, [sp, #400]
 4c8:	add	sp, sp, #0x1b0
 4cc:	ret

00000000000004d0 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm>:
 4d0:	sub	sp, sp, #0x60
 4d4:	stp	x29, x30, [sp, #80]
 4d8:	add	x29, sp, #0x50
 4dc:	stur	x0, [x29, #-8]
 4e0:	stur	x1, [x29, #-16]
 4e4:	stur	x2, [x29, #-24]
 4e8:	stur	x3, [x29, #-32]
 4ec:	ldur	x8, [x29, #-8]
 4f0:	ldr	x9, [x8, #32]
 4f4:	str	x8, [sp, #8]
 4f8:	cbz	x9, 680 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1b0>
 4fc:	add	x2, sp, #0x28
 500:	mov	x8, #0x2                   	// #2
 504:	str	x8, [sp, #40]
 508:	ldr	x8, [sp, #8]
 50c:	ldr	x9, [x8, #32]
 510:	ldr	x0, [x8, #40]
 514:	ldur	x1, [x29, #-24]
 518:	ldur	x3, [x29, #-32]
 51c:	add	x4, sp, #0x20
 520:	blr	x9
 524:	ldr	x8, [sp, #40]
 528:	cmp	x8, #0x2
 52c:	b.ne	54c <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x7c>  // b.any
 530:	ldur	x0, [x29, #-16]
 534:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 538:	add	x1, x1, #0x0
 53c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 540:	ldr	x1, [sp, #32]
 544:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 548:	b	680 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1b0>
 54c:	ldr	x8, [sp, #40]
 550:	cmp	x8, #0x3
 554:	b.ne	5b0 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0xe0>  // b.any
 558:	ldur	x0, [x29, #-16]
 55c:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 560:	add	x1, x1, #0x0
 564:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 568:	ldur	x8, [x29, #-16]
 56c:	ldr	x1, [sp, #32]
 570:	add	x9, sp, #0x10
 574:	mov	x0, x9
 578:	str	x8, [sp]
 57c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 580:	ldr	x1, [sp, #16]
 584:	ldr	x2, [sp, #24]
 588:	ldr	x0, [sp]
 58c:	mov	w10, wzr
 590:	and	w3, w10, #0x1
 594:	bl	0 <_ZN4llvm11raw_ostream13write_escapedENS_9StringRefEb>
 598:	ldur	x8, [x29, #-16]
 59c:	mov	x0, x8
 5a0:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5a4:	add	x1, x1, #0x0
 5a8:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5ac:	b	680 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1b0>
 5b0:	ldr	x8, [sp, #40]
 5b4:	cmp	x8, #0x4
 5b8:	b.ne	5e4 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x114>  // b.any
 5bc:	ldur	x0, [x29, #-16]
 5c0:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5c4:	add	x1, x1, #0x0
 5c8:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5cc:	ldr	x1, [sp, #32]
 5d0:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5d4:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5d8:	add	x1, x1, #0x0
 5dc:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5e0:	b	680 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1b0>
 5e4:	ldr	x8, [sp, #40]
 5e8:	cmp	x8, #0x5
 5ec:	b.ne	60c <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x13c>  // b.any
 5f0:	ldur	x0, [x29, #-16]
 5f4:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5f8:	add	x1, x1, #0x0
 5fc:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 600:	ldr	x1, [sp, #32]
 604:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 608:	b	680 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1b0>
 60c:	ldr	x8, [sp, #40]
 610:	cmp	x8, #0x6
 614:	b.ne	634 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x164>  // b.any
 618:	ldur	x0, [x29, #-16]
 61c:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 620:	add	x1, x1, #0x0
 624:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 628:	ldr	x1, [sp, #32]
 62c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 630:	b	680 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1b0>
 634:	ldr	x8, [sp, #40]
 638:	cmp	x8, #0x7
 63c:	b.ne	65c <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x18c>  // b.any
 640:	ldur	x0, [x29, #-16]
 644:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 648:	add	x1, x1, #0x0
 64c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 650:	ldr	x1, [sp, #32]
 654:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 658:	b	680 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1b0>
 65c:	ldr	x8, [sp, #40]
 660:	cmp	x8, #0x8
 664:	b.ne	680 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1b0>  // b.any
 668:	ldur	x0, [x29, #-16]
 66c:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 670:	add	x1, x1, #0x0
 674:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 678:	ldr	x1, [sp, #32]
 67c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 680:	ldp	x29, x30, [sp, #80]
 684:	add	sp, sp, #0x60
 688:	ret

000000000000068c <_ZN4llvm18createMCSymbolizerERKNS_6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE>:
 68c:	sub	sp, sp, #0x70
 690:	stp	x29, x30, [sp, #96]
 694:	add	x29, sp, #0x60
 698:	stur	x0, [x29, #-8]
 69c:	stur	x1, [x29, #-16]
 6a0:	stur	x2, [x29, #-24]
 6a4:	stur	x3, [x29, #-32]
 6a8:	stur	x4, [x29, #-40]
 6ac:	str	x5, [sp, #48]
 6b0:	ldur	x8, [x29, #-40]
 6b4:	mov	w9, #0x0                   	// #0
 6b8:	str	w9, [sp, #36]
 6bc:	cbz	x8, 6c8 <_ZN4llvm18createMCSymbolizerERKNS_6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE+0x3c>
 6c0:	mov	w8, #0x1                   	// #1
 6c4:	str	w8, [sp, #36]
 6c8:	ldr	w8, [sp, #36]
 6cc:	tbnz	w8, #0, 6d4 <_ZN4llvm18createMCSymbolizerERKNS_6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE+0x48>
 6d0:	b	6d8 <_ZN4llvm18createMCSymbolizerERKNS_6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE+0x4c>
 6d4:	b	6f8 <_ZN4llvm18createMCSymbolizerERKNS_6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE+0x6c>
 6d8:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 6dc:	add	x0, x0, #0x0
 6e0:	adrp	x1, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 6e4:	add	x1, x1, #0x0
 6e8:	mov	w2, #0xc2                  	// #194
 6ec:	adrp	x3, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 6f0:	add	x3, x3, #0x0
 6f4:	bl	0 <__assert_fail>
 6f8:	mov	x0, #0x30                  	// #48
 6fc:	bl	0 <_Znwm>
 700:	ldur	x1, [x29, #-40]
 704:	ldr	x8, [sp, #48]
 708:	str	x0, [sp, #24]
 70c:	mov	x0, x8
 710:	str	x1, [sp, #16]
 714:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 718:	add	x8, sp, #0x28
 71c:	str	x0, [sp, #8]
 720:	mov	x0, x8
 724:	ldr	x1, [sp, #8]
 728:	str	x8, [sp]
 72c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 730:	ldur	x3, [x29, #-16]
 734:	ldur	x4, [x29, #-24]
 738:	ldur	x5, [x29, #-32]
 73c:	ldr	x0, [sp, #24]
 740:	ldr	x1, [sp, #16]
 744:	ldr	x2, [sp]
 748:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 74c:	ldr	x0, [sp]
 750:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 754:	ldr	x0, [sp, #24]
 758:	ldp	x29, x30, [sp, #96]
 75c:	add	sp, sp, #0x70
 760:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE:

0000000000000000 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x2, [x29, #-16]
  20:	str	xzr, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x2, [sp, #8]
  30:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>
  34:	ldr	x3, [sp, #24]
  38:	ldr	x0, [sp, #16]
  3c:	mov	w9, wzr
  40:	mov	w1, w9
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE:

0000000000000000 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x11                  	// #17
  10:	add	x9, sp, #0x20
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	ldur	x1, [x29, #-8]
  24:	ldur	x2, [x29, #-16]
  28:	ldur	x3, [x29, #-24]
  2c:	str	xzr, [sp, #32]
  30:	mov	x0, x9
  34:	str	w8, [sp, #28]
  38:	str	x1, [sp, #16]
  3c:	str	x2, [sp, #8]
  40:	str	x3, [sp]
  44:	bl	0 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>
  48:	ldr	x4, [sp, #32]
  4c:	ldr	w0, [sp, #28]
  50:	ldr	x1, [sp, #16]
  54:	ldr	x2, [sp, #8]
  58:	ldr	x3, [sp]
  5c:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZN4llvm11MCUnaryExpr11createMinusEPKNS_6MCExprERNS_9MCContextENS_5SMLocE:

0000000000000000 <_ZN4llvm11MCUnaryExpr11createMinusEPKNS_6MCExprERNS_9MCContextENS_5SMLocE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	ldur	x9, [x29, #-8]
  28:	str	x9, [sp]
  2c:	ldr	x3, [sp]
  30:	mov	w0, w8
  34:	bl	0 <_ZN4llvm11MCUnaryExpr6createENS0_6OpcodeEPKNS_6MCExprERNS_9MCContextENS_5SMLocE>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm5SMLocC2Ev:

0000000000000000 <_ZN4llvm5SMLocC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE:

0000000000000000 <_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, wzr
  10:	add	x9, sp, #0x20
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	ldur	x1, [x29, #-8]
  24:	ldur	x2, [x29, #-16]
  28:	ldur	x3, [x29, #-24]
  2c:	str	xzr, [sp, #32]
  30:	mov	x0, x9
  34:	str	w8, [sp, #28]
  38:	str	x1, [sp, #16]
  3c:	str	x2, [sp, #8]
  40:	str	x3, [sp]
  44:	bl	0 <_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE>
  48:	ldr	x4, [sp, #32]
  4c:	ldr	w0, [sp, #28]
  50:	ldr	x1, [sp, #16]
  54:	ldr	x2, [sp, #8]
  58:	ldr	x3, [sp]
  5c:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm6MCInst10addOperandERKNS_9MCOperandE:

0000000000000000 <_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x10
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm9MCOperand10createExprEPKNS_6MCExprE:

0000000000000000 <_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x4                   	// #4
  10:	sub	x9, x29, #0x10
  14:	str	x0, [sp, #24]
  18:	mov	x0, x9
  1c:	str	w8, [sp, #20]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE>
  28:	ldr	w8, [sp, #20]
  2c:	sturb	w8, [x29, #-16]
  30:	ldr	x9, [sp, #24]
  34:	ldr	x10, [sp, #8]
  38:	str	x9, [x10, #8]
  3c:	ldur	x0, [x29, #-16]
  40:	ldur	x1, [x29, #-8]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_:

0000000000000000 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	adrp	x8, 0 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	add	x9, sp, #0x30
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	stur	x3, [x29, #-24]
  28:	stur	x4, [x29, #-32]
  2c:	stur	x5, [x29, #-40]
  30:	ldur	x10, [x29, #-8]
  34:	ldur	x1, [x29, #-16]
  38:	mov	x0, x2
  3c:	str	x8, [sp, #40]
  40:	str	x9, [sp, #32]
  44:	str	x10, [sp, #24]
  48:	str	x1, [sp, #16]
  4c:	bl	0 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  50:	ldr	x8, [sp, #32]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  64:	ldr	x0, [sp, #24]
  68:	ldr	x1, [sp, #16]
  6c:	ldr	x2, [sp, #32]
  70:	bl	0 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  7c:	ldr	x8, [sp, #40]
  80:	ldr	x9, [sp, #24]
  84:	str	x8, [x9]
  88:	ldur	x10, [x29, #-24]
  8c:	str	x10, [x9, #24]
  90:	ldur	x10, [x29, #-32]
  94:	str	x10, [x9, #32]
  98:	ldur	x10, [x29, #-40]
  9c:	str	x10, [x9, #40]
  a0:	ldp	x29, x30, [sp, #96]
  a4:	add	sp, sp, #0x70
  a8:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm20MCExternalSymbolizerD2Ev:

0000000000000000 <_ZN4llvm20MCExternalSymbolizerD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12MCSymbolizerD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm20MCExternalSymbolizerD0Ev:

0000000000000000 <_ZN4llvm20MCExternalSymbolizerD0Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm20MCExternalSymbolizerD0Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZdlPv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	q0, [x8]
  60:	str	q0, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9MCOperandC2Ev:

0000000000000000 <_ZN4llvm9MCOperandC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	fmov	d0, xzr
   c:	str	x0, [sp, #8]
  10:	ldr	x9, [sp, #8]
  14:	strb	w8, [x9]
  18:	str	d0, [x9, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12MCSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE:

0000000000000000 <_ZN4llvm12MCSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm12MCSymbolizerE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	str	x8, [x9]
  28:	ldr	x8, [sp, #16]
  2c:	str	x8, [x9, #8]
  30:	add	x0, x9, #0x10
  34:	str	x0, [sp, #8]
  38:	mov	x0, x2
  3c:	bl	0 <_ZN4llvm12MCSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE>
  40:	ldr	x8, [sp, #8]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp]
  50:	bl	0 <_ZN4llvm12MCSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE>
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm16MCRelocationInfoEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm16MCRelocationInfoEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm16MCRelocationInfoEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm16MCRelocationInfoEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2IS3_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2IS3_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2IRS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2IRS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2IS3_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

MCRelocationInfo.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm16MCRelocationInfoC1ERNS_9MCContextE>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZN4llvm16MCRelocationInfoC1ERNS_9MCContextE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x9, [sp, #8]
  1c:	str	x8, [x9]
  20:	ldr	x8, [sp]
  24:	str	x8, [x9, #8]
  28:	add	sp, sp, #0x10
  2c:	ret

0000000000000030 <_ZN4llvm16MCRelocationInfoD1Ev>:
  30:	sub	sp, sp, #0x10
  34:	str	x0, [sp, #8]
  38:	add	sp, sp, #0x10
  3c:	ret

0000000000000040 <_ZN4llvm16MCRelocationInfoD0Ev>:
  40:	sub	sp, sp, #0x20
  44:	stp	x29, x30, [sp, #16]
  48:	add	x29, sp, #0x10
  4c:	adrp	x8, 30 <_ZN4llvm16MCRelocationInfoD1Ev>
  50:	ldr	x8, [x8]
  54:	str	x0, [sp, #8]
  58:	ldr	x9, [sp, #8]
  5c:	mov	x0, x9
  60:	str	x9, [sp]
  64:	blr	x8
  68:	ldr	x0, [sp]
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x20
  78:	ret

000000000000007c <_ZN4llvm16MCRelocationInfo28createExprForCAPIVariantKindEPKNS_6MCExprEj>:
  7c:	sub	sp, sp, #0x20
  80:	str	x0, [sp, #16]
  84:	str	x1, [sp, #8]
  88:	str	w2, [sp, #4]
  8c:	ldr	w8, [sp, #4]
  90:	cbz	w8, a0 <_ZN4llvm16MCRelocationInfo28createExprForCAPIVariantKindEPKNS_6MCExprEj+0x24>
  94:	mov	x8, xzr
  98:	str	x8, [sp, #24]
  9c:	b	a8 <_ZN4llvm16MCRelocationInfo28createExprForCAPIVariantKindEPKNS_6MCExprEj+0x2c>
  a0:	ldr	x8, [sp, #8]
  a4:	str	x8, [sp, #24]
  a8:	ldr	x0, [sp, #24]
  ac:	add	sp, sp, #0x20
  b0:	ret

00000000000000b4 <_ZN4llvm22createMCRelocationInfoERKNS_6TripleERNS_9MCContextE>:
  b4:	sub	sp, sp, #0x30
  b8:	stp	x29, x30, [sp, #32]
  bc:	add	x29, sp, #0x20
  c0:	mov	x8, #0x10                  	// #16
  c4:	adrp	x9, 0 <_ZN4llvm16MCRelocationInfoC1ERNS_9MCContextE>
  c8:	ldr	x9, [x9]
  cc:	stur	x0, [x29, #-8]
  d0:	str	x1, [sp, #16]
  d4:	mov	x0, x8
  d8:	str	x9, [sp, #8]
  dc:	bl	0 <_Znwm>
  e0:	ldr	x1, [sp, #16]
  e4:	str	x0, [sp]
  e8:	ldr	x8, [sp, #8]
  ec:	blr	x8
  f0:	ldr	x0, [sp]
  f4:	ldp	x29, x30, [sp, #32]
  f8:	add	sp, sp, #0x30
  fc:	ret

MCSymbolizer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm12MCSymbolizerD1Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZN4llvm12MCSymbolizerD1Ev>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	add	x0, x9, #0x10
  28:	bl	0 <_ZN4llvm12MCSymbolizerD1Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

0000000000000038 <_ZN4llvm12MCSymbolizerD0Ev>:
  38:	sub	sp, sp, #0x10
  3c:	str	x0, [sp, #8]
  40:	brk	#0x1

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret
