
---------- Begin Simulation Statistics ----------
final_tick                                21160774500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94474                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680120                       # Number of bytes of host memory used
host_op_rate                                   137794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   105.85                       # Real time elapsed on the host
host_tick_rate                              199913506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      14585430                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021161                       # Number of seconds simulated
sim_ticks                                 21160774500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.551496                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  610399                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               613149                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               934                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            609624                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             113                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               99                       # Number of indirect misses.
system.cpu.branchPred.lookups                  616629                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2315                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      14585430                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.232155                       # CPI: cycles per instruction
system.cpu.discardedOps                          2624                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4860519                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2082510                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166907                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        25266082                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.236286                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         42321549                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7758693     53.19%     53.19% # Class of committed instruction
system.cpu.op_class_0::IntMult                      6      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                2080034     14.26%     67.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4746679     32.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14585430                       # Class of committed instruction
system.cpu.tickCycles                        17055467                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        273035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           65                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       144219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       289179                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            229                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                437                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128015                       # Transaction distribution
system.membus.trans_dist::CleanEvict              196                       # Transaction distribution
system.membus.trans_dist::ReadExReq            144387                       # Transaction distribution
system.membus.trans_dist::ReadExResp           144387                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           437                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       417859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 417859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34923392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34923392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            144824                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  144824    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              144824                       # Request fanout histogram
system.membus.respLayer1.occupancy         1342353000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1297532000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               561                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       271924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          151                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           380                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          181                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       433228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                434139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     36926592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               36994560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          128440                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16385920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           273400                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001075                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032775                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 273106     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    294      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             273400                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          432709500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         361457984                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            950499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   59                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   60                       # number of demand (read+write) hits
system.l2.demand_hits::total                      119                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  59                       # number of overall hits
system.l2.overall_hits::.cpu.data                  60                       # number of overall hits
system.l2.overall_hits::total                     119                       # number of overall hits
system.l2.demand_misses::.cpu.inst                321                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             144520                       # number of demand (read+write) misses
system.l2.demand_misses::total                 144841                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               321                       # number of overall misses
system.l2.overall_misses::.cpu.data            144520                       # number of overall misses
system.l2.overall_misses::total                144841                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26744500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13061898000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13088642500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26744500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13061898000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13088642500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           144580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144960                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          144580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144960                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.844737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999179                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.844737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999179                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83316.199377                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90381.248270                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90365.590544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83316.199377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90381.248270                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90365.590544                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128015                       # number of writebacks
system.l2.writebacks::total                    128015                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        144504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            144824                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       144504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           144824                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23470500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11615677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11639147500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23470500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11615677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11639147500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.842105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999062                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.842105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999062                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73345.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80383.082821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80367.532315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73345.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80383.082821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80367.532315                       # average overall mshr miss latency
system.l2.replacements                         128440                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       143909                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           143909                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       143909                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       143909                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          140                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          144387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              144387                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13050893500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13050893500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        144399                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            144399                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90388.286342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90388.286342                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       144387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         144387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11607023500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11607023500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80388.286342                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80388.286342                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26744500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26744500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.844737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.844737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83316.199377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83316.199377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23470500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23470500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.842105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73345.312500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73345.312500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11004500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11004500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          181                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           181                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.734807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.734807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82740.601504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82740.601504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8653500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8653500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.646409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.646409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73961.538462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73961.538462                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13641.819177                       # Cycle average of tags in use
system.l2.tags.total_refs                      289097                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    144824                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.996195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        64.340049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13577.479128                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.828704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.832631                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8583                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2457736                       # Number of tag accesses
system.l2.tags.data_accesses                  2457736                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          40960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18496512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18537472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        40960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16385920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16385920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          144504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              144824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       128015                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             128015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1935657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         874094282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             876029939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1935657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1935657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      774353510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            774353510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      774353510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1935657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        874094282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1650383449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    289008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000494971500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15999                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15999                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              551484                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             240625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      144824                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128015                       # Number of write requests accepted
system.mem_ctrls.readBursts                    289648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256030                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15955                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5294324000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1448240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10725224000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18278.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37028.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   266805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  237741                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                289648                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256030                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  144345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    849.663495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   733.793507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.670029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          125      0.30%      0.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4847     11.79%     12.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          874      2.13%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1076      2.62%     16.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          789      1.92%     18.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          942      2.29%     21.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2232      5.43%     26.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1967      4.79%     31.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        28247     68.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41099                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.103256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.073099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    228.265491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15997     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.053028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15993     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15999                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18537472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16383936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18537472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16385920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       876.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       774.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    876.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    774.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21160758000                       # Total gap between requests
system.mem_ctrls.avgGap                      77557.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        40960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18496512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16383936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1935656.939210802549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 874094282.324118137360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 774259751.220353484154                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       289008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       256030                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19090000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10706134000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 410582066500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29828.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37044.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1603648.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147141120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78199770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1037556240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          670138380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1669976880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4845870960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4045004160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12493887510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.426759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10362258250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    706420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10092096250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            146320020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             77770935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1030530480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          666176400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1669976880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4838764770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4050988320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12480527805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.795416                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10377321500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    706420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10077033000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     21160774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1993819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1993819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1993819                       # number of overall hits
system.cpu.icache.overall_hits::total         1993819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          380                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          380                       # number of overall misses
system.cpu.icache.overall_misses::total           380                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28419000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28419000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28419000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28419000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1994199                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1994199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1994199                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1994199                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74786.842105                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74786.842105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74786.842105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74786.842105                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          151                       # number of writebacks
system.cpu.icache.writebacks::total               151                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          380                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          380                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28039000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28039000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28039000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28039000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73786.842105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73786.842105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73786.842105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73786.842105                       # average overall mshr miss latency
system.cpu.icache.replacements                    151                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1993819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1993819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          380                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           380                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1994199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1994199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74786.842105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74786.842105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28039000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28039000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73786.842105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73786.842105                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           226.609255                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1994199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5247.892105                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   226.609255                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.885192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.885192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3988778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3988778                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6500137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6500137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6500176                       # number of overall hits
system.cpu.dcache.overall_hits::total         6500176                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       287717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         287717                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       287741                       # number of overall misses
system.cpu.dcache.overall_misses::total        287741                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26932008500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26932008500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26932008500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26932008500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6787854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6787854                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6787917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6787917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042390                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042390                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93605.899200                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93605.899200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93598.091687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93598.091687                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       143909                       # number of writebacks
system.cpu.dcache.writebacks::total            143909                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       143147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       143147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       143147                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       143147                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       144570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       144570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       144580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       144580                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13278595500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13278595500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13279444500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13279444500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021298                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021298                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021300                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021300                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91848.900187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91848.900187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91848.419560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91848.419560                       # average overall mshr miss latency
system.cpu.dcache.replacements                 144068                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2041126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2041126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13480500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13480500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2041332                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2041332                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65439.320388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65439.320388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64175.438596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64175.438596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4459011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4459011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       287511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       287511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26918528000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26918528000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4746522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4746522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93626.080393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93626.080393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       143112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       143112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       144399                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       144399                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13267621500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13267621500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91881.671618                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91881.671618                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           63                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           63                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.380952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.380952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       849000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       849000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.158730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.158730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        84900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        84900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.770045                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6644796                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            144580                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.959303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.770045                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13720494                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13720494                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21160774500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
