<?xml version="1.0" ?>
<rvx>
  <dec_ip>
    <name>test_fast_dram_fast_dram_00</name>
    <library_name>fast_dram</library_name>
  </dec_ip>
  <dec_ip>
    <name>test_fast_dram_clock_pll_0_01</name>
    <library_name>clock_pll_0</library_name>
    <clock_info>
      <define>
        <name>clk_system</name>
        <value type="dec">50000000</value>
      </define>
      <define>
        <name>clk_dram_sys</name>
        <value type="text">imp_dependent</value>
      </define>
      <define>
        <name>clk_dram_ref</name>
        <value type="text">imp_dependent</value>
      </define>
    </clock_info>
  </dec_ip>
  <dec_ip>
    <name>test_fast_dram_sram_axi_02</name>
    <library_name>sram_axi</library_name>
    <parameter>
      <id>CAPACITY</id>
      <value type="dec">32768</value>
    </parameter>
    <parameter>
      <id>CELL_SIZE</id>
      <value type="dec">32768</value>
    </parameter>
    <parameter>
      <id>BW_ADDR</id>
      <value type="dec">32</value>
    </parameter>
    <parameter>
      <id>BW_DATA</id>
      <value type="dec">128</value>
    </parameter>
    <parameter>
      <id>BW_AXI_TID</id>
      <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
    </parameter>
    <parameter>
      <id>CELL_WIDTH</id>
      <value type="dec">128</value>
    </parameter>
  </dec_ip>
</rvx>
