\hypertarget{union__hw__rfsys__regn}{}\section{\+\_\+hw\+\_\+rfsys\+\_\+regn Union Reference}
\label{union__hw__rfsys__regn}\index{\+\_\+hw\+\_\+rfsys\+\_\+regn@{\+\_\+hw\+\_\+rfsys\+\_\+regn}}


H\+W\+\_\+\+R\+F\+S\+Y\+S\+\_\+\+R\+E\+Gn -\/ Register file register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rfsys.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rfsys__regn_1_1__hw__rfsys__regn__bitfields}{\+\_\+hw\+\_\+rfsys\+\_\+regn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__rfsys__regn_a4112ecc1260add395f72b50ae9e79b64}{}\label{union__hw__rfsys__regn_a4112ecc1260add395f72b50ae9e79b64}

\item 
struct \hyperlink{struct__hw__rfsys__regn_1_1__hw__rfsys__regn__bitfields}{\+\_\+hw\+\_\+rfsys\+\_\+regn\+::\+\_\+hw\+\_\+rfsys\+\_\+regn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rfsys__regn_a184759f12cbe9d7bee56ec4ea0df5a99}{}\label{union__hw__rfsys__regn_a184759f12cbe9d7bee56ec4ea0df5a99}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+F\+S\+Y\+S\+\_\+\+R\+E\+Gn -\/ Register file register (RW) 

Reset value\+: 0x00000000U

Each register can be accessed as 8-\/, 16-\/, or 32-\/bits. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rfsys.\+h\end{DoxyCompactItemize}
