
*** Running vivado
    with args -log counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source counter.tcl -notrace
Command: synth_design -top counter -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.465 ; gain = 99.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:28]
INFO: [Synth 8-3491] module 'dr_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/dr_trigger.vhd:4' bound to instance 'dr_triggerx1' of component 'dr_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:136]
INFO: [Synth 8-638] synthesizing module 'dr_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/dr_trigger.vhd:14]
INFO: [Synth 8-3491] module 'jk_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/jk_trigger.vhd:4' bound to instance 'jk_trigger1' of component 'jk_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/dr_trigger.vhd:34]
INFO: [Synth 8-638] synthesizing module 'jk_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/jk_trigger.vhd:16]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register FF_reg in module jk_trigger. This is not a recommended register style for Xilinx devices  [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/jk_trigger.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'jk_trigger' (1#1) [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/jk_trigger.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'dr_trigger' (2#1) [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/dr_trigger.vhd:14]
INFO: [Synth 8-3491] module 'dr_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/dr_trigger.vhd:4' bound to instance 'dr_triggerx2' of component 'dr_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:137]
INFO: [Synth 8-3491] module 'dr_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/dr_trigger.vhd:4' bound to instance 'dr_triggerx3' of component 'dr_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:138]
INFO: [Synth 8-3491] module 'dr_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/dr_trigger.vhd:4' bound to instance 'dr_triggerx4' of component 'dr_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:139]
INFO: [Synth 8-3491] module 'd_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/d_trigger.vhd:4' bound to instance 'd_triggerx1' of component 'd_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:141]
INFO: [Synth 8-638] synthesizing module 'd_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/d_trigger.vhd:12]
INFO: [Synth 8-3491] module 'jk_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/jk_trigger.vhd:4' bound to instance 'jk_trigger1' of component 'jk_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/d_trigger.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'd_trigger' (3#1) [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/d_trigger.vhd:12]
INFO: [Synth 8-3491] module 'd_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/d_trigger.vhd:4' bound to instance 'd_triggerx2' of component 'd_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:142]
INFO: [Synth 8-3491] module 'd_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/d_trigger.vhd:4' bound to instance 'd_triggerx3' of component 'd_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:143]
INFO: [Synth 8-3491] module 'd_trigger' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/d_trigger.vhd:4' bound to instance 'd_triggerx4' of component 'd_trigger' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:144]
INFO: [Synth 8-3491] module 'threest' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/threest.vhd:34' bound to instance 'threestx1' of component 'threest' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:162]
INFO: [Synth 8-638] synthesizing module 'threest' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/threest.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'threest' (4#1) [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/threest.vhd:42]
INFO: [Synth 8-3491] module 'threest' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/threest.vhd:34' bound to instance 'threestx2' of component 'threest' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:163]
INFO: [Synth 8-3491] module 'threest' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/threest.vhd:34' bound to instance 'threestx3' of component 'threest' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:164]
INFO: [Synth 8-3491] module 'threest' declared at 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/threest.vhd:34' bound to instance 'threestx4' of component 'threest' [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'counter' (5#1) [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.016 ; gain = 153.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.016 ; gain = 153.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.016 ; gain = 153.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/constrs_1/new/decoderConstraints.xdc]
Finished Parsing XDC File [C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.srcs/constrs_1/new/decoderConstraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 790.008 ; gain = 1.105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 790.008 ; gain = 531.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 790.008 ; gain = 531.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 790.008 ; gain = 531.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 790.008 ; gain = 531.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module jk_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 790.008 ; gain = 531.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 790.008 ; gain = 531.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 790.008 ; gain = 531.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 794.785 ; gain = 536.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 794.785 ; gain = 536.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 794.785 ; gain = 536.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 794.785 ; gain = 536.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 794.785 ; gain = 536.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 794.785 ; gain = 536.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 794.785 ; gain = 536.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     1|
|3     |LUT3  |     5|
|4     |LUT4  |     1|
|5     |LUT5  |     1|
|6     |LUT6  |     4|
|7     |FDCE  |     4|
|8     |FDRE  |     4|
|9     |IBUF  |    13|
|10    |OBUF  |     1|
|11    |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |    40|
|2     |  d_triggerx1   |d_trigger     |     2|
|3     |    jk_trigger1 |jk_trigger_12 |     2|
|4     |  d_triggerx2   |d_trigger_0   |     3|
|5     |    jk_trigger1 |jk_trigger_11 |     3|
|6     |  d_triggerx3   |d_trigger_1   |     2|
|7     |    jk_trigger1 |jk_trigger_10 |     2|
|8     |  d_triggerx4   |d_trigger_2   |     2|
|9     |    jk_trigger1 |jk_trigger_9  |     2|
|10    |  dr_triggerx1  |dr_trigger    |     3|
|11    |    jk_trigger1 |jk_trigger_8  |     3|
|12    |  dr_triggerx2  |dr_trigger_3  |     3|
|13    |    jk_trigger1 |jk_trigger_7  |     3|
|14    |  dr_triggerx3  |dr_trigger_4  |     3|
|15    |    jk_trigger1 |jk_trigger_6  |     3|
|16    |  dr_triggerx4  |dr_trigger_5  |     2|
|17    |    jk_trigger1 |jk_trigger    |     2|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 794.785 ; gain = 536.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 794.785 ; gain = 158.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 794.785 ; gain = 536.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 807.867 ; gain = 562.414
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am/project_2.runs/synth_1/counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_utilization_synth.rpt -pb counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 807.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 00:19:35 2019...
