$date
	Mon Aug 18 19:54:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#5
1!
1%
b1 &
#10
1'
1!
1$
0%
b10 &
#15
1"
0!
1)
1%
b11 &
#20
0"
1!
0)
1#
0$
0%
b100 &
#25
1"
0!
1*
1%
b101 &
#30
0'
1(
0!
0*
1$
0%
b110 &
#35
1!
1)
1*
1%
b111 &
#40
b1000 &
#50
