strict digraph "compose( ,  )" {
	node [label="\N"];
	"22:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f30c75df350>",
		clk_sens=False,
		fillcolor=gold,
		label="22:AL",
		sens="['rclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['b_rptr', 'fifo']"];
	"22:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f30c7462c10>",
		fillcolor=turquoise,
		label="22:BL
data_out = fifo[b_rptr[PTR_WIDTH-1:0]];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f30c7462690>]",
		style=filled,
		typ=Block];
	"22:AL" -> "22:BL"	 [cond="[]",
		lineno=None];
	"10:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f30c75ab5d0>",
		clk_sens=False,
		fillcolor=gold,
		label="10:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['w_en', 'data_in', 'full']"];
	"10:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f30c75ab850>",
		fillcolor=turquoise,
		label="10:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:AL" -> "10:BL"	 [cond="[]",
		lineno=None];
	"Leaf_22:AL"	 [def_var="['data_out']",
		label="Leaf_22:AL"];
	"22:BL" -> "Leaf_22:AL"	 [cond="[]",
		lineno=None];
	"11:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f30c9363150>",
		fillcolor=turquoise,
		label="11:BL
fifo[b_wptr[PTR_WIDTH-1:0]] <= data_in;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f30c75df290>]",
		style=filled,
		typ=Block];
	"Leaf_10:AL"	 [def_var="['fifo']",
		label="Leaf_10:AL"];
	"11:BL" -> "Leaf_10:AL"	 [cond="[]",
		lineno=None];
	"11:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f30c75abe90>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:IF" -> "11:BL"	 [cond="['w_en', 'full']",
		label="(w_en & !full)",
		lineno=11];
	"10:BL" -> "11:IF"	 [cond="[]",
		lineno=None];
	"Leaf_10:AL" -> "22:AL";
}
