// Seed: 2176679485
module module_0 (
    input supply1 id_0,
    input wor id_1
);
  wire id_3;
  wire id_4, id_5, id_6;
  wire id_7, id_8 = id_3, id_9;
endmodule
module module_1 (
    output wor id_0
);
  assign id_0 = (id_2);
  id_3(
      .id_0(1), .id_1(-1)
  );
  wand id_4;
  assign id_2 = -1;
  tri1 id_5;
  wire id_6;
  assign id_4 = -1;
  assign id_5 = -1;
  bit id_7, id_8, id_9, id_10, id_11, id_12;
  initial id_8 <= id_11;
  assign id_9 = 1'd0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
