{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 20:30:51 2020 " "Info: Processing started: Sun Dec 06 20:30:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Warning: Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu " "Info: Found design unit 1: alu-alu" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Info: Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sa alu.vhd(25) " "Warning (10492): VHDL Process Statement warning at alu.vhd(25): signal \"sa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sb alu.vhd(25) " "Warning (10492): VHDL Process Statement warning at alu.vhd(25): signal \"sb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result alu.vhd(26) " "Warning (10492): VHDL Process Statement warning at alu.vhd(26): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result alu.vhd(27) " "Warning (10492): VHDL Process Statement warning at alu.vhd(27): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sb alu.vhd(33) " "Warning (10492): VHDL Process Statement warning at alu.vhd(33): signal \"sb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sa alu.vhd(33) " "Warning (10492): VHDL Process Statement warning at alu.vhd(33): signal \"sa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result alu.vhd(34) " "Warning (10492): VHDL Process Statement warning at alu.vhd(34): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result alu.vhd(35) " "Warning (10492): VHDL Process Statement warning at alu.vhd(35): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outbus alu.vhd(20) " "Warning (10631): VHDL Process Statement warning at alu.vhd(20): inferring latch(es) for signal or variable \"outbus\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result alu.vhd(20) " "Warning (10631): VHDL Process Statement warning at alu.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cf alu.vhd(20) " "Warning (10631): VHDL Process Statement warning at alu.vhd(20): inferring latch(es) for signal or variable \"Cf\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zf alu.vhd(20) " "Warning (10631): VHDL Process Statement warning at alu.vhd(20): inferring latch(es) for signal or variable \"Zf\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zf alu.vhd(20) " "Info (10041): Inferred latch for \"Zf\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cf alu.vhd(20) " "Info (10041): Inferred latch for \"Cf\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.vhd(20) " "Info (10041): Inferred latch for \"result\[0\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.vhd(20) " "Info (10041): Inferred latch for \"result\[1\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.vhd(20) " "Info (10041): Inferred latch for \"result\[2\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.vhd(20) " "Info (10041): Inferred latch for \"result\[3\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.vhd(20) " "Info (10041): Inferred latch for \"result\[4\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.vhd(20) " "Info (10041): Inferred latch for \"result\[5\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.vhd(20) " "Info (10041): Inferred latch for \"result\[6\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.vhd(20) " "Info (10041): Inferred latch for \"result\[7\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.vhd(20) " "Info (10041): Inferred latch for \"result\[8\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outbus\[0\] alu.vhd(20) " "Info (10041): Inferred latch for \"outbus\[0\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outbus\[1\] alu.vhd(20) " "Info (10041): Inferred latch for \"outbus\[1\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outbus\[2\] alu.vhd(20) " "Info (10041): Inferred latch for \"outbus\[2\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outbus\[3\] alu.vhd(20) " "Info (10041): Inferred latch for \"outbus\[3\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outbus\[4\] alu.vhd(20) " "Info (10041): Inferred latch for \"outbus\[4\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outbus\[5\] alu.vhd(20) " "Info (10041): Inferred latch for \"outbus\[5\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outbus\[6\] alu.vhd(20) " "Info (10041): Inferred latch for \"outbus\[6\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outbus\[7\] alu.vhd(20) " "Info (10041): Inferred latch for \"outbus\[7\]\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 20:30:52 2020 " "Info: Processing ended: Sun Dec 06 20:30:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
