// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _do_convolution_HH_
#define _do_convolution_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "do_convolution_libkb.h"

namespace ap_rtl {

struct do_convolution : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > out_stream_V_din;
    sc_in< sc_logic > out_stream_V_full_n;
    sc_out< sc_logic > out_stream_V_write;
    sc_in< sc_lv<32> > in_stream_V_dout;
    sc_in< sc_logic > in_stream_V_empty_n;
    sc_out< sc_logic > in_stream_V_read;


    // Module declarations
    do_convolution(sc_module_name name);
    SC_HAS_PROCESS(do_convolution);

    ~do_convolution();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    do_convolution_libkb* line_buf_0_U;
    do_convolution_libkb* line_buf_1_U;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > out_stream_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten9_reg_1039;
    sc_signal< sc_lv<1> > exitcond_flatten9_reg_1039_pp3_iter3_reg;
    sc_signal< sc_logic > in_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond1_reg_913;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond4_reg_922;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > tmp_13_reg_1092;
    sc_signal< sc_lv<3> > x_reg_195;
    sc_signal< sc_lv<3> > x1_reg_207;
    sc_signal< sc_lv<3> > indvar_flatten_reg_219;
    sc_signal< sc_lv<2> > y2_reg_230;
    sc_signal< sc_lv<32> > window_2_2_1_reg_241;
    sc_signal< sc_lv<32> > window_2_1_1_reg_253;
    sc_signal< sc_lv<32> > window_1_2_1_reg_265;
    sc_signal< sc_lv<32> > window_1_1_1_reg_277;
    sc_signal< sc_lv<2> > x3_reg_289;
    sc_signal< sc_lv<5> > indvar_flatten7_reg_300;
    sc_signal< sc_lv<3> > y_assign_reg_311;
    sc_signal< sc_lv<3> > x_assign_reg_322;
    sc_signal< sc_lv<32> > window_2_1_reg_333;
    sc_signal< sc_lv<32> > window_2_1_reg_333_pp3_iter3_reg;
    sc_signal< bool > ap_block_state11_pp3_stage0_iter0;
    sc_signal< bool > ap_predicate_op154_read_state12;
    sc_signal< bool > ap_block_state12_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state15_pp3_stage0_iter4;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<32> > window_2_0_reg_344;
    sc_signal< sc_lv<32> > window_1_1_reg_356;
    sc_signal< sc_lv<32> > window_1_0_reg_367;
    sc_signal< sc_lv<32> > window_2_2_reg_378;
    sc_signal< sc_lv<1> > exitcond1_fu_392_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > x_1_fu_398_p2;
    sc_signal< sc_lv<3> > x_1_reg_917;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond4_fu_409_p2;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<3> > x_2_fu_415_p2;
    sc_signal< sc_lv<3> > x_2_reg_926;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_426_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_931;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state8_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<3> > indvar_flatten_next_fu_432_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<2> > tmp_9_mid2_v_fu_458_p3;
    sc_signal< sc_lv<2> > tmp_9_mid2_v_reg_940;
    sc_signal< sc_lv<1> > tmp_10_fu_466_p1;
    sc_signal< sc_lv<1> > tmp_10_reg_945;
    sc_signal< sc_lv<1> > cond_mid2_fu_482_p3;
    sc_signal< sc_lv<1> > cond_mid2_reg_950;
    sc_signal< sc_lv<1> > cond1_fu_506_p2;
    sc_signal< sc_lv<1> > cond1_reg_968;
    sc_signal< sc_lv<2> > x_3_fu_512_p2;
    sc_signal< sc_lv<32> > window_2_2_6_fu_553_p3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<32> > window_2_2_7_fu_560_p3;
    sc_signal< sc_lv<32> > window_2_2_8_fu_567_p3;
    sc_signal< sc_lv<32> > window_2_2_9_fu_574_p3;
    sc_signal< sc_lv<1> > exitcond_flatten9_fu_604_p2;
    sc_signal< sc_lv<1> > exitcond_flatten9_reg_1039_pp3_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten9_reg_1039_pp3_iter2_reg;
    sc_signal< sc_lv<5> > indvar_flatten_next8_fu_610_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > tmp_i_i_mid2_fu_639_p3;
    sc_signal< sc_lv<1> > tmp_i_i_mid2_reg_1048;
    sc_signal< sc_lv<1> > tmp_i2_i_mid2_fu_659_p3;
    sc_signal< sc_lv<1> > tmp_i2_i_mid2_reg_1055;
    sc_signal< sc_lv<1> > tmp_i2_i_mid2_reg_1055_pp3_iter1_reg;
    sc_signal< sc_lv<1> > tmp_i2_i_mid2_reg_1055_pp3_iter2_reg;
    sc_signal< sc_lv<1> > tmp_i2_i_mid2_reg_1055_pp3_iter3_reg;
    sc_signal< sc_lv<3> > y_assign_mid2_fu_667_p3;
    sc_signal< sc_lv<1> > tmp_14_i_i_fu_675_p2;
    sc_signal< sc_lv<1> > tmp_14_i_i_reg_1067;
    sc_signal< sc_lv<1> > tmp_14_i_i_reg_1067_pp3_iter1_reg;
    sc_signal< sc_lv<1> > tmp_14_i_i_reg_1067_pp3_iter2_reg;
    sc_signal< sc_lv<3> > x_4_fu_681_p2;
    sc_signal< sc_lv<3> > x_4_reg_1074;
    sc_signal< sc_lv<3> > line_buf_0_addr_2_reg_1080;
    sc_signal< sc_lv<3> > line_buf_0_addr_2_reg_1080_pp3_iter1_reg;
    sc_signal< sc_lv<3> > line_buf_1_addr_2_reg_1086;
    sc_signal< sc_lv<3> > line_buf_1_addr_2_reg_1086_pp3_iter1_reg;
    sc_signal< sc_lv<1> > tmp_13_fu_693_p2;
    sc_signal< sc_lv<1> > tmp_15_i2_i_fu_763_p2;
    sc_signal< sc_lv<1> > tmp_15_i2_i_reg_1096;
    sc_signal< sc_lv<1> > tmp_15_i2_i_reg_1096_pp3_iter2_reg;
    sc_signal< sc_lv<1> > tmp_15_i2_i_reg_1096_pp3_iter3_reg;
    sc_signal< sc_lv<32> > result_2_0_2_i_fu_779_p3;
    sc_signal< sc_lv<32> > result_2_0_2_i_reg_1102;
    sc_signal< sc_lv<32> > window_2_0_read_as_1_reg_1113;
    sc_signal< sc_lv<32> > result_3_1_1_i_fu_837_p2;
    sc_signal< sc_lv<32> > result_3_1_1_i_reg_1118;
    sc_signal< sc_lv<32> > line_buf_1_q0;
    sc_signal< sc_lv<32> > window_1_2_reg_1124;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_lv<32> > result_2_1_2_i_fu_854_p3;
    sc_signal< sc_lv<32> > result_2_1_2_i_reg_1129;
    sc_signal< sc_lv<32> > result_3_2_1_i_fu_883_p2;
    sc_signal< sc_lv<32> > result_3_2_1_i_reg_1134;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state5;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state8;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter2_state13;
    sc_signal< sc_lv<3> > line_buf_0_address0;
    sc_signal< sc_logic > line_buf_0_ce0;
    sc_signal< sc_logic > line_buf_0_we0;
    sc_signal< sc_lv<32> > line_buf_0_q0;
    sc_signal< sc_logic > line_buf_0_ce1;
    sc_signal< sc_logic > line_buf_0_we1;
    sc_signal< sc_lv<3> > line_buf_1_address0;
    sc_signal< sc_logic > line_buf_1_ce0;
    sc_signal< sc_logic > line_buf_1_we0;
    sc_signal< sc_logic > line_buf_1_ce1;
    sc_signal< sc_logic > line_buf_1_we1;
    sc_signal< sc_lv<3> > ap_phi_mux_x_phi_fu_199_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_x1_phi_fu_211_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_y2_phi_fu_234_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_x_assign_phi_fu_326_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_window_2_0_phi_fu_347_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_window_1_0_phi_fu_370_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp3_iter0_window_2_2_reg_378;
    sc_signal< sc_lv<32> > ap_phi_reg_pp3_iter1_window_2_2_reg_378;
    sc_signal< sc_lv<32> > ap_phi_reg_pp3_iter2_window_2_2_reg_378;
    sc_signal< sc_lv<64> > tmp_s_fu_404_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_421_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_500_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_687_p1;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< sc_lv<32> > window_0_0_read_as_fu_100;
    sc_signal< sc_lv<32> > window_0_0_fu_104;
    sc_signal< sc_lv<32> > window_0_1_fu_108;
    sc_signal< sc_lv<32> > window_1_0_read_as_fu_112;
    sc_signal< sc_lv<32> > window_2_0_read_as_fu_116;
    sc_signal< sc_lv<32> > read_count_1_fu_120;
    sc_signal< sc_lv<32> > read_count_fu_699_p2;
    sc_signal< sc_lv<1> > exitcond_fu_444_p2;
    sc_signal< sc_lv<2> > y_fu_438_p2;
    sc_signal< sc_lv<1> > cond_mid1_fu_470_p2;
    sc_signal< sc_lv<1> > cond_fu_476_p2;
    sc_signal< sc_lv<2> > x3_mid2_fu_450_p3;
    sc_signal< sc_lv<3> > x3_cast_fu_490_p1;
    sc_signal< sc_lv<3> > tmp_7_fu_494_p2;
    sc_signal< sc_lv<32> > window_1_1_2_fu_518_p3;
    sc_signal< sc_lv<32> > window_2_2_4_fu_539_p3;
    sc_signal< sc_lv<32> > window_2_2_5_fu_546_p3;
    sc_signal< sc_lv<32> > window_2_2_1_10_fu_525_p3;
    sc_signal< sc_lv<32> > window_2_2_2_fu_532_p3;
    sc_signal< sc_lv<3> > y_1_fu_592_p2;
    sc_signal< sc_lv<1> > exitcond2_fu_619_p2;
    sc_signal< sc_lv<1> > tmp_i_i_mid1_fu_633_p2;
    sc_signal< sc_lv<1> > tmp_i_i_fu_586_p2;
    sc_signal< sc_lv<3> > y_assign_1_mid1_fu_647_p2;
    sc_signal< sc_lv<1> > tmp_i2_i_mid1_fu_653_p2;
    sc_signal< sc_lv<1> > tmp_i2_i_fu_598_p2;
    sc_signal< sc_lv<3> > x_assign_mid2_fu_625_p3;
    sc_signal< sc_lv<1> > or_cond1_i_i_fu_732_p2;
    sc_signal< sc_lv<32> > p_read_i_fu_736_p3;
    sc_signal< sc_lv<32> > tmp_11_fu_744_p2;
    sc_signal< sc_lv<32> > result_3_0_1_i_fu_750_p2;
    sc_signal< sc_lv<32> > result_2_0_1_i_fu_756_p3;
    sc_signal< sc_lv<1> > p_i2_i_fu_768_p2;
    sc_signal< sc_lv<32> > result_3_0_2_i_fu_773_p2;
    sc_signal< sc_lv<32> > tmp_14_fu_808_p2;
    sc_signal< sc_lv<32> > result_3_1_i_fu_814_p2;
    sc_signal< sc_lv<32> > tmp_15_fu_825_p2;
    sc_signal< sc_lv<32> > tmp_7_1_1_i_fu_831_p2;
    sc_signal< sc_lv<32> > result_2_1_i_fu_819_p3;
    sc_signal< sc_lv<32> > tmp_16_fu_843_p2;
    sc_signal< sc_lv<32> > result_3_1_2_i_fu_849_p2;
    sc_signal< sc_lv<1> > or_cond1_i6_i_fu_860_p2;
    sc_signal< sc_lv<32> > result_3_2_i_fu_864_p2;
    sc_signal< sc_lv<32> > result_2_2_i_fu_869_p3;
    sc_signal< sc_lv<32> > tmp_17_fu_877_p2;
    sc_signal< sc_lv<32> > result_2_2_1_i_fu_889_p3;
    sc_signal< sc_lv<1> > p_i8_i_fu_894_p2;
    sc_signal< sc_lv<32> > result_3_2_2_i_fu_898_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< bool > ap_condition_242;
    sc_signal< bool > ap_condition_286;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_pp2_stage0;
    static const sc_lv<9> ap_ST_fsm_state10;
    static const sc_lv<9> ap_ST_fsm_pp3_stage0;
    static const sc_lv<9> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_8;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state11_pp3_stage0_iter0();
    void thread_ap_block_state12_pp3_stage0_iter1();
    void thread_ap_block_state13_pp3_stage0_iter2();
    void thread_ap_block_state14_pp3_stage0_iter3();
    void thread_ap_block_state15_pp3_stage0_iter4();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state5_pp1_stage0_iter0();
    void thread_ap_block_state6_pp1_stage0_iter1();
    void thread_ap_block_state8_pp2_stage0_iter0();
    void thread_ap_block_state9_pp2_stage0_iter1();
    void thread_ap_condition_242();
    void thread_ap_condition_286();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state5();
    void thread_ap_condition_pp2_exit_iter0_state8();
    void thread_ap_condition_pp3_exit_iter2_state13();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_window_1_0_phi_fu_370_p4();
    void thread_ap_phi_mux_window_2_0_phi_fu_347_p4();
    void thread_ap_phi_mux_x1_phi_fu_211_p4();
    void thread_ap_phi_mux_x_assign_phi_fu_326_p4();
    void thread_ap_phi_mux_x_phi_fu_199_p4();
    void thread_ap_phi_mux_y2_phi_fu_234_p4();
    void thread_ap_phi_reg_pp3_iter0_window_2_2_reg_378();
    void thread_ap_predicate_op154_read_state12();
    void thread_ap_ready();
    void thread_cond1_fu_506_p2();
    void thread_cond_fu_476_p2();
    void thread_cond_mid1_fu_470_p2();
    void thread_cond_mid2_fu_482_p3();
    void thread_exitcond1_fu_392_p2();
    void thread_exitcond2_fu_619_p2();
    void thread_exitcond4_fu_409_p2();
    void thread_exitcond_flatten9_fu_604_p2();
    void thread_exitcond_flatten_fu_426_p2();
    void thread_exitcond_fu_444_p2();
    void thread_in_stream_V_blk_n();
    void thread_in_stream_V_read();
    void thread_indvar_flatten_next8_fu_610_p2();
    void thread_indvar_flatten_next_fu_432_p2();
    void thread_line_buf_0_address0();
    void thread_line_buf_0_ce0();
    void thread_line_buf_0_ce1();
    void thread_line_buf_0_we0();
    void thread_line_buf_0_we1();
    void thread_line_buf_1_address0();
    void thread_line_buf_1_ce0();
    void thread_line_buf_1_ce1();
    void thread_line_buf_1_we0();
    void thread_line_buf_1_we1();
    void thread_or_cond1_i6_i_fu_860_p2();
    void thread_or_cond1_i_i_fu_732_p2();
    void thread_out_stream_V_blk_n();
    void thread_out_stream_V_din();
    void thread_out_stream_V_write();
    void thread_p_i2_i_fu_768_p2();
    void thread_p_i8_i_fu_894_p2();
    void thread_p_read_i_fu_736_p3();
    void thread_read_count_fu_699_p2();
    void thread_result_2_0_1_i_fu_756_p3();
    void thread_result_2_0_2_i_fu_779_p3();
    void thread_result_2_1_2_i_fu_854_p3();
    void thread_result_2_1_i_fu_819_p3();
    void thread_result_2_2_1_i_fu_889_p3();
    void thread_result_2_2_i_fu_869_p3();
    void thread_result_3_0_1_i_fu_750_p2();
    void thread_result_3_0_2_i_fu_773_p2();
    void thread_result_3_1_1_i_fu_837_p2();
    void thread_result_3_1_2_i_fu_849_p2();
    void thread_result_3_1_i_fu_814_p2();
    void thread_result_3_2_1_i_fu_883_p2();
    void thread_result_3_2_2_i_fu_898_p2();
    void thread_result_3_2_i_fu_864_p2();
    void thread_tmp_10_fu_466_p1();
    void thread_tmp_11_fu_744_p2();
    void thread_tmp_12_fu_687_p1();
    void thread_tmp_13_fu_693_p2();
    void thread_tmp_14_fu_808_p2();
    void thread_tmp_14_i_i_fu_675_p2();
    void thread_tmp_15_fu_825_p2();
    void thread_tmp_15_i2_i_fu_763_p2();
    void thread_tmp_16_fu_843_p2();
    void thread_tmp_17_fu_877_p2();
    void thread_tmp_6_fu_421_p1();
    void thread_tmp_7_1_1_i_fu_831_p2();
    void thread_tmp_7_fu_494_p2();
    void thread_tmp_8_fu_500_p1();
    void thread_tmp_9_mid2_v_fu_458_p3();
    void thread_tmp_i2_i_fu_598_p2();
    void thread_tmp_i2_i_mid1_fu_653_p2();
    void thread_tmp_i2_i_mid2_fu_659_p3();
    void thread_tmp_i_i_fu_586_p2();
    void thread_tmp_i_i_mid1_fu_633_p2();
    void thread_tmp_i_i_mid2_fu_639_p3();
    void thread_tmp_s_fu_404_p1();
    void thread_window_1_1_2_fu_518_p3();
    void thread_window_2_2_1_10_fu_525_p3();
    void thread_window_2_2_2_fu_532_p3();
    void thread_window_2_2_4_fu_539_p3();
    void thread_window_2_2_5_fu_546_p3();
    void thread_window_2_2_6_fu_553_p3();
    void thread_window_2_2_7_fu_560_p3();
    void thread_window_2_2_8_fu_567_p3();
    void thread_window_2_2_9_fu_574_p3();
    void thread_x3_cast_fu_490_p1();
    void thread_x3_mid2_fu_450_p3();
    void thread_x_1_fu_398_p2();
    void thread_x_2_fu_415_p2();
    void thread_x_3_fu_512_p2();
    void thread_x_4_fu_681_p2();
    void thread_x_assign_mid2_fu_625_p3();
    void thread_y_1_fu_592_p2();
    void thread_y_assign_1_mid1_fu_647_p2();
    void thread_y_assign_mid2_fu_667_p3();
    void thread_y_fu_438_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
