{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633582848062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633582848071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 13:00:47 2021 " "Processing started: Thu Oct 07 13:00:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633582848071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582848071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaxADC -c MaxADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaxADC -c MaxADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582848071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633582850329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633582850329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jon/desktop/coeffs_generator/switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jon/desktop/coeffs_generator/switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-bhv " "Found design unit 1: switch-bhv" {  } { { "../coeffs_generator/switch.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/switch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869578 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "../coeffs_generator/switch.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/switch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jon/desktop/coeffs_generator/seven_segments_v1_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jon/desktop/coeffs_generator/seven_segments_v1_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segments_v1-logic " "Found design unit 1: seven_segments_v1-logic" {  } { { "../coeffs_generator/seven_segments_v1_0.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/seven_segments_v1_0.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869588 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segments_v1 " "Found entity 1: seven_segments_v1" {  } { { "../coeffs_generator/seven_segments_v1_0.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/seven_segments_v1_0.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jon/desktop/coeffs_generator/segement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jon/desktop/coeffs_generator/segement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segments-logic " "Found design unit 1: seven_segments-logic" {  } { { "../coeffs_generator/Segement.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/Segement.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869595 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "../coeffs_generator/Segement.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/Segement.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jon/desktop/coeffs_generator/generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jon/desktop/coeffs_generator/generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generator-rtl " "Found design unit 1: generator-rtl" {  } { { "../coeffs_generator/generator.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869607 ""} { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "../coeffs_generator/generator.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmable_fir_via_registers_tb_pkg_adc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file programmable_fir_via_registers_tb_pkg_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_FIR_via_Registers_tb_pkg_adc " "Found design unit 1: Programmable_FIR_via_Registers_tb_pkg_adc" {  } { { "Programmable_FIR_via_Registers_tb_pkg_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_tb_pkg_adc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869614 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Programmable_FIR_via_Registers_tb_pkg_adc-body " "Found design unit 2: Programmable_FIR_via_Registers_tb_pkg_adc-body" {  } { { "Programmable_FIR_via_Registers_tb_pkg_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_tb_pkg_adc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmable_fir_via_registers_tb_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmable_fir_via_registers_tb_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_FIR_via_Registers_tb_adc-rtl " "Found design unit 1: Programmable_FIR_via_Registers_tb_adc-rtl" {  } { { "Programmable_FIR_via_Registers_tb_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_tb_adc.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869623 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programmable_FIR_via_Registers_tb_adc " "Found entity 1: Programmable_FIR_via_Registers_tb_adc" {  } { { "Programmable_FIR_via_Registers_tb_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_tb_adc.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmable_fir_via_registers_pkg_adc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file programmable_fir_via_registers_pkg_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_FIR_via_Registers_pkg_adc " "Found design unit 1: Programmable_FIR_via_Registers_pkg_adc" {  } { { "Programmable_FIR_via_Registers_pkg_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmable_fir_via_registers_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmable_fir_via_registers_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_FIR_via_Registers_adc-rtl " "Found design unit 1: Programmable_FIR_via_Registers_adc-rtl" {  } { { "Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programmable_FIR_via_Registers_adc " "Found entity 1: Programmable_FIR_via_Registers_adc" {  } { { "Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxadc_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maxadc_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaxADC_TOP-bhv " "Found design unit 1: MaxADC_TOP-bhv" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869646 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaxADC_TOP " "Found entity 1: MaxADC_TOP" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discrete_fir_filter_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file discrete_fir_filter_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Discrete_FIR_Filter_adc-rtl " "Found design unit 1: Discrete_FIR_Filter_adc-rtl" {  } { { "Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869654 ""} { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter_adc " "Found entity 1: Discrete_FIR_Filter_adc" {  } { { "Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffs_registers_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coeffs_registers_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coeffs_registers_adc-rtl " "Found design unit 1: coeffs_registers_adc-rtl" {  } { { "coeffs_registers_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869662 ""} { "Info" "ISGN_ENTITY_NAME" "1 coeffs_registers_adc " "Found entity 1: coeffs_registers_adc" {  } { { "coeffs_registers_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_adc-bhv " "Found design unit 1: reg_adc-bhv" {  } { { "reg_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/reg_adc.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869670 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_adc " "Found entity 1: reg_adc" {  } { { "reg_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/reg_adc.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/synthesis/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-rtl " "Found design unit 1: ADC-rtl" {  } { { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869679 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0 " "Found entity 1: ADC_mm_interconnect_0" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ADC_mm_interconnect_0_avalon_st_adapter" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_rsp_mux " "Found entity 1: ADC_mm_interconnect_0_rsp_mux" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869751 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_rsp_demux " "Found entity 1: ADC_mm_interconnect_0_rsp_demux" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_cmd_mux " "Found entity 1: ADC_mm_interconnect_0_cmd_mux" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_cmd_demux " "Found entity 1: ADC_mm_interconnect_0_cmd_demux" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ADC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869811 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ADC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ADC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633582869855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633582869855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_router_001_default_decode " "Found entity 1: ADC_mm_interconnect_0_router_001_default_decode" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869861 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_mm_interconnect_0_router_001 " "Found entity 2: ADC_mm_interconnect_0_router_001" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633582869867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633582869868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_router_default_decode " "Found entity 1: ADC_mm_interconnect_0_router_default_decode" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869873 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_mm_interconnect_0_router " "Found entity 2: ADC_mm_interconnect_0_router" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ADC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ADC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ADC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ADC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file adc/synthesis/submodules/adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_PLL_dffpipe_l2c " "Found entity 1: ADC_PLL_dffpipe_l2c" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869952 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_PLL_stdsync_sv6 " "Found entity 2: ADC_PLL_stdsync_sv6" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869952 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADC_PLL_altpll_5q22 " "Found entity 3: ADC_PLL_altpll_5q22" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869952 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADC_PLL " "Found entity 4: ADC_PLL" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_avalonbridge.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_avalonbridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_AvalonBridge " "Found entity 1: ADC_AvalonBridge" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_avalonbridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_avalonbridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_AvalonBridge_p2b_adapter " "Found entity 1: ADC_AvalonBridge_p2b_adapter" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge_p2b_adapter.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_avalonbridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_avalonbridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_AvalonBridge_b2p_adapter " "Found entity 1: ADC_AvalonBridge_b2p_adapter" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582869985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582869985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file adc/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870020 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870020 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870020 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870020 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870020 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870020 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_avalonbridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_avalonbridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_AvalonBridge_timing_adt " "Found entity 1: ADC_AvalonBridge_timing_adt" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file adc/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870084 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870084 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ADC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "ADC/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_ADC " "Found entity 1: ADC_ADC" {  } { { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870267 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1633582870276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/maxadc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/maxadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaxADC " "Found entity 1: MaxADC" {  } { { "ADC/synthesis/MaxADC.bdf" "" { Schematic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/MaxADC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxadc_top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maxadc_top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaxADC_TOP_tb-rtl " "Found design unit 1: MaxADC_TOP_tb-rtl" {  } { { "MaxADC_TOP_tb.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP_tb.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870342 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaxADC_TOP_tb " "Found entity 1: MaxADC_TOP_tb" {  } { { "MaxADC_TOP_tb.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP_tb.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582870342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582870342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaxADC_TOP " "Elaborating entity \"MaxADC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633582870590 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out MaxADC_TOP.vhd(49) " "VHDL Signal Declaration warning at MaxADC_TOP.vhd(49): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582870592 "|MaxADC_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ce_out MaxADC_TOP.vhd(82) " "VHDL Signal Declaration warning at MaxADC_TOP.vhd(82): used implicit default value for signal \"ce_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582870592 "|MaxADC_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "coeffs_out MaxADC_TOP.vhd(86) " "VHDL Signal Declaration warning at MaxADC_TOP.vhd(86): used implicit default value for signal \"coeffs_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582870592 "|MaxADC_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Discrete_FIR_Filter_out MaxADC_TOP.vhd(89) " "VHDL Signal Declaration warning at MaxADC_TOP.vhd(89): used implicit default value for signal \"Discrete_FIR_Filter_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582870593 "|MaxADC_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "register_data_out MaxADC_TOP.vhd(170) " "Verilog HDL or VHDL warning at MaxADC_TOP.vhd(170): object \"register_data_out\" assigned a value but never read" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633582870593 "|MaxADC_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "altpll_core_output_clock MaxADC_TOP.vhd(171) " "Verilog HDL or VHDL warning at MaxADC_TOP.vhd(171): object \"altpll_core_output_clock\" assigned a value but never read" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633582870593 "|MaxADC_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sop MaxADC_TOP.vhd(173) " "VHDL Signal Declaration warning at MaxADC_TOP.vhd(173): used implicit default value for signal \"sop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 173 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582870594 "|MaxADC_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "firselect MaxADC_TOP.vhd(175) " "Verilog HDL or VHDL warning at MaxADC_TOP.vhd(175): object \"firselect\" assigned a value but never read" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633582870594 "|MaxADC_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_out_1 MaxADC_TOP.vhd(180) " "Verilog HDL or VHDL warning at MaxADC_TOP.vhd(180): object \"ce_out_1\" assigned a value but never read" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633582870594 "|MaxADC_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filter_out_signal MaxADC_TOP.vhd(181) " "Verilog HDL or VHDL warning at MaxADC_TOP.vhd(181): object \"filter_out_signal\" assigned a value but never read" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633582870594 "|MaxADC_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_enable_1 MaxADC_TOP.vhd(190) " "VHDL Signal Declaration warning at MaxADC_TOP.vhd(190): used implicit default value for signal \"clk_enable_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 190 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582870595 "|MaxADC_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:adc_fir_connection " "Elaborating entity \"ADC\" for hierarchy \"ADC:adc_fir_connection\"" {  } { { "MaxADC_TOP.vhd" "adc_fir_connection" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582870691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_ADC ADC:adc_fir_connection\|ADC_ADC:adc " "Elaborating entity \"ADC_ADC\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\"" {  } { { "ADC/synthesis/ADC.vhd" "adc" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582870724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\"" {  } { { "ADC/synthesis/submodules/ADC_ADC.v" "control_internal" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582870759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582870784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633582870786 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582870912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582870940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582870940 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633582870940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582870984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582871391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582871402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582871403 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633582871403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582871516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582871516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582871527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582871585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582871585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582871598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582871688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582871688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582871707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582871812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582871812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582871834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582872035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582872035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582872229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582872229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "ADC/synthesis/submodules/ADC_ADC.v" "sequencer_internal" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "ADC/synthesis/submodules/ADC_ADC.v" "sample_store_internal" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582872806 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633582872806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582872939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582872939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582872949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_AvalonBridge ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge " "Elaborating entity \"ADC_AvalonBridge\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\"" {  } { { "ADC/synthesis/ADC.vhd" "avalonbridge" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582873029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582873160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582873224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582873384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582873395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582873395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582873395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582873395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582873395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582873395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582873395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582873395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582873395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582873395 ""}  } { { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633582873395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582873415 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582873430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582873651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582873929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582874238 ""}  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633582874238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582874467 ""}  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633582874467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_AvalonBridge_timing_adt ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|ADC_AvalonBridge_timing_adt:timing_adt " "Elaborating entity \"ADC_AvalonBridge_timing_adt\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|ADC_AvalonBridge_timing_adt:timing_adt\"" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "timing_adt" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ADC_AvalonBridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at ADC_AvalonBridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633582874707 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|ADC_AvalonBridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "fifo" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "b2p" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "p2b" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "transacto" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_AvalonBridge_b2p_adapter ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|ADC_AvalonBridge_b2p_adapter:b2p_adapter " "Elaborating entity \"ADC_AvalonBridge_b2p_adapter\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|ADC_AvalonBridge_b2p_adapter:b2p_adapter\"" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "b2p_adapter" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ADC_AvalonBridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at ADC_AvalonBridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633582874924 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|ADC_AvalonBridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADC_AvalonBridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at ADC_AvalonBridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633582874924 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|ADC_AvalonBridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_AvalonBridge_p2b_adapter ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|ADC_AvalonBridge_p2b_adapter:p2b_adapter " "Elaborating entity \"ADC_AvalonBridge_p2b_adapter\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|ADC_AvalonBridge_p2b_adapter:p2b_adapter\"" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "p2b_adapter" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\"" {  } { { "ADC/synthesis/submodules/ADC_AvalonBridge.v" "rst_controller" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582874993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_PLL ADC:adc_fir_connection\|ADC_PLL:pll " "Elaborating entity \"ADC_PLL\" for hierarchy \"ADC:adc_fir_connection\|ADC_PLL:pll\"" {  } { { "ADC/synthesis/ADC.vhd" "pll" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_PLL_stdsync_sv6 ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"ADC_PLL_stdsync_sv6\" for hierarchy \"ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_stdsync_sv6:stdsync2\"" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "stdsync2" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_PLL_dffpipe_l2c ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_stdsync_sv6:stdsync2\|ADC_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"ADC_PLL_dffpipe_l2c\" for hierarchy \"ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_stdsync_sv6:stdsync2\|ADC_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "dffpipe3" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_PLL_altpll_5q22 ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1 " "Elaborating entity \"ADC_PLL_altpll_5q22\" for hierarchy \"ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\"" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "sd1" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0 ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ADC_mm_interconnect_0\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ADC/synthesis/ADC.vhd" "mm_interconnect_0" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonbridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonbridge_master_translator\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "avalonbridge_master_translator" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_sample_store_csr_translator\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "adc_sample_store_csr_translator" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_sequencer_csr_translator\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "adc_sequencer_csr_translator" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avalonbridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avalonbridge_master_agent\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "avalonbridge_master_agent" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_sample_store_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_sample_store_csr_agent\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "adc_sample_store_csr_agent" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_sample_store_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_sample_store_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ADC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "adc_sample_store_csr_agent_rsp_fifo" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "adc_sequencer_csr_agent_rsp_fifo" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router:router " "Elaborating entity \"ADC_mm_interconnect_0_router\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router:router\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "router" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router_default_decode ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router:router\|ADC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ADC_mm_interconnect_0_router_default_decode\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router:router\|ADC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router_001 ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ADC_mm_interconnect_0_router_001\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_001:router_001\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "router_001" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router_001_default_decode ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_001:router_001\|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ADC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_001:router_001\|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avalonbridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avalonbridge_master_limiter\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "avalonbridge_master_limiter" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_cmd_demux ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ADC_mm_interconnect_0_cmd_demux\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_cmd_mux ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ADC_mm_interconnect_0_cmd_mux\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582875973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_rsp_demux ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ADC_mm_interconnect_0_rsp_demux\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_rsp_mux ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ADC_mm_interconnect_0_rsp_mux\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_avalon_st_adapter ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ADC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ADC:adc_fir_connection\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_adc ADC:adc_fir_connection\|reg_adc:handshake_ADC_register " "Elaborating entity \"reg_adc\" for hierarchy \"ADC:adc_fir_connection\|reg_adc:handshake_ADC_register\"" {  } { { "ADC/synthesis/ADC.vhd" "handshake_ADC_register" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Programmable_FIR_via_Registers_adc Programmable_FIR_via_Registers_adc:fir_adc_connection A:rtl " "Elaborating entity \"Programmable_FIR_via_Registers_adc\" using architecture \"A:rtl\" for hierarchy \"Programmable_FIR_via_Registers_adc:fir_adc_connection\"" {  } { { "MaxADC_TOP.vhd" "fir_adc_connection" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 204 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876402 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "coeffs_out Programmable_FIR_via_Registers_adc.vhd(55) " "VHDL Signal Declaration warning at Programmable_FIR_via_Registers_adc.vhd(55): used implicit default value for signal \"coeffs_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582876403 "|MaxADC_TOP|Programmable_FIR_via_Registers_adc:fir_adc_connection"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Discrete_FIR_Filter_out Programmable_FIR_via_Registers_adc.vhd(58) " "VHDL Signal Declaration warning at Programmable_FIR_via_Registers_adc.vhd(58): used implicit default value for signal \"Discrete_FIR_Filter_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582876404 "|MaxADC_TOP|Programmable_FIR_via_Registers_adc:fir_adc_connection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "coeffs_registers_adc Programmable_FIR_via_Registers_adc:fir_adc_connection\|coeffs_registers_adc:u_coeffs_registers A:rtl " "Elaborating entity \"coeffs_registers_adc\" using architecture \"A:rtl\" for hierarchy \"Programmable_FIR_via_Registers_adc:fir_adc_connection\|coeffs_registers_adc:u_coeffs_registers\"" {  } { { "Programmable_FIR_via_Registers_adc.vhd" "u_coeffs_registers" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Discrete_FIR_Filter_adc Programmable_FIR_via_Registers_adc:fir_adc_connection\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter A:rtl " "Elaborating entity \"Discrete_FIR_Filter_adc\" using architecture \"A:rtl\" for hierarchy \"Programmable_FIR_via_Registers_adc:fir_adc_connection\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\"" {  } { { "Programmable_FIR_via_Registers_adc.vhd" "u_Discrete_FIR_Filter" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "switch switch:switch_connection A:bhv " "Elaborating entity \"switch\" using architecture \"A:bhv\" for hierarchy \"switch:switch_connection\"" {  } { { "MaxADC_TOP.vhd" "switch_connection" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 224 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876539 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset switch.vhd(16) " "VHDL Signal Declaration warning at switch.vhd(16): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../coeffs_generator/switch.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/switch.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582876540 "|MaxADC_TOP|switch:switch_connection"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selectL switch.vhd(17) " "VHDL Signal Declaration warning at switch.vhd(17): used implicit default value for signal \"selectL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../coeffs_generator/switch.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/switch.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582876540 "|MaxADC_TOP|switch:switch_connection"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selectH switch.vhd(18) " "VHDL Signal Declaration warning at switch.vhd(18): used implicit default value for signal \"selectH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../coeffs_generator/switch.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/switch.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582876540 "|MaxADC_TOP|switch:switch_connection"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reset switch.vhd(16) " "Using initial value X (don't care) for net \"reset\" at switch.vhd(16)" {  } { { "../coeffs_generator/switch.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/switch.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582876540 "|MaxADC_TOP|switch:switch_connection"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "selectL switch.vhd(17) " "Using initial value X (don't care) for net \"selectL\" at switch.vhd(17)" {  } { { "../coeffs_generator/switch.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/switch.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582876540 "|MaxADC_TOP|switch:switch_connection"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "selectH switch.vhd(18) " "Using initial value X (don't care) for net \"selectH\" at switch.vhd(18)" {  } { { "../coeffs_generator/switch.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/switch.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582876541 "|MaxADC_TOP|switch:switch_connection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "generator generator:generator_connection A:rtl " "Elaborating entity \"generator\" using architecture \"A:rtl\" for hierarchy \"generator:generator_connection\"" {  } { { "MaxADC_TOP.vhd" "generator_connection" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 235 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582876558 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "firselect generator.vhd(9) " "Output port \"firselect\" at generator.vhd(9) has no driver" {  } { { "../coeffs_generator/generator.vhd" "" { Text "C:/Users/Jon/Desktop/coeffs_generator/generator.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1633582876561 "|MaxADC_TOP|generator:generator_connection"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1633582877528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.10.07.13:01:25 Progress: Loading sld1da89e03/alt_sld_fab_wrapper_hw.tcl " "2021.10.07.13:01:25 Progress: Loading sld1da89e03/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582885057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582889837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582890073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582893742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582893904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582894075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582894266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582894274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582894275 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1633582895024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1da89e03/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1da89e03/alt_sld_fab.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582895464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582895464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582895601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582895601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582895625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582895625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582895739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582895739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582895896 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582895896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582895896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582896034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582896034 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899628 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1633582899628 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1633582899628 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC:adc_fir_connection\|ADC_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_ADC.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v" 109 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 247 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582899673 "|MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1633582899673 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1633582899673 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633582901158 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1633582901158 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1633582901158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582901239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633582901240 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633582901240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633582901424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582901424 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633582902146 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "ADC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 96 -1 0 } } { "ADC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1633582902558 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1633582902559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ce_out GND " "Pin \"ce_out\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|ce_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[0\] GND " "Pin \"filter_out\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[1\] GND " "Pin \"filter_out\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[2\] GND " "Pin \"filter_out\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[3\] GND " "Pin \"filter_out\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[4\] GND " "Pin \"filter_out\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[5\] GND " "Pin \"filter_out\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[6\] GND " "Pin \"filter_out\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[7\] GND " "Pin \"filter_out\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[8\] GND " "Pin \"filter_out\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[9\] GND " "Pin \"filter_out\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[10\] GND " "Pin \"filter_out\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[11\] GND " "Pin \"filter_out\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[12\] GND " "Pin \"filter_out\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[13\] GND " "Pin \"filter_out\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[14\] GND " "Pin \"filter_out\[14\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|filter_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[0\] GND " "Pin \"coeffs_out\[6\]\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[1\] GND " "Pin \"coeffs_out\[6\]\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[2\] GND " "Pin \"coeffs_out\[6\]\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[3\] GND " "Pin \"coeffs_out\[6\]\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[4\] GND " "Pin \"coeffs_out\[6\]\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[5\] GND " "Pin \"coeffs_out\[6\]\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[6\] GND " "Pin \"coeffs_out\[6\]\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[7\] GND " "Pin \"coeffs_out\[6\]\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[8\] GND " "Pin \"coeffs_out\[6\]\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[9\] GND " "Pin \"coeffs_out\[6\]\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[10\] GND " "Pin \"coeffs_out\[6\]\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[11\] GND " "Pin \"coeffs_out\[6\]\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[12\] GND " "Pin \"coeffs_out\[6\]\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[6\]\[13\] GND " "Pin \"coeffs_out\[6\]\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[6][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[0\] GND " "Pin \"coeffs_out\[5\]\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[1\] GND " "Pin \"coeffs_out\[5\]\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[2\] GND " "Pin \"coeffs_out\[5\]\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[3\] GND " "Pin \"coeffs_out\[5\]\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[4\] GND " "Pin \"coeffs_out\[5\]\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[5\] GND " "Pin \"coeffs_out\[5\]\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[6\] GND " "Pin \"coeffs_out\[5\]\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[7\] GND " "Pin \"coeffs_out\[5\]\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[8\] GND " "Pin \"coeffs_out\[5\]\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[9\] GND " "Pin \"coeffs_out\[5\]\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[10\] GND " "Pin \"coeffs_out\[5\]\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[11\] GND " "Pin \"coeffs_out\[5\]\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[12\] GND " "Pin \"coeffs_out\[5\]\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[5\]\[13\] GND " "Pin \"coeffs_out\[5\]\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[5][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[0\] GND " "Pin \"coeffs_out\[4\]\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[1\] GND " "Pin \"coeffs_out\[4\]\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[2\] GND " "Pin \"coeffs_out\[4\]\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[3\] GND " "Pin \"coeffs_out\[4\]\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[4\] GND " "Pin \"coeffs_out\[4\]\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[5\] GND " "Pin \"coeffs_out\[4\]\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[6\] GND " "Pin \"coeffs_out\[4\]\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[7\] GND " "Pin \"coeffs_out\[4\]\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[8\] GND " "Pin \"coeffs_out\[4\]\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[9\] GND " "Pin \"coeffs_out\[4\]\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[10\] GND " "Pin \"coeffs_out\[4\]\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[11\] GND " "Pin \"coeffs_out\[4\]\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[12\] GND " "Pin \"coeffs_out\[4\]\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[4\]\[13\] GND " "Pin \"coeffs_out\[4\]\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[4][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[0\] GND " "Pin \"coeffs_out\[3\]\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[1\] GND " "Pin \"coeffs_out\[3\]\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[2\] GND " "Pin \"coeffs_out\[3\]\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[3\] GND " "Pin \"coeffs_out\[3\]\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[4\] GND " "Pin \"coeffs_out\[3\]\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[5\] GND " "Pin \"coeffs_out\[3\]\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[6\] GND " "Pin \"coeffs_out\[3\]\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[7\] GND " "Pin \"coeffs_out\[3\]\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[8\] GND " "Pin \"coeffs_out\[3\]\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[9\] GND " "Pin \"coeffs_out\[3\]\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[10\] GND " "Pin \"coeffs_out\[3\]\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[11\] GND " "Pin \"coeffs_out\[3\]\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[12\] GND " "Pin \"coeffs_out\[3\]\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[3\]\[13\] GND " "Pin \"coeffs_out\[3\]\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[3][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[0\] GND " "Pin \"coeffs_out\[2\]\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[1\] GND " "Pin \"coeffs_out\[2\]\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[2\] GND " "Pin \"coeffs_out\[2\]\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[3\] GND " "Pin \"coeffs_out\[2\]\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[4\] GND " "Pin \"coeffs_out\[2\]\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[5\] GND " "Pin \"coeffs_out\[2\]\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[6\] GND " "Pin \"coeffs_out\[2\]\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[7\] GND " "Pin \"coeffs_out\[2\]\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[8\] GND " "Pin \"coeffs_out\[2\]\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[9\] GND " "Pin \"coeffs_out\[2\]\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[10\] GND " "Pin \"coeffs_out\[2\]\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[11\] GND " "Pin \"coeffs_out\[2\]\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[12\] GND " "Pin \"coeffs_out\[2\]\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[2\]\[13\] GND " "Pin \"coeffs_out\[2\]\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[2][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[0\] GND " "Pin \"coeffs_out\[1\]\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[1\] GND " "Pin \"coeffs_out\[1\]\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[2\] GND " "Pin \"coeffs_out\[1\]\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[3\] GND " "Pin \"coeffs_out\[1\]\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[4\] GND " "Pin \"coeffs_out\[1\]\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[5\] GND " "Pin \"coeffs_out\[1\]\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[6\] GND " "Pin \"coeffs_out\[1\]\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[7\] GND " "Pin \"coeffs_out\[1\]\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[8\] GND " "Pin \"coeffs_out\[1\]\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[9\] GND " "Pin \"coeffs_out\[1\]\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[10\] GND " "Pin \"coeffs_out\[1\]\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[11\] GND " "Pin \"coeffs_out\[1\]\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[12\] GND " "Pin \"coeffs_out\[1\]\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[1\]\[13\] GND " "Pin \"coeffs_out\[1\]\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[1][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[0\] GND " "Pin \"coeffs_out\[0\]\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[1\] GND " "Pin \"coeffs_out\[0\]\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[2\] GND " "Pin \"coeffs_out\[0\]\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[3\] GND " "Pin \"coeffs_out\[0\]\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[4\] GND " "Pin \"coeffs_out\[0\]\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[5\] GND " "Pin \"coeffs_out\[0\]\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[6\] GND " "Pin \"coeffs_out\[0\]\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[7\] GND " "Pin \"coeffs_out\[0\]\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[8\] GND " "Pin \"coeffs_out\[0\]\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[9\] GND " "Pin \"coeffs_out\[0\]\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[10\] GND " "Pin \"coeffs_out\[0\]\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[11\] GND " "Pin \"coeffs_out\[0\]\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[12\] GND " "Pin \"coeffs_out\[0\]\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coeffs_out\[0\]\[13\] GND " "Pin \"coeffs_out\[0\]\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|coeffs_out[0][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[0\] GND " "Pin \"Discrete_FIR_Filter_out\[0\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[1\] GND " "Pin \"Discrete_FIR_Filter_out\[1\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[2\] GND " "Pin \"Discrete_FIR_Filter_out\[2\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[3\] GND " "Pin \"Discrete_FIR_Filter_out\[3\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[4\] GND " "Pin \"Discrete_FIR_Filter_out\[4\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[5\] GND " "Pin \"Discrete_FIR_Filter_out\[5\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[6\] GND " "Pin \"Discrete_FIR_Filter_out\[6\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[7\] GND " "Pin \"Discrete_FIR_Filter_out\[7\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[8\] GND " "Pin \"Discrete_FIR_Filter_out\[8\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[9\] GND " "Pin \"Discrete_FIR_Filter_out\[9\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[10\] GND " "Pin \"Discrete_FIR_Filter_out\[10\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[11\] GND " "Pin \"Discrete_FIR_Filter_out\[11\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[12\] GND " "Pin \"Discrete_FIR_Filter_out\[12\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[13\] GND " "Pin \"Discrete_FIR_Filter_out\[13\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Discrete_FIR_Filter_out\[14\] GND " "Pin \"Discrete_FIR_Filter_out\[14\]\" is stuck at GND" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633582903363 "|MaxADC_TOP|Discrete_FIR_Filter_out[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633582903363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582903630 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633582905361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.map.smsg " "Generated suppressed messages file C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582906225 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633582909063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633582909063 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "186 " "Design contains 186 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "No output dependent on input pin \"data_in\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "No output dependent on input pin \"data_in\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "No output dependent on input pin \"data_in\[14\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "No output dependent on input pin \"data_in\[15\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[16\] " "No output dependent on input pin \"data_in\[16\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[17\] " "No output dependent on input pin \"data_in\[17\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[18\] " "No output dependent on input pin \"data_in\[18\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[19\] " "No output dependent on input pin \"data_in\[19\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[20\] " "No output dependent on input pin \"data_in\[20\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[21\] " "No output dependent on input pin \"data_in\[21\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[22\] " "No output dependent on input pin \"data_in\[22\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[23\] " "No output dependent on input pin \"data_in\[23\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[24\] " "No output dependent on input pin \"data_in\[24\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[25\] " "No output dependent on input pin \"data_in\[25\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[26\] " "No output dependent on input pin \"data_in\[26\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[27\] " "No output dependent on input pin \"data_in\[27\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[28\] " "No output dependent on input pin \"data_in\[28\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[29\] " "No output dependent on input pin \"data_in\[29\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[30\] " "No output dependent on input pin \"data_in\[30\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[31\] " "No output dependent on input pin \"data_in\[31\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|data_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_enable " "No output dependent on input pin \"clk_enable\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|clk_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[0\] " "No output dependent on input pin \"coeffs_in\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[1\] " "No output dependent on input pin \"coeffs_in\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[2\] " "No output dependent on input pin \"coeffs_in\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[3\] " "No output dependent on input pin \"coeffs_in\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[4\] " "No output dependent on input pin \"coeffs_in\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[5\] " "No output dependent on input pin \"coeffs_in\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[6\] " "No output dependent on input pin \"coeffs_in\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[7\] " "No output dependent on input pin \"coeffs_in\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[8\] " "No output dependent on input pin \"coeffs_in\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[9\] " "No output dependent on input pin \"coeffs_in\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[10\] " "No output dependent on input pin \"coeffs_in\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[11\] " "No output dependent on input pin \"coeffs_in\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[12\] " "No output dependent on input pin \"coeffs_in\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[13\] " "No output dependent on input pin \"coeffs_in\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|coeffs_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[0\] " "No output dependent on input pin \"write_address\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[1\] " "No output dependent on input pin \"write_address\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[2\] " "No output dependent on input pin \"write_address\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[3\] " "No output dependent on input pin \"write_address\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[4\] " "No output dependent on input pin \"write_address\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[5\] " "No output dependent on input pin \"write_address\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[6\] " "No output dependent on input pin \"write_address\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[7\] " "No output dependent on input pin \"write_address\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_enable " "No output dependent on input pin \"write_enable\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_done " "No output dependent on input pin \"write_done\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|write_done"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[0\] " "No output dependent on input pin \"filter_in\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[1\] " "No output dependent on input pin \"filter_in\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[2\] " "No output dependent on input pin \"filter_in\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[3\] " "No output dependent on input pin \"filter_in\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[4\] " "No output dependent on input pin \"filter_in\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[5\] " "No output dependent on input pin \"filter_in\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[6\] " "No output dependent on input pin \"filter_in\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[7\] " "No output dependent on input pin \"filter_in\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[8\] " "No output dependent on input pin \"filter_in\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[9\] " "No output dependent on input pin \"filter_in\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[10\] " "No output dependent on input pin \"filter_in\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[11\] " "No output dependent on input pin \"filter_in\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[12\] " "No output dependent on input pin \"filter_in\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[13\] " "No output dependent on input pin \"filter_in\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|filter_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enb " "No output dependent on input pin \"enb\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|enb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[0\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[1\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[2\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[3\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[4\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[5\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[6\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[7\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[8\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[9\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[10\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[11\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[12\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_in\[13\] " "No output dependent on input pin \"Discrete_FIR_Filter_in\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[0\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[1\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[2\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[3\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[4\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[5\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[6\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[7\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[8\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[9\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[10\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[11\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[12\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[6\]\[13\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[6\]\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[6][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[0\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[1\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[2\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[3\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[4\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[5\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[6\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[7\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[8\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[9\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[10\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[11\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[12\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[5\]\[13\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[5\]\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[5][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[0\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[1\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[2\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[3\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[4\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[5\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[6\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[7\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[8\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[9\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[10\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[11\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[12\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[4\]\[13\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[4\]\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[4][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[0\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[1\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[2\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[3\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[4\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[5\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[6\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[7\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[8\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[9\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[10\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[11\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[12\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[3\]\[13\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[3\]\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[3][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[0\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[1\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[2\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[3\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[4\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[5\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[6\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[7\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[8\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[9\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[10\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[11\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[12\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[2\]\[13\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[2\]\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[2][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[0\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[1\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[2\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[3\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[4\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[5\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[6\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[7\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[8\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[9\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[10\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[11\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[12\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[1\]\[13\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[1\]\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[1][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[0\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[0\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[1\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[1\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[2\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[2\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[3\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[3\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[4\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[4\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[5\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[5\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[6\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[6\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[7\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[7\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[8\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[8\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[9\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[9\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[10\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[10\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[11\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[11\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[12\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[12\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Discrete_FIR_Filter_coeff\[0\]\[13\] " "No output dependent on input pin \"Discrete_FIR_Filter_coeff\[0\]\[13\]\"" {  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633582909950 "|MaxADC_TOP|Discrete_FIR_Filter_coeff[0][13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1633582909950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1542 " "Implemented 1542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "191 " "Implemented 191 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633582909958 ""} { "Info" "ICUT_CUT_TM_OPINS" "145 " "Implemented 145 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633582909958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1179 " "Implemented 1179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633582909958 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1633582909958 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1633582909958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633582909958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 386 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 386 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633582910061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 13:01:50 2021 " "Processing ended: Thu Oct 07 13:01:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633582910061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633582910061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633582910061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633582910061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1633582913171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633582913181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 13:01:52 2021 " "Processing started: Thu Oct 07 13:01:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633582913181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633582913181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MaxADC -c MaxADC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MaxADC -c MaxADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633582913181 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633582913510 ""}
{ "Info" "0" "" "Project  = MaxADC" {  } {  } 0 0 "Project  = MaxADC" 0 0 "Fitter" 0 0 1633582913510 ""}
{ "Info" "0" "" "Revision = MaxADC" {  } {  } 0 0 "Revision = MaxADC" 0 0 "Fitter" 0 0 1633582913511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1633582913726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633582913727 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MaxADC 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"MaxADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633582913759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633582913839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633582913839 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|wire_pll7_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|wire_pll7_clk\[0\] port" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1633582913941 ""}  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1633582913941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633582914229 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633582914247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633582915527 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633582915527 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915539 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633582915539 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633582915540 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633582915540 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633582915540 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633582915540 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633582915543 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633582915543 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633582915548 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1633582915761 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "331 332 " "No exact pin location assignment(s) for 331 pins of 332 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1633582916323 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1633582918012 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1633582918012 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1633582918012 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1633582918012 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1633582918012 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1633582918012 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1633582918025 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1633582918032 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1633582918036 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out clk_in " "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1633582918089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1633582918089 "|MaxADC_TOP|clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633582918091 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1633582918091 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1633582918104 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1633582918104 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633582918105 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633582918105 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1633582918105 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1633582918105 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633582918105 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633582918105 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633582918105 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1633582918105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node clk_in~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633582918292 ""}  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633582918292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633582918293 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 2773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633582918293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_in_L~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) " "Automatically promoted node rst_in_L~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633582918293 ""}  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633582918293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633582918293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 1355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1633582918293 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1633582918293 ""}  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633582918293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:adc_fir_connection\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ADC:adc_fir_connection\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633582918293 ""}  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633582918293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633582919346 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633582919350 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633582919350 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633582919355 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633582919365 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633582919372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633582919372 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633582919375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633582919444 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1633582919452 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633582919452 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "329 unused 2.5V 185 144 0 " "Number of I/O pins in group: 329 (unused VREF, 2.5V VCCIO, 185 input, 144 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1633582919488 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1633582919488 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1633582919488 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 16 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633582919489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633582919489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633582919489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633582919489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633582919489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633582919489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633582919489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633582919489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633582919489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1633582919489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1633582919489 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|pll7 compensate_clock 0 " "PLL \"ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 150 -1 0 } } { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 290 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 294 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1633582920052 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RefClk " "Node \"RefClk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RefClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1633582920320 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1633582920320 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633582920320 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1633582920328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633582923769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633582924321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633582924448 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633582931571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633582931571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633582933544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633582935908 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633582935908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633582936367 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1633582936367 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633582936367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633582936378 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633582937002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633582937045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633582939498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633582939500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633582942017 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633582944151 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1633582945130 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[8\] " "Pin data_in\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[8] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948587 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[21\] " "Pin data_in\[21\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[21] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948587 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[22\] " "Pin data_in\[22\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[22] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948587 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "clk " "Pin clk is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948587 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_in\[13\] " "Pin filter_in\[13\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filter_in[13] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948587 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[5\]\[8\] " "Pin Discrete_FIR_Filter_coeff\[5\]\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[5][8] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948587 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[3\]\[1\] " "Pin Discrete_FIR_Filter_coeff\[3\]\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[3][1] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948587 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[3\]\[13\] " "Pin Discrete_FIR_Filter_coeff\[3\]\[13\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[3][13] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948587 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[2\]\[0\] " "Pin Discrete_FIR_Filter_coeff\[2\]\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[2][0] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[0\]\[7\] " "Pin Discrete_FIR_Filter_coeff\[0\]\[7\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[0][7] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[0\]\[10\] " "Pin Discrete_FIR_Filter_coeff\[0\]\[10\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[0][10] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_out\[1\] " "Pin Discrete_FIR_Filter_out\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_out[1] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_out\[4\] " "Pin data_out\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_out[4] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[6\]\[1\] " "Pin coeffs_out\[6\]\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[6][1] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[6\]\[9\] " "Pin coeffs_out\[6\]\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[6][9] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[5\]\[12\] " "Pin coeffs_out\[5\]\[12\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[5][12] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[3\]\[5\] " "Pin coeffs_out\[3\]\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[3][5] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[2\]\[3\] " "Pin coeffs_out\[2\]\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[2][3] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[1\]\[8\] " "Pin coeffs_out\[1\]\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[1][8] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948588 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[0\]\[4\] " "Pin coeffs_out\[0\]\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[0][4] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948589 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "clk_enable " "Pin clk_enable is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_enable } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948589 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "write_address\[1\] " "Pin write_address\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { write_address[1] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948589 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "write_address\[2\] " "Pin write_address\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { write_address[2] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948589 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_in\[0\] " "Pin Discrete_FIR_Filter_in\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_in[0] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948589 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_in\[5\] " "Pin Discrete_FIR_Filter_in\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_in[5] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948589 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[4\]\[11\] " "Pin Discrete_FIR_Filter_coeff\[4\]\[11\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[4][11] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948589 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[4\]\[12\] " "Pin Discrete_FIR_Filter_coeff\[4\]\[12\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[4][12] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948589 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[3\]\[9\] " "Pin Discrete_FIR_Filter_coeff\[3\]\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[3][9] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948589 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[0\]\[5\] " "Pin Discrete_FIR_Filter_coeff\[0\]\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[0][5] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_out\[2\] " "Pin data_out\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_out[2] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "ce_out " "Pin ce_out is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ce_out } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_out\[0\] " "Pin filter_out\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filter_out[0] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[6\]\[11\] " "Pin coeffs_out\[6\]\[11\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[6][11] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[5\]\[5\] " "Pin coeffs_out\[5\]\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[5][5] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[5\]\[10\] " "Pin coeffs_out\[5\]\[10\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[5][10] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[1\]\[9\] " "Pin coeffs_out\[1\]\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[1][9] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[0\]\[5\] " "Pin coeffs_out\[0\]\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[0][5] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_out\[4\] " "Pin Discrete_FIR_Filter_out\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_out[4] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948590 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_out\[13\] " "Pin Discrete_FIR_Filter_out\[13\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_out[13] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948591 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[0\] " "Pin data_in\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[0] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948591 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[11\] " "Pin data_in\[11\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[11] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948591 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[27\] " "Pin data_in\[27\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[27] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948591 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_in\[10\] " "Pin coeffs_in\[10\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_in[10] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948591 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_in\[3\] " "Pin filter_in\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filter_in[3] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948591 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_in\[8\] " "Pin Discrete_FIR_Filter_in\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_in[8] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948591 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[6\]\[10\] " "Pin Discrete_FIR_Filter_coeff\[6\]\[10\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[6][10] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948591 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[4\]\[1\] " "Pin Discrete_FIR_Filter_coeff\[4\]\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[4][1] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[4\]\[7\] " "Pin Discrete_FIR_Filter_coeff\[4\]\[7\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[4][7] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[0\]\[11\] " "Pin Discrete_FIR_Filter_coeff\[0\]\[11\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[0][11] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_out\[9\] " "Pin Discrete_FIR_Filter_out\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_out[9] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[3\]\[0\] " "Pin coeffs_out\[3\]\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[3][0] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[3\]\[11\] " "Pin coeffs_out\[3\]\[11\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[3][11] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[2\]\[9\] " "Pin coeffs_out\[2\]\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[2][9] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[1\]\[13\] " "Pin coeffs_out\[1\]\[13\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[1][13] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[0\]\[8\] " "Pin coeffs_out\[0\]\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[0][8] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_out\[0\]\[9\] " "Pin coeffs_out\[0\]\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_out[0][9] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633582948592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.fit.smsg " "Generated suppressed messages file C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633582948811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 70 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5668 " "Peak virtual memory: 5668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633582950721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 13:02:30 2021 " "Processing ended: Thu Oct 07 13:02:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633582950721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633582950721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633582950721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633582950721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633582952713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633582952723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 13:02:32 2021 " "Processing started: Thu Oct 07 13:02:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633582952723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633582952723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MaxADC -c MaxADC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MaxADC -c MaxADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633582952723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1633582953466 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633582956899 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633582957089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633582958562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 13:02:38 2021 " "Processing ended: Thu Oct 07 13:02:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633582958562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633582958562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633582958562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633582958562 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633582959296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633582960778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633582960789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 13:02:40 2021 " "Processing started: Thu Oct 07 13:02:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633582960789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1633582960789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MaxADC -c MaxADC " "Command: quartus_sta MaxADC -c MaxADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1633582960789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1633582961226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1633582963446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1633582963446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582963510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582963511 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1633582963993 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1633582963993 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1633582963993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1633582963993 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1633582963993 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1633582963993 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1633582964005 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1633582964015 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1633582964020 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sensor clk_in " "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sensor is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1633582964103 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1633582964103 "|MaxADC_TOP|clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633582964105 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633582964105 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1633582964113 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633582964113 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633582964113 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633582964113 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1633582964113 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1633582964114 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633582964138 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1633582964150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.407 " "Worst-case setup slack is 44.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.407               0.000 altera_reserved_tck  " "   44.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582964159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582964166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.340 " "Worst-case recovery slack is 97.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.340               0.000 altera_reserved_tck  " "   97.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582964170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.911 " "Worst-case removal slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 altera_reserved_tck  " "    0.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582964174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.620 " "Worst-case minimum pulse width slack is 49.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.620               0.000 altera_reserved_tck  " "   49.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582964178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582964178 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.375 ns " "Worst Case Available Settling Time: 198.375 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582964193 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633582964193 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633582964199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633582964238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633582966794 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sensor clk_in " "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sensor is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1633582967018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1633582967018 "|MaxADC_TOP|clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633582967020 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633582967020 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1633582967022 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633582967022 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633582967022 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633582967022 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1633582967022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.845 " "Worst-case setup slack is 44.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.845               0.000 altera_reserved_tck  " "   44.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.519 " "Worst-case recovery slack is 97.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.519               0.000 altera_reserved_tck  " "   97.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.834 " "Worst-case removal slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 altera_reserved_tck  " "    0.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.645 " "Worst-case minimum pulse width slack is 49.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.645               0.000 altera_reserved_tck  " "   49.645               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967054 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.524 ns " "Worst Case Available Settling Time: 198.524 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967069 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633582967069 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633582967074 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sensor clk_in " "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sensor is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1633582967369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1633582967369 "|MaxADC_TOP|clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633582967370 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633582967370 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1633582967371 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633582967371 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633582967372 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633582967372 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1633582967372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.797 " "Worst-case setup slack is 47.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.797               0.000 altera_reserved_tck  " "   47.797               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.729 " "Worst-case recovery slack is 98.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.729               0.000 altera_reserved_tck  " "   98.729               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.408 " "Worst-case removal slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 altera_reserved_tck  " "    0.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.418 " "Worst-case minimum pulse width slack is 49.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.418               0.000 altera_reserved_tck  " "   49.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633582967395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633582967395 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 199.311 ns " "Worst Case Available Settling Time: 199.311 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1633582967410 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633582967410 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633582969586 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633582969587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633582969689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 13:02:49 2021 " "Processing ended: Thu Oct 07 13:02:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633582969689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633582969689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633582969689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1633582969689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1633582971412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633582971421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 13:02:51 2021 " "Processing started: Thu Oct 07 13:02:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633582971421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633582971421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MaxADC -c MaxADC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MaxADC -c MaxADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633582971421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1633582972831 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1633582973492 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MaxADC.vho C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ simulation " "Generated file MaxADC.vho in folder \"C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633582974014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633582975882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 13:02:55 2021 " "Processing ended: Thu Oct 07 13:02:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633582975882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633582975882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633582975882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633582975882 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 478 s " "Quartus Prime Full Compilation was successful. 0 errors, 478 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633582976605 ""}
