<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v</a>
defines: 
time_elapsed: 1.860s
ram usage: 48076 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpnybs6sxi/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:32</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:56</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-1" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:1</a>: No timescale set for &#34;bsg_wait_cycles&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-1" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:1</a>: Compile module &#34;work@bsg_wait_cycles&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-1" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:1</a>: Top level module &#34;work@bsg_wait_cycles&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpnybs6sxi/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_wait_cycles
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpnybs6sxi/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpnybs6sxi/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_bsg_wait_cycles&#39;.
Warning: wire &#39;\ctr_r&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-13" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:13</a>.0-13.0.
Warning: wire &#39;\ctr_n&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:19</a>.0-19.0.
Warning: wire &#39;\ctr_n&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:22</a>.0-22.0.
Warning: wire &#39;\ctr_n&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:25</a>.0-25.0.
Warning: wire &#39;\ctr_n&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:28</a>.0-28.0.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bsg_wait_cycles

2.2. Analyzing design hierarchy..
Top module:  \work_bsg_wait_cycles
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>$3 in module work_bsg_wait_cycles.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_bsg_wait_cycles.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>$3&#39;.
     1/3: $3\ctr_n[30:0]
     2/3: $2\ctr_n[30:0]
     3/3: $1\ctr_n[30:0]
Creating decoders for process `\work_bsg_wait_cycles.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_bsg_wait_cycles.\ctr_n&#39; from process `\work_bsg_wait_cycles.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>$3&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_bsg_wait_cycles.\ready_r_o&#39; using process `\work_bsg_wait_cycles.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>$1&#39;.
  created $dff cell `$procdff$24&#39; with positive edge clock.
Creating register for signal `\work_bsg_wait_cycles.\ctr_r&#39; using process `\work_bsg_wait_cycles.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>$1&#39;.
  created $dff cell `$procdff$25&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\work_bsg_wait_cycles.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>$3&#39;.
Removing empty process `work_bsg_wait_cycles.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>$3&#39;.
Removing empty process `work_bsg_wait_cycles.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>$1&#39;.
Cleaned up 3 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_wait_cycles..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_bsg_wait_cycles ===

   Number of wires:                 27
   Number of wire bits:            448
   Number of public wires:           6
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            1
     $dff                            2
     $eq                             1
     $mux                            6
     $ne                             1

8. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_wait_cycles..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bsg_wait_cycles&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;bsg_cache_pkg::amo_support_level_arithmetic_lp&#34;: &#34;00000000000000000000000111111111&#34;,
        &#34;bsg_cache_pkg::amo_support_level_logical_lp&#34;: &#34;00000000000000000000000000011101&#34;,
        &#34;bsg_cache_pkg::amo_support_level_none_lp&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;bsg_cache_pkg::amo_support_level_swap_lp&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cycles_p&#34;: &#34;&#34;inv&#34;&#34;
      },
      &#34;ports&#34;: {
        &#34;clk_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;reset_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;activate_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;ready_r_o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:28</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000011111&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:28</a>.0-28.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:14</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000011111&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000101000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 100 ]
          }
        },
        &#34;$ne$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:27</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$ne&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000011111&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000101000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:27</a>.0-27.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 101 ]
          }
        },
        &#34;$procdff$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 100 ],
            &#34;Q&#34;: [ 5 ]
          }
        },
        &#34;$procdff$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000011111&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            &#34;Q&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
          }
        },
        &#34;$procmux$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000011111&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ]
          }
        },
        &#34;$procmux$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000011111&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ]
          }
        },
        &#34;$procmux$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000011111&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225 ]
          }
        },
        &#34;$procmux$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000011111&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256 ]
          }
        },
        &#34;$procmux$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000011111&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
          }
        },
        &#34;$procmux$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000011111&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            &#34;B&#34;: [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            &#34;S&#34;: [ 101 ],
            &#34;Y&#34;: [ 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\ctr_n[30:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>.0-17.0&#34;
          }
        },
        &#34;$0\\ctr_r[30:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>.0-11.0&#34;
          }
        },
        &#34;$0\\ready_r_o[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 100 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>.0-11.0&#34;
          }
        },
        &#34;$1\\ctr_n[30:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>.0-17.0&#34;
          }
        },
        &#34;$2\\ctr_n[30:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>.0-17.0&#34;
          }
        },
        &#34;$3\\ctr_n[30:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>.0-17.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:28</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:28</a>.0-28.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:14</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 100 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:14</a>.0-14.0&#34;
          }
        },
        &#34;$ne$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:27</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 101 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:27</a>.0-27.0&#34;
          }
        },
        &#34;$procmux$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$11_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$14_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$17_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$19_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$20_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$22_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$23_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$8_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 101 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;activate_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-5" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:5</a>.0-5.0&#34;
          }
        },
        &#34;clk_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-3" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:3</a>.0-3.0&#34;
          }
        },
        &#34;ctr_n&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:9</a>.0-9.0&#34;
          }
        },
        &#34;ctr_r&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:9</a>.0-9.0&#34;
          }
        },
        &#34;ready_r_o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-6" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:6</a>.0-6.0&#34;
          }
        },
        &#34;reset_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-4" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:4</a>.0-4.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_bsg_wait_cycles&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_bsg_wait_cycles(clk_i, reset_i, activate_i, ready_r_o);
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>.0-17.0&#34; *)
  wire [30:0] _00_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>.0-11.0&#34; *)
  wire [30:0] _01_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:11</a>.0-11.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>.0-17.0&#34; *)
  wire [30:0] _03_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>.0-17.0&#34; *)
  wire [30:0] _04_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:17</a>.0-17.0&#34; *)
  wire [30:0] _05_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:28</a>.0-28.0&#34; *)
  wire [31:0] _06_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:14</a>.0-14.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:27</a>.0-27.0&#34; *)
  wire _08_;
  wire [30:0] _09_;
  wire _10_;
  wire [30:0] _11_;
  wire _12_;
  wire [30:0] _13_;
  wire _14_;
  wire [30:0] _15_;
  wire _16_;
  wire [30:0] _17_;
  wire _18_;
  wire [30:0] _19_;
  wire _20_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-5" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:5</a>.0-5.0&#34; *)
  input activate_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-3" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:3</a>.0-3.0&#34; *)
  input clk_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:9</a>.0-9.0&#34; *)
  wire [30:0] ctr_n;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:9</a>.0-9.0&#34; *)
  reg [30:0] ctr_r;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-6" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:6</a>.0-6.0&#34; *)
  output ready_r_o;
  reg ready_r_o;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-4" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:4</a>.0-4.0&#34; *)
  input reset_i;
  assign _06_ = 32&#39;(ctr_r) + (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:28</a>.0-28.0&#34; *) 32&#39;d1;
  assign _07_ = 40&#39;(ctr_n) == (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:14</a>.0-14.0&#34; *) 40&#39;h22696e7622;
  assign _08_ = 40&#39;(ctr_r) != (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:27</a>.0-27.0&#34; *) 40&#39;h22696e7622;
  always @(posedge clk_i)
      ready_r_o &lt;= _07_;
  always @(posedge clk_i)
      ctr_r &lt;= _17_;
  assign _09_ = _10_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 31&#39;hxxxxxxxx : _19_;
  assign _11_ = _12_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 31&#39;hxxxxxxxx : _09_;
  assign _13_ = _14_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 31&#39;h00000000 : _05_;
  assign _15_ = _16_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 31&#39;hxxxxxxxx : _13_;
  assign _17_ = _18_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 31&#39;h696e7622 : _04_;
  assign _19_ = _20_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _06_[30:0] : ctr_r;
  assign _00_ = _03_;
  assign _02_ = _07_;
  assign _01_ = ctr_n;
  assign _20_ = _08_;
  assign _10_ = activate_i;
  assign _12_ = reset_i;
  assign _05_ = _11_;
  assign _14_ = activate_i;
  assign _16_ = reset_i;
  assign _04_ = _15_;
  assign _18_ = reset_i;
  assign _03_ = _17_;
  assign ctr_n = _17_;
endmodule

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: dbef710ede, CPU: user 0.04s system 0.00s, MEM: 16.52 MB peak
Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 24% 2x check (0 sec), ...

</pre>
</body>