EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:tm-kicad-lib
LIBS:tessel-v2-cache
EELAYER 25 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 1 8
Title "Tessel v2"
Date ""
Rev ""
Comp "Technical Machine"
Comment1 "Copyright 2014 Technical Machine Inc."
Comment2 "CC-BY-SA"
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4200 2700 2100 5500
U 548C90C9
F0 "MEDIATEK" 60
F1 "tessel-v2-mediatek.sch" 60
F2 "DDR" I R 6300 2850 60 
$EndSheet
$Sheet
S 7700 4500 2000 1200
U 548CB640
F0 "POWER" 60
F1 "tessel-v2-power.sch" 60
$EndSheet
$Sheet
S 7700 6200 2000 2000
U 548CB7C3
F0 "I/O" 60
F1 "tessel-v2-io.sch" 60
$EndSheet
$Sheet
S 11000 2700 2100 5500
U 548CB895
F0 "COPROCESSOR" 60
F1 "tessel-v2-coprocessor.sch" 60
F2 "PORT_B_MOSI" B L 11000 7250 60 
F3 "PORT_B_SCK" B L 11000 7350 60 
F4 "PORT_B_~CS" B L 11000 7450 60 
F5 "PORT_B_MISO" B L 11000 7150 60 
F6 "PORT_B_SDA" B L 11000 7650 60 
F7 "PORT_B_SCL" B L 11000 7750 60 
F8 "PORT_B_TX" B L 11000 7950 60 
F9 "PORT_B_RX" B L 11000 8050 60 
F10 "PORT_A_SDA" B L 11000 5250 60 
F11 "PORT_A_SCL" B L 11000 5350 60 
F12 "PORT_A_TX" B L 11000 5550 60 
F13 "PORT_A_RX" B L 11000 5650 60 
F14 "CP_BRIDGE_MOSI" B L 11000 2850 60 
F15 "CP_BRIDGE_SCK" B L 11000 3050 60 
F16 "CP_BRIDGE_~CS" B L 11000 3150 60 
F17 "CP_BRIDGE_MISO" B L 11000 2950 60 
F18 "CP_BRIDGE_SDA" B L 11000 3350 60 
F19 "CP_BRIDGE_SCL" B L 11000 3450 60 
F20 "CP_BRIDGE_SAM_TX" B L 11000 3650 60 
F21 "CP_BRIDGE_SAM_RX" B L 11000 3750 60 
F22 "PORT_A_MOSI" B L 11000 4750 60 
F23 "PORT_A_SCK" B L 11000 4850 60 
F24 "PORT_A_~CS" B L 11000 4950 60 
F25 "PORT_A_MISO" B L 11000 5050 60 
F26 "SAM_USB_DP" B L 11000 5950 60 
F27 "SAM_USB_DM" B L 11000 6050 60 
F28 "SWCLK" I L 11000 6600 60 
F29 "SWDIO" B L 11000 6700 60 
F30 "SAM_~RESET" I L 11000 6400 60 
$EndSheet
$EndSCHEMATC
