# vsim tb_cpu 
# Start time: 00:20:15 on Oct 08,2025
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.pcUnit
# Loading work.instructionMemory
# Loading work.controlUnit
# Loading work.aluControl
# Loading work.regfile
# Loading work.alu32
# Loading work.BitALU
# Loading work.dataMemory
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pc'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_cpu/dut/programCounter File: src/cpu.v Line: 43
# Error loading design
# End time: 00:20:15 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
