Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 15:38:14 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file ram_test_utilization_placed.rpt -pb ram_test_utilization_placed.pb
| Design       : ram_test
| Device       : xazu5evsfvc784-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 1106 |     0 |    117120 |  0.94 |
|   LUT as Logic             |  985 |     0 |    117120 |  0.84 |
|   LUT as Memory            |  121 |     0 |     57600 |  0.21 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |   89 |     0 |           |       |
| CLB Registers              | 1962 |     0 |    234240 |  0.84 |
|   Register as Flip Flop    | 1962 |     0 |    234240 |  0.84 |
|   Register as Latch        |    0 |     0 |    234240 |  0.00 |
| CARRY8                     |   24 |     0 |     14640 |  0.16 |
| F7 Muxes                   |   15 |     0 |     58560 |  0.03 |
| F8 Muxes                   |    0 |     0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |     14640 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 205   |          Yes |           - |        Reset |
| 20    |          Yes |         Set |            - |
| 1696  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  323 |     0 |     14640 |  2.21 |
|   CLBL                                     |  231 |     0 |           |       |
|   CLBM                                     |   92 |     0 |           |       |
| LUT as Logic                               |  985 |     0 |    117120 |  0.84 |
|   using O5 output only                     |   48 |       |           |       |
|   using O6 output only                     |  720 |       |           |       |
|   using O5 and O6                          |  217 |       |           |       |
| LUT as Memory                              |  121 |     0 |     57600 |  0.21 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |   89 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   36 |       |           |       |
|     using O5 and O6                        |   53 |       |           |       |
| CLB Registers                              | 1962 |     0 |    234240 |  0.84 |
|   Register driven from within the CLB      |  823 |       |           |       |
|   Register driven from outside the CLB     | 1139 |       |           |       |
|     LUT in front of the register is unused |  903 |       |           |       |
|     LUT in front of the register is used   |  236 |       |           |       |
| Unique Control Sets                        |  121 |       |     29280 |  0.41 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  6.5 |     0 |       144 |  4.51 |
|   RAMB36/FIFO*    |    6 |     0 |       144 |  4.17 |
|     RAMB36E2 only |    6 |       |           |       |
|   RAMB18          |    1 |     0 |       288 |  0.35 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1248 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     3 |       252 |  1.19 |
| HPIOB_M          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       352 |  0.57 |
|   BUFGCE             |    2 |     0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 1696 |            Register |
| LUT6      |  395 |                 CLB |
| LUT3      |  248 |                 CLB |
| LUT4      |  210 |                 CLB |
| FDCE      |  205 |            Register |
| LUT5      |  180 |                 CLB |
| LUT2      |  137 |                 CLB |
| SRL16E    |   73 |                 CLB |
| SRLC32E   |   67 |                 CLB |
| RAMD32    |   56 |                 CLB |
| FDPE      |   41 |            Register |
| LUT1      |   32 |                 CLB |
| CARRY8    |   24 |                 CLB |
| FDSE      |   20 |            Register |
| MUXF7     |   15 |                 CLB |
| RAMS32    |    8 |                 CLB |
| RAMB36E2  |    6 |           Block Ram |
| SRLC16E   |    2 |                 CLB |
| IBUFCTRL  |    2 |              Others |
| BUFGCE    |    2 |               Clock |
| RAMB18E2  |    1 |           Block Ram |
| INBUF     |    1 |                 I/O |
| DIFFINBUF |    1 |                 I/O |
| BSCANE2   |    1 |       Configuration |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| ram_ip   |    1 |
| ila_0    |    1 |
| dbg_hub  |    1 |
+----------+------+


