// Seed: 2656070316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_18 - 1;
  id_29(
      id_5 == 1, id_20
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1
);
  wor id_3, id_4, id_5;
  wire id_6;
  module_0(
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_4,
      id_3,
      id_4,
      id_4,
      id_5,
      id_6,
      id_5,
      id_3,
      id_4,
      id_4,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_3,
      id_5
  );
  rtran (.id_0(id_5 == 1'd0 - ""), .id_1(id_4));
endmodule
