{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@286:296@HdlIdDef", "wire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [7:0] dbg_status;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@289:299", "wire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [7:0] dbg_status;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@281:291", "\n// ID signals from the DMAC, just for debugging\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [7:0] dbg_status;\n"], ["hdl/library/axi_dmac/axi_dmac.v@288:298", "wire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [7:0] dbg_status;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@284:294", "wire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [7:0] dbg_status;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@283:293", "wire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [7:0] dbg_status;\n\nassign m_dest_axi_araddr = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@285:295", "wire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [7:0] dbg_status;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@282:292", "// ID signals from the DMAC, just for debugging\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [7:0] dbg_status;\n\n"]], "Diff Content": {"Delete": [], "Add": [[291, "wire [31:0] dbg_ids;\n"]]}}