 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:40:05 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                          2004
Number of cells:                         1756
Number of combinational cells:           1555
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        244
Number of references:                      37

Combinational area:               3248.468617
Buf/Inv area:                      348.177282
Noncombinational area:            1290.034986
Macro/Black Box area:                0.000000
Net Interconnect area:            1092.992034

Total cell area:                  4538.503603
Total area:                       5631.495637
1
