Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue May 31 19:44:18 2022
| Host         : ajit4-ProLiant-ML10 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : top_level
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: test_inst/mcore_inst/PMODE_0_0_inst/Shallow.notSaveSlot.queue/qD1.RB.full_flag/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.096        0.000                      0               254511        0.013        0.000                      0               254511        1.100        0.000                       0                 90109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_1  {0.000 3.200}        6.400           156.239         
  clk_out2_clk_wiz_1  {0.000 6.696}        13.392          74.673          
  clkfbout_clk_wiz_1  {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_1        0.096        0.000                      0                32515        0.040        0.000                      0                32515        2.432        0.000                       0                 12057  
  clk_out2_clk_wiz_1        0.103        0.000                      0               221416        0.013        0.000                      0               221416        5.928        0.000                       0                 78048  
  clkfbout_clk_wiz_1                                                                                                                                                   43.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        4.591        0.000                      0                  290        0.259        0.000                      0                  290  
**async_default**   clk_out2_clk_wiz_1  clk_out2_clk_wiz_1       11.655        0.000                      0                  290        0.254        0.000                      0                  290  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.930ns (15.126%)  route 5.219ns (84.874%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.202ns = ( 5.199 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.939    -1.860    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X95Y12         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.223    -1.637 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][3]/Q
                         net (fo=2, routed)           0.554    -1.082    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[3]
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.054    -1.028 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][3]_i_7/O
                         net (fo=3, routed)           0.274    -0.755    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][3]
    SLICE_X95Y13         LUT6 (Prop_lut6_I5_O)        0.137    -0.618 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0/O
                         net (fo=1, routed)           0.455    -0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_19__0_n_0
    SLICE_X96Y14         LUT6 (Prop_lut6_I3_O)        0.043    -0.120 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9__0/O
                         net (fo=1, routed)           0.320     0.201    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]_0
    SLICE_X94Y14         LUT6 (Prop_lut6_I4_O)        0.043     0.244 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_5__2/O
                         net (fo=24, routed)          0.234     0.477    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]
    SLICE_X94Y13         LUT6 (Prop_lut6_I0_O)        0.043     0.520 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][9]_i_5/O
                         net (fo=3, routed)           0.316     0.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_16
    SLICE_X91Y13         LUT4 (Prop_lut4_I3_O)        0.043     0.880 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_18/O
                         net (fo=1, routed)           0.424     1.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]_2
    SLICE_X89Y15         LUT6 (Prop_lut6_I5_O)        0.043     1.347 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_9/O
                         net (fo=1, routed)           0.397     1.745    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_19
    SLICE_X89Y13         LUT6 (Prop_lut6_I4_O)        0.043     1.788 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4__0/O
                         net (fo=25, routed)          0.246     2.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][15]
    SLICE_X89Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, routed)           0.251     2.328    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][5]
    SLICE_X85Y11         LUT2 (Prop_lut2_I0_O)        0.043     2.371 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17/O
                         net (fo=1, routed)           0.573     2.944    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_17_n_0
    SLICE_X86Y15         LUT6 (Prop_lut6_I0_O)        0.043     2.987 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12/O
                         net (fo=1, routed)           0.281     3.268    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_12_n_0
    SLICE_X84Y15         LUT6 (Prop_lut6_I3_O)        0.043     3.311 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_6/O
                         net (fo=28, routed)          0.253     3.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_0
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.043     3.607 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_2__4/O
                         net (fo=3, routed)           0.326     3.933    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]_1
    SLICE_X80Y15         LUT2 (Prop_lut2_I1_O)        0.043     3.976 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75/O
                         net (fo=1, routed)           0.313     4.289    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_1__75_n_0
    SLICE_X80Y16         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.801     5.199    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X80Y16         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                         clock pessimism             -0.702     4.497    
                         clock uncertainty           -0.090     4.407    
    SLICE_X80Y16         FDRE (Setup_fdre_C_D)       -0.022     4.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mac_rx_instance/RX_FIFO_pipe_read_data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.883%)  route 0.107ns (54.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.906    -0.430    mac_rx_instance/clk_out1
    SLICE_X3Y49          FDRE                                         r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.091    -0.339 r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[56]/Q
                         net (fo=2, routed)           0.107    -0.231    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_data_reg[72]_0[50]
    SLICE_X3Y50          FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.119    -0.499    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/clk_out1
    SLICE_X3Y50          FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[56]/C
                         clock pessimism              0.214    -0.285    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.013    -0.272    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[56]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mac_rx_instance/RX_FIFO_pipe_read_data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.883%)  route 0.107ns (54.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.906    -0.430    mac_rx_instance/clk_out1
    SLICE_X3Y49          FDRE                                         r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.091    -0.339 f  mac_rx_instance/RX_FIFO_pipe_read_data_reg[56]/Q
                         net (fo=2, routed)           0.107    -0.231    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_data_reg[72]_0[50]
    SLICE_X3Y50          FDRE                                         f  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.119    -0.499    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/clk_out1
    SLICE_X3Y50          FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[56]/C
                         clock pessimism              0.214    -0.285    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.013    -0.272    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[56]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.callee_mtag_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.459%)  route 0.106ns (51.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.891    -0.445    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X23Y32         FDRE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.callee_mtag_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.345 r  nic_instance/accessMemory_arbiter/multipleRequesters.callee_mtag_reg_reg[3]/Q
                         net (fo=2, routed)           0.106    -0.238    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/DIA1
    SLICE_X24Y32         RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.171    -0.447    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/WCLK
    SLICE_X24Y32         RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/RAMA_D1/CLK
                         clock pessimism              0.034    -0.413    
    SLICE_X24Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.305    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.callee_mtag_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.459%)  route 0.106ns (51.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.891    -0.445    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X23Y32         FDRE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.callee_mtag_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.345 f  nic_instance/accessMemory_arbiter/multipleRequesters.callee_mtag_reg_reg[3]/Q
                         net (fo=2, routed)           0.106    -0.238    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/DIA1
    SLICE_X24Y32         RAMD32                                       f  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.171    -0.447    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/WCLK
    SLICE_X24Y32         RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/RAMA_D1/CLK
                         clock pessimism              0.034    -0.413    
    SLICE_X24Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.305    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_114_115/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nic_instance/getTxPacketPointerFromServer_instance/data_path.popFromQueue_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.500%)  route 0.145ns (61.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.864    -0.472    nic_instance/getTxPacketPointerFromServer_instance/data_path.popFromQueue_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X31Y47         FDRE                                         r  nic_instance/getTxPacketPointerFromServer_instance/data_path.popFromQueue_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.091    -0.381 r  nic_instance/getTxPacketPointerFromServer_instance/data_path.popFromQueue_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/Q
                         net (fo=1, routed)           0.145    -0.235    nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[0]
    SLICE_X30Y50         FDRE                                         r  nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.075    -0.543    nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X30Y50         FDRE                                         r  nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[0]/C
                         clock pessimism              0.214    -0.329    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.021    -0.308    nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nic_instance/getTxPacketPointerFromServer_instance/data_path.popFromQueue_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.500%)  route 0.145ns (61.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.864    -0.472    nic_instance/getTxPacketPointerFromServer_instance/data_path.popFromQueue_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X31Y47         FDRE                                         r  nic_instance/getTxPacketPointerFromServer_instance/data_path.popFromQueue_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.091    -0.381 f  nic_instance/getTxPacketPointerFromServer_instance/data_path.popFromQueue_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/Q
                         net (fo=1, routed)           0.145    -0.235    nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[0]
    SLICE_X30Y50         FDRE                                         f  nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.075    -0.543    nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X30Y50         FDRE                                         r  nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[0]/C
                         clock pessimism              0.214    -0.329    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.021    -0.308    nic_instance/getTxPacketPointerFromServer_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.118ns (36.138%)  route 0.209ns (63.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.886    -0.450    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X24Y20         FDRE                                         r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.118    -0.332 r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/Q
                         net (fo=11, routed)          0.209    -0.123    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/ADDRD2
    SLICE_X24Y19         RAMD32                                       r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.169    -0.449    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/WCLK
    SLICE_X24Y19         RAMD32                                       r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.012    -0.437    
    SLICE_X24Y19         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.196    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.118ns (36.138%)  route 0.209ns (63.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.886    -0.450    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X24Y20         FDRE                                         r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.118    -0.332 f  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/Q
                         net (fo=11, routed)          0.209    -0.123    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/ADDRD2
    SLICE_X24Y19         RAMD32                                       f  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.169    -0.449    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/WCLK
    SLICE_X24Y19         RAMD32                                       r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.012    -0.437    
    SLICE_X24Y19         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.196    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.118ns (36.138%)  route 0.209ns (63.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.886    -0.450    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X24Y20         FDRE                                         r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.118    -0.332 r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/Q
                         net (fo=11, routed)          0.209    -0.123    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/ADDRD2
    SLICE_X24Y19         RAMD32                                       r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.169    -0.449    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/WCLK
    SLICE_X24Y19         RAMD32                                       r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.012    -0.437    
    SLICE_X24Y19         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.196    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.118ns (36.138%)  route 0.209ns (63.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.886    -0.450    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X24Y20         FDRE                                         r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.118    -0.332 f  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[2]/Q
                         net (fo=11, routed)          0.209    -0.123    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/ADDRD2
    SLICE_X24Y19         RAMD32                                       f  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.169    -0.449    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/WCLK
    SLICE_X24Y19         RAMD32                                       r  nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.012    -0.437    
    SLICE_X24Y19         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.196    nic_instance/accessMemory_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         6.400       4.561      RAMB18_X0Y28     DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.400       206.960    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X68Y28     nic_instance/NicRegisterAccessDaemon_instance/data_path.W_index_216_delayed_5_0_217_inst_block.W_index_216_delayed_5_0_217_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X46Y45     nic_instance/transmitEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_30_31/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[1].bb/mem_array_reg_9_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.148ns  (logic 0.266ns (2.190%)  route 11.882ns (97.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 11.746 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 r  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.411    10.334    bram/bbGen[1].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X10Y65        RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_9_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.358    11.746    bram/bbGen[1].bb/clk_out2
    RAMB36_X10Y65        RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_9_3/CLKARDCLK
                         clock pessimism             -0.796    10.951    
                         clock uncertainty           -0.098    10.853    
    RAMB36_X10Y65        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.437    bram/bbGen[1].bb/mem_array_reg_9_3
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[1].bb/mem_array_reg_9_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.148ns  (logic 0.266ns (2.190%)  route 11.882ns (97.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 11.746 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 f  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 r  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.411    10.334    bram/bbGen[1].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X10Y65        RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_9_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.358    11.746    bram/bbGen[1].bb/clk_out2
    RAMB36_X10Y65        RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_9_3/CLKARDCLK
                         clock pessimism             -0.796    10.951    
                         clock uncertainty           -0.098    10.853    
    RAMB36_X10Y65        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.437    bram/bbGen[1].bb/mem_array_reg_9_3
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[1].bb/mem_array_reg_9_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.148ns  (logic 0.266ns (2.190%)  route 11.882ns (97.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 11.746 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 f  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.411    10.334    bram/bbGen[1].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X10Y65        RAMB36E1                                     f  bram/bbGen[1].bb/mem_array_reg_9_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.358    11.746    bram/bbGen[1].bb/clk_out2
    RAMB36_X10Y65        RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_9_3/CLKARDCLK
                         clock pessimism             -0.796    10.951    
                         clock uncertainty           -0.098    10.853    
    RAMB36_X10Y65        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.437    bram/bbGen[1].bb/mem_array_reg_9_3
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[1].bb/mem_array_reg_9_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.148ns  (logic 0.266ns (2.190%)  route 11.882ns (97.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 11.746 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 f  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 f  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.411    10.334    bram/bbGen[1].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X10Y65        RAMB36E1                                     f  bram/bbGen[1].bb/mem_array_reg_9_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.358    11.746    bram/bbGen[1].bb/clk_out2
    RAMB36_X10Y65        RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_9_3/CLKARDCLK
                         clock pessimism             -0.796    10.951    
                         clock uncertainty           -0.098    10.853    
    RAMB36_X10Y65        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.437    bram/bbGen[1].bb/mem_array_reg_9_3
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[3].bb/mem_array_reg_14_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.439ns  (logic 0.266ns (2.138%)  route 12.173ns (97.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 12.041 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 r  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.702    10.625    bram/bbGen[3].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X3Y83         RAMB36E1                                     r  bram/bbGen[3].bb/mem_array_reg_14_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.653    12.041    bram/bbGen[3].bb/clk_out2
    RAMB36_X3Y83         RAMB36E1                                     r  bram/bbGen[3].bb/mem_array_reg_14_2/CLKARDCLK
                         clock pessimism             -0.796    11.246    
                         clock uncertainty           -0.098    11.148    
    RAMB36_X3Y83         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.732    bram/bbGen[3].bb/mem_array_reg_14_2
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[3].bb/mem_array_reg_14_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.439ns  (logic 0.266ns (2.138%)  route 12.173ns (97.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 12.041 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 f  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 r  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.702    10.625    bram/bbGen[3].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X3Y83         RAMB36E1                                     r  bram/bbGen[3].bb/mem_array_reg_14_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.653    12.041    bram/bbGen[3].bb/clk_out2
    RAMB36_X3Y83         RAMB36E1                                     r  bram/bbGen[3].bb/mem_array_reg_14_2/CLKARDCLK
                         clock pessimism             -0.796    11.246    
                         clock uncertainty           -0.098    11.148    
    RAMB36_X3Y83         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.732    bram/bbGen[3].bb/mem_array_reg_14_2
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[3].bb/mem_array_reg_14_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.439ns  (logic 0.266ns (2.138%)  route 12.173ns (97.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 12.041 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 f  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.702    10.625    bram/bbGen[3].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X3Y83         RAMB36E1                                     f  bram/bbGen[3].bb/mem_array_reg_14_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.653    12.041    bram/bbGen[3].bb/clk_out2
    RAMB36_X3Y83         RAMB36E1                                     r  bram/bbGen[3].bb/mem_array_reg_14_2/CLKARDCLK
                         clock pessimism             -0.796    11.246    
                         clock uncertainty           -0.098    11.148    
    RAMB36_X3Y83         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.732    bram/bbGen[3].bb/mem_array_reg_14_2
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[3].bb/mem_array_reg_14_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.439ns  (logic 0.266ns (2.138%)  route 12.173ns (97.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 12.041 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 f  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 f  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.702    10.625    bram/bbGen[3].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X3Y83         RAMB36E1                                     f  bram/bbGen[3].bb/mem_array_reg_14_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.653    12.041    bram/bbGen[3].bb/clk_out2
    RAMB36_X3Y83         RAMB36E1                                     r  bram/bbGen[3].bb/mem_array_reg_14_2/CLKARDCLK
                         clock pessimism             -0.796    11.246    
                         clock uncertainty           -0.098    11.148    
    RAMB36_X3Y83         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.732    bram/bbGen[3].bb/mem_array_reg_14_2
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[1].bb/mem_array_reg_2_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.446ns  (logic 0.266ns (2.137%)  route 12.180ns (97.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 12.048 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 r  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.709    10.631    bram/bbGen[1].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X3Y81         RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_2_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.660    12.048    bram/bbGen[1].bb/clk_out2
    RAMB36_X3Y81         RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_2_2/CLKARDCLK
                         clock pessimism             -0.796    11.253    
                         clock uncertainty           -0.098    11.155    
    RAMB36_X3Y81         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.739    bram/bbGen[1].bb/mem_array_reg_2_2
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            bram/bbGen[1].bb/mem_array_reg_2_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.446ns  (logic 0.266ns (2.137%)  route 12.180ns (97.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 12.048 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.815ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.984    -1.815    qb_req_mem/qDGt1.NTB.rdpReg/clk_out2
    SLICE_X9Y53          FDRE                                         r  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.223    -1.592 f  qb_req_mem/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=208, routed)         0.471    -1.120    qb_req_mem/qDGt1.NTB.rdpReg/read_pointer
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.043    -1.077 r  qb_req_mem/qDGt1.NTB.rdpReg/mem_array_reg_0_0_i_5/O
                         net (fo=1024, routed)       11.709    10.631    bram/bbGen[1].bb/MUX_TO_MEM_REQUEST_BUF_pipe_read_data[20]
    RAMB36_X3Y81         RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_2_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.660    12.048    bram/bbGen[1].bb/clk_out2
    RAMB36_X3Y81         RAMB36E1                                     r  bram/bbGen[1].bb/mem_array_reg_2_2/CLKARDCLK
                         clock pessimism             -0.796    11.253    
                         clock uncertainty           -0.098    11.155    
    RAMB36_X3Y81         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.739    bram/bbGen[1].bb/mem_array_reg_2_2
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  0.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_19/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_19/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.678%)  route 0.135ns (51.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.626    -0.710    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X163Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y249       FDRE (Prop_fdre_C_Q)         0.100    -0.610 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_19/Q
                         net (fo=1, routed)           0.135    -0.475    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0[19]
    SLICE_X163Y250       LUT5 (Prop_lut5_I3_O)        0.028    -0.447 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/Mmux_data_to_unload_register111/O
                         net (fo=1, routed)           0.000    -0.447    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/data_to_unload_register[19]
    SLICE_X163Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.816    -0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X163Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_19/C
                         clock pessimism              0.282    -0.520    
    SLICE_X163Y250       FDRE (Hold_fdre_C_D)         0.060    -0.460    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_19
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_19/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_19/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.678%)  route 0.135ns (51.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.626    -0.710    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X163Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y249       FDRE (Prop_fdre_C_Q)         0.100    -0.610 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_19/Q
                         net (fo=1, routed)           0.135    -0.475    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0[19]
    SLICE_X163Y250       LUT5 (Prop_lut5_I3_O)        0.028    -0.447 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/Mmux_data_to_unload_register111/O
                         net (fo=1, routed)           0.000    -0.447    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/data_to_unload_register[19]
    SLICE_X163Y250       FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.816    -0.802    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X163Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_19/C
                         clock pessimism              0.282    -0.520    
    SLICE_X163Y250       FDRE (Hold_fdre_C_D)         0.060    -0.460    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide32_instance/data_path.operator_short_divide_24_pipelined_optimised_9779_block.call_stmt_11353_call/data_path.slice_11193_inst_block.slice_11193_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_19
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.402%)  route 0.167ns (56.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    -0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.586    -0.750    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X137Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y249       FDRE (Prop_fdre_C_Q)         0.100    -0.650 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_4/Q
                         net (fo=1, routed)           0.167    -0.483    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0[4]
    SLICE_X137Y250       LUT5 (Prop_lut5_I3_O)        0.028    -0.455 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/Mmux_data_to_unload_register451/O
                         net (fo=1, routed)           0.000    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/data_to_unload_register[4]
    SLICE_X137Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.775    -0.843    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X137Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_4/C
                         clock pessimism              0.282    -0.561    
    SLICE_X137Y250       FDRE (Hold_fdre_C_D)         0.060    -0.501    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_4
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.402%)  route 0.167ns (56.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    -0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.586    -0.750    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X137Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y249       FDRE (Prop_fdre_C_Q)         0.100    -0.650 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_4/Q
                         net (fo=1, routed)           0.167    -0.483    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0[4]
    SLICE_X137Y250       LUT5 (Prop_lut5_I3_O)        0.028    -0.455 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/Mmux_data_to_unload_register451/O
                         net (fo=1, routed)           0.000    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/data_to_unload_register[4]
    SLICE_X137Y250       FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.775    -0.843    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X137Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_4/C
                         clock pessimism              0.282    -0.561    
    SLICE_X137Y250       FDRE (Hold_fdre_C_D)         0.060    -0.501    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_4
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_44/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_44/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.736%)  route 0.131ns (47.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.731    -0.605    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X62Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_44/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.487 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_44/Q
                         net (fo=1, routed)           0.131    -0.356    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1[44]
    SLICE_X62Y101        LUT6 (Prop_lut6_I2_O)        0.028    -0.328 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/Mmux_data_to_unload_register391/O
                         net (fo=1, routed)           0.000    -0.328    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/data_to_unload_register[44]
    SLICE_X62Y101        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_44/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.921    -0.697    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X62Y101        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_44/C
                         clock pessimism              0.234    -0.463    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.087    -0.376    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_44
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_44/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_44/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.736%)  route 0.131ns (47.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.731    -0.605    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X62Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_44/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.487 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_44/Q
                         net (fo=1, routed)           0.131    -0.356    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1[44]
    SLICE_X62Y101        LUT6 (Prop_lut6_I2_O)        0.028    -0.328 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/Mmux_data_to_unload_register391/O
                         net (fo=1, routed)           0.000    -0.328    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/data_to_unload_register[44]
    SLICE_X62Y101        FDRE                                         f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_44/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.921    -0.697    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X62Y101        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_44/C
                         clock pessimism              0.234    -0.463    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.087    -0.376    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_44
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/debug_aggr_inst/AJIT_to_ENV_debug_response_0_0_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_0_20/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_20/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.155ns (55.666%)  route 0.123ns (44.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.716    -0.620    test_inst/mcore_inst/clk
    SLICE_X55Y149        FDRE                                         r  test_inst/mcore_inst/debug_aggr_inst/AJIT_to_ENV_debug_response_0_0_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_0_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.091    -0.529 r  test_inst/mcore_inst/debug_aggr_inst/AJIT_to_ENV_debug_response_0_0_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_0_20/Q
                         net (fo=1, routed)           0.123    -0.405    test_inst/mcore_inst/debug_aggr_inst/AJIT_to_ENV_debug_response_0_0_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_0[20]
    SLICE_X52Y150        LUT5 (Prop_lut5_I3_O)        0.064    -0.341 r  test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/Mmux_read_data131/O
                         net (fo=2, routed)           0.000    -0.341    test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.data_out[20]
    SLICE_X52Y150        FDRE                                         r  test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.886    -0.732    test_inst/mcore_inst/clk
    SLICE_X52Y150        FDRE                                         r  test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_20/C
                         clock pessimism              0.254    -0.478    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.087    -0.391    test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_20
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/debug_aggr_inst/AJIT_to_ENV_debug_response_0_0_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_0_20/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_20/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.155ns (55.666%)  route 0.123ns (44.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.716    -0.620    test_inst/mcore_inst/clk
    SLICE_X55Y149        FDRE                                         r  test_inst/mcore_inst/debug_aggr_inst/AJIT_to_ENV_debug_response_0_0_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_0_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.091    -0.529 f  test_inst/mcore_inst/debug_aggr_inst/AJIT_to_ENV_debug_response_0_0_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_0_20/Q
                         net (fo=1, routed)           0.123    -0.405    test_inst/mcore_inst/debug_aggr_inst/AJIT_to_ENV_debug_response_0_0_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_0[20]
    SLICE_X52Y150        LUT5 (Prop_lut5_I3_O)        0.064    -0.341 f  test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/Mmux_read_data131/O
                         net (fo=2, routed)           0.000    -0.341    test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.data_out[20]
    SLICE_X52Y150        FDRE                                         f  test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.886    -0.732    test_inst/mcore_inst/clk
    SLICE_X52Y150        FDRE                                         r  test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_20/C
                         clock pessimism              0.254    -0.478    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.087    -0.391    test_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_0_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_0_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_20
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_52/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_52/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.559%)  route 0.117ns (44.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.731    -0.605    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X62Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.487 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_52/Q
                         net (fo=1, routed)           0.117    -0.370    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1[52]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.028    -0.342 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/Mmux_data_to_unload_register481/O
                         net (fo=1, routed)           0.000    -0.342    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/data_to_unload_register[52]
    SLICE_X61Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_52/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.921    -0.697    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X61Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_52/C
                         clock pessimism              0.234    -0.463    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.060    -0.403    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_52
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_52/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_52/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.559%)  route 0.117ns (44.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.731    -0.605    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X62Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.487 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_52/Q
                         net (fo=1, routed)           0.117    -0.370    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1[52]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.028    -0.342 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/Mmux_data_to_unload_register481/O
                         net (fo=1, routed)           0.000    -0.342    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/data_to_unload_register[52]
    SLICE_X61Y100        FDRE                                         f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_52/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.921    -0.697    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X61Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_52/C
                         clock pessimism              0.234    -0.463    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.060    -0.403    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_52
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 6.696 }
Period(ns):         13.392
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         13.392      11.367     RAMB36_X5Y44     bram/bbGen[0].bb/mem_array_reg_5_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.392      199.968    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.696       5.928      SLICE_X104Y40    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_second_is_r_l_476_delayed_9_0_472_inst_block.W_second_is_r_l_476_delayed_9_0_472_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.696       5.928      SLICE_X68Y50     acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.InportGroup_1.CORE_BUS_REQUEST_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clocking1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         45.000      43.591     BUFGCTRL_X0Y18   clocking1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.359ns (24.239%)  route 1.122ns (75.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 5.401 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.650ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.149    -1.650    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X10Y14         FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.236    -1.414 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.950    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.123    -0.827 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.658    -0.169    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y14         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.003     5.401    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y14         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.702     4.699    
                         clock uncertainty           -0.090     4.609    
    SLICE_X14Y14         FDPE (Recov_fdpe_C_PRE)     -0.187     4.422    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.422    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.359ns (24.239%)  route 1.122ns (75.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 5.401 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.650ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.149    -1.650    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X10Y14         FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.236    -1.414 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.950    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.123    -0.827 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.658    -0.169    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y14         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.003     5.401    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y14         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.702     4.699    
                         clock uncertainty           -0.090     4.609    
    SLICE_X14Y14         FDPE (Recov_fdpe_C_PRE)     -0.187     4.422    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.422    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.302ns (22.756%)  route 1.025ns (77.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 5.401 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.148    -1.651    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y15         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDPE (Prop_fdpe_C_Q)         0.259    -1.392 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.367    -1.024    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.043    -0.981 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.658    -0.324    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y14         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.003     5.401    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y14         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.702     4.699    
                         clock uncertainty           -0.090     4.609    
    SLICE_X14Y14         FDPE (Recov_fdpe_C_PRE)     -0.187     4.422    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.422    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.302ns (22.756%)  route 1.025ns (77.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 5.401 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.148    -1.651    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y15         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDPE (Prop_fdpe_C_Q)         0.259    -1.392 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.367    -1.024    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.043    -0.981 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.658    -0.324    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y14         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.003     5.401    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y14         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.702     4.699    
                         clock uncertainty           -0.090     4.609    
    SLICE_X14Y14         FDPE (Recov_fdpe_C_PRE)     -0.187     4.422    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.422    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.330ns (25.446%)  route 0.967ns (74.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 5.339 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.713ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.086    -1.713    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X39Y37         FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.204    -1.509 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.050    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.126    -0.924 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.508    -0.416    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X42Y39         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.941     5.339    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y39         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.702     4.637    
                         clock uncertainty           -0.090     4.547    
    SLICE_X42Y39         FDPE (Recov_fdpe_C_PRE)     -0.187     4.360    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.330ns (25.446%)  route 0.967ns (74.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 5.339 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.713ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.086    -1.713    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X39Y37         FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.204    -1.509 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.050    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.126    -0.924 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.508    -0.416    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X42Y39         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.941     5.339    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y39         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.702     4.637    
                         clock uncertainty           -0.090     4.547    
    SLICE_X42Y39         FDPE (Recov_fdpe_C_PRE)     -0.187     4.360    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.330ns (25.446%)  route 0.967ns (74.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 5.339 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.713ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       2.086    -1.713    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X39Y37         FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.204    -1.509 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.050    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.126    -0.924 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.508    -0.416    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X42Y39         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.941     5.339    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y39         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.702     4.637    
                         clock uncertainty           -0.090     4.547    
    SLICE_X42Y39         FDPE (Recov_fdpe_C_PRE)     -0.187     4.360    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.330ns (26.158%)  route 0.932ns (73.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.197ns = ( 5.204 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.948    -1.851    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X77Y37         FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.204    -1.647 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.188    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X77Y37         LUT2 (Prop_lut2_I1_O)        0.126    -1.062 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.473    -0.589    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X79Y40         FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.806     5.204    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.702     4.502    
                         clock uncertainty           -0.090     4.412    
    SLICE_X79Y40         FDPE (Recov_fdpe_C_PRE)     -0.178     4.234    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.234    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.330ns (26.158%)  route 0.932ns (73.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.197ns = ( 5.204 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.948    -1.851    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X77Y37         FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.204    -1.647 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.188    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X77Y37         LUT2 (Prop_lut2_I1_O)        0.126    -1.062 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.473    -0.589    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X79Y40         FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.806     5.204    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.702     4.502    
                         clock uncertainty           -0.090     4.412    
    SLICE_X79Y40         FDPE (Recov_fdpe_C_PRE)     -0.178     4.234    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.234    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.330ns (26.158%)  route 0.932ns (73.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.197ns = ( 5.204 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.948    -1.851    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X77Y37         FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.204    -1.647 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.188    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X77Y37         LUT2 (Prop_lut2_I1_O)        0.126    -1.062 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.473    -0.589    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X79Y40         FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.806     5.204    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.702     4.502    
                         clock uncertainty           -0.090     4.412    
    SLICE_X79Y40         FDPE (Recov_fdpe_C_PRE)     -0.178     4.234    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.234    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  4.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.363%)  route 0.125ns (55.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.125    -0.336    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X77Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X77Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X77Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.363%)  route 0.125ns (55.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.125    -0.336    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X77Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X77Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X77Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.363%)  route 0.125ns (55.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.125    -0.336    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X77Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X77Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X77Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.363%)  route 0.125ns (55.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.125    -0.336    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X77Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X77Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X77Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.363%)  route 0.125ns (55.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.125    -0.336    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X77Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X77Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X77Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.363%)  route 0.125ns (55.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.125    -0.336    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X77Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X77Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X77Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.954%)  route 0.128ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.128    -0.334    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X76Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X76Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X76Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.954%)  route 0.128ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.128    -0.334    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X76Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X76Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X76Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.954%)  route 0.128ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.128    -0.334    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X76Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X76Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X76Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.954%)  route 0.128ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y40         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDPE (Prop_fdpe_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.128    -0.334    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X76Y40         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=12055, routed)       1.057    -0.561    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X76Y40         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
                         clock pessimism              0.034    -0.527    
    SLICE_X76Y40         FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.655ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.259ns (18.904%)  route 1.111ns (81.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 12.193 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.955    -1.844    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.111    -0.474    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X78Y38         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.804    12.193    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X78Y38         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.702    11.491    
                         clock uncertainty           -0.098    11.393    
    SLICE_X78Y38         FDCE (Recov_fdce_C_CLR)     -0.212    11.181    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         11.181    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                 11.655    

Slack (MET) :             11.655ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.259ns (18.904%)  route 1.111ns (81.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 12.193 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.955    -1.844    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.111    -0.474    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X78Y38         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.804    12.193    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X78Y38         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.702    11.491    
                         clock uncertainty           -0.098    11.393    
    SLICE_X78Y38         FDCE (Recov_fdce_C_CLR)     -0.212    11.181    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         11.181    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                 11.655    

Slack (MET) :             11.655ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.259ns (18.904%)  route 1.111ns (81.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 12.193 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.955    -1.844    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.111    -0.474    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X78Y38         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.804    12.193    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X78Y38         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.702    11.491    
                         clock uncertainty           -0.098    11.393    
    SLICE_X78Y38         FDCE (Recov_fdce_C_CLR)     -0.212    11.181    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         11.181    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                 11.655    

Slack (MET) :             11.660ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.259ns (18.939%)  route 1.109ns (81.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 12.196 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.955    -1.844    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.109    -0.476    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X78Y43         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.807    12.196    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X78Y43         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.702    11.494    
                         clock uncertainty           -0.098    11.396    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.212    11.184    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                 11.660    

Slack (MET) :             11.660ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.259ns (18.939%)  route 1.109ns (81.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 12.196 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.955    -1.844    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.109    -0.476    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X78Y43         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.807    12.196    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X78Y43         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.702    11.494    
                         clock uncertainty           -0.098    11.396    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.212    11.184    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                 11.660    

Slack (MET) :             11.660ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.259ns (18.939%)  route 1.109ns (81.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 12.196 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.955    -1.844    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.109    -0.476    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X78Y43         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.807    12.196    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X78Y43         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism             -0.702    11.494    
                         clock uncertainty           -0.098    11.396    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.212    11.184    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                 11.660    

Slack (MET) :             11.660ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.259ns (18.939%)  route 1.109ns (81.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 12.196 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.955    -1.844    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.109    -0.476    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X78Y43         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.807    12.196    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X78Y43         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                         clock pessimism             -0.702    11.494    
                         clock uncertainty           -0.098    11.396    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.212    11.184    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                 11.660    

Slack (MET) :             11.660ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.259ns (18.939%)  route 1.109ns (81.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 12.196 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.955    -1.844    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.109    -0.476    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X78Y43         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.807    12.196    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X78Y43         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                         clock pessimism             -0.702    11.494    
                         clock uncertainty           -0.098    11.396    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.212    11.184    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                 11.660    

Slack (MET) :             11.686ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.223ns (15.939%)  route 1.176ns (84.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 12.393 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.646ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       2.153    -1.646    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y12          FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDPE (Prop_fdpe_C_Q)         0.223    -1.423 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.176    -0.247    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X12Y11         FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       2.004    12.393    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X12Y11         FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                         clock pessimism             -0.702    11.691    
                         clock uncertainty           -0.098    11.593    
    SLICE_X12Y11         FDCE (Recov_fdce_C_CLR)     -0.154    11.439    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                 11.686    

Slack (MET) :             11.708ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.330ns (24.453%)  route 1.020ns (75.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.191ns = ( 12.201 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.955    -1.844    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X71Y42         FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_fdre_C_Q)         0.204    -1.640 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.181    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X71Y42         LUT2 (Prop_lut2_I1_O)        0.126    -1.055 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.560    -0.494    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X72Y45         FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.812    12.201    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.702    11.499    
                         clock uncertainty           -0.098    11.401    
    SLICE_X72Y45         FDPE (Recov_fdpe_C_PRE)     -0.187    11.214    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                 11.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.779    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.118    -0.439 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.100    -0.339    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y44         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.061    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y44         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.014    -0.543    
    SLICE_X72Y44         FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.779    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.118    -0.439 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.100    -0.339    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y44         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.061    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y44         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.014    -0.543    
    SLICE_X72Y44         FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.779    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.118    -0.439 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.100    -0.339    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y44         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.061    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y44         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.014    -0.543    
    SLICE_X72Y44         FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.779    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.118    -0.439 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.100    -0.339    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y44         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.061    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y44         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.014    -0.543    
    SLICE_X72Y44         FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.779    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.118    -0.439 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.100    -0.339    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y44         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.061    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y44         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.014    -0.543    
    SLICE_X72Y44         FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.779    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.118    -0.439 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.100    -0.339    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y44         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.061    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y44         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.014    -0.543    
    SLICE_X72Y44         FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.779    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.118    -0.439 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.100    -0.339    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y44         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.061    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y44         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism              0.014    -0.543    
    SLICE_X72Y44         FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.779    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y45         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDPE (Prop_fdpe_C_Q)         0.118    -0.439 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.100    -0.339    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y44         FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.061    -0.557    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y44         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.014    -0.543    
    SLICE_X72Y44         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.595    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.407%)  route 0.102ns (50.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.766    -0.570    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y33         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y33         FDPE (Prop_fdpe_C_Q)         0.100    -0.470 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.102    -0.367    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X88Y34         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.047    -0.571    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X88Y34         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.014    -0.557    
    SLICE_X88Y34         FDCE (Remov_fdce_C_CLR)     -0.069    -0.626    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.407%)  route 0.102ns (50.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.766    -0.570    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y33         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y33         FDPE (Prop_fdpe_C_Q)         0.100    -0.470 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.102    -0.367    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X88Y34         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.047    -0.571    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X88Y34         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.014    -0.557    
    SLICE_X88Y34         FDCE (Remov_fdce_C_CLR)     -0.069    -0.626    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.258    





