<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx50t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.72 2011-02-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.813</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X25Y37.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathFromToDelay"><twSlack>12.187</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twDest><twTotPathDel>2.778</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.689</twRouteDel><twTotDel>2.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X26Y32.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathFromToDelay"><twSlack>12.241</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>2.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.951</twRouteDel><twTotDel>2.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X26Y32.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathFromToDelay"><twSlack>12.241</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>2.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.951</twRouteDel><twTotDel>2.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X23Y37.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="12"><twSlack>2.097</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y37.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>1.423</twRouteDel><twTotDel>2.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X23Y37.SR), 1 path
</twPathRptBanner><twRacePath anchorID="13"><twSlack>2.097</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y37.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>1.423</twRouteDel><twTotDel>2.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X23Y37.SR), 1 path
</twPathRptBanner><twRacePath anchorID="14"><twSlack>2.097</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y37.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>1.423</twRouteDel><twTotDel>2.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="15" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.870</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y47.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathFromToDelay"><twSlack>14.130</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.835</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.835</twTotDel><twDestClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y47.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="18"><twSlack>0.547</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>63</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X10Y29.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.076</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twDel>2.494</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.041</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y34.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>83.2</twPctLog><twPctRoute>16.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.075</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twDel>2.493</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.040</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y34.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>3.040</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>83.2</twPctLog><twPctRoute>16.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X0Y39.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.074</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>2.498</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y34.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>0.515</twRouteDel><twTotDel>3.039</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.073</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>2.497</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y34.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>0.515</twRouteDel><twTotDel>3.038</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>83.0</twPctLog><twPctRoute>17.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (SLICE_X10Y29.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.074</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twDest><twDel>2.494</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y34.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>3.039</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>83.2</twPctLog><twPctRoute>16.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.073</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twDest><twDel>2.493</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y34.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>3.038</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>83.2</twPctLog><twPctRoute>16.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X21Y29.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMinDelay" ><twTotDel>0.451</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.683</twDel><twSUTime>0.197</twSUTime><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X14Y18.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMinDelay" ><twTotDel>0.471</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>0.724</twDel><twSUTime>0.218</twSUTime><twTotPathDel>0.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X14Y12.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMinDelay" ><twTotDel>0.480</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.744</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.515</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.515</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="38" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>274</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>259</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X14Y27.D4), 5 paths
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.921</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.702</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.886</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X13Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>2.886</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.787</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.568</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.752</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X10Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>1.723</twRouteDel><twTotDel>2.752</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.654</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.435</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.619</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X10Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>1.590</twRouteDel><twTotDel>2.619</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X14Y27.D2), 8 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.903</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.684</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X12Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.842</twRouteDel><twTotDel>2.868</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.876</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.657</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.841</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X13Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.833</twRouteDel><twTotDel>2.841</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.762</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.543</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.727</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X13Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.719</twRouteDel><twTotDel>2.727</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X14Y27.D6), 5 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.496</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.277</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X11Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>EMAC_0/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.435</twRouteDel><twTotDel>2.461</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.490</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.271</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X13Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y19.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>EMAC_0/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>1.432</twRouteDel><twTotDel>2.455</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.381</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.162</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X13Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y19.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>EMAC_0/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>1.323</twRouteDel><twTotDel>2.346</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2768</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>528</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.238</twMinPer></twConstHead><twPathRptBanner iPaths="242" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X29Y33.A5), 242 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.762</twSlack><twSrc BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOADOU1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;75&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y11.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_16</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>EMAC_0/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.880</twLogDel><twRouteDel>4.323</twRouteDel><twTotDel>7.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.837</twSlack><twSrc BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.128</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y1.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y1.DOPADOPU0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_16</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>EMAC_0/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.880</twLogDel><twRouteDel>4.248</twRouteDel><twTotDel>7.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.011</twSlack><twSrc BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y1.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y1.DOADOL3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_19</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_19</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>EMAC_0/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.877</twLogDel><twRouteDel>4.077</twRouteDel><twTotDel>6.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y8.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.887</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.078</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y8.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y8.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>5.026</twRouteDel><twTotDel>6.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.019</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.946</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y8.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y8.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.894</twRouteDel><twTotDel>5.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.172</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.793</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y8.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y8.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.741</twRouteDel><twTotDel>5.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y8.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.887</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.078</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y8.ENAU</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y8.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>5.026</twRouteDel><twTotDel>6.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.019</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.946</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y8.ENAU</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y8.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.894</twRouteDel><twTotDel>5.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.172</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.793</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y8.ENAU</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>EMAC_0/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y8.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.741</twRouteDel><twTotDel>5.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X13Y11.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.353</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y11.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y11.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X26Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>0.384</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X12Y33.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X1Y7.CLKARDCLKL" clockNet="EMAC_0/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X1Y7.REGCLKARDRCLKL" clockNet="EMAC_0/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X1Y6.CLKARDCLKL" clockNet="EMAC_0/CONTROL0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="86" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X2Y157.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X2Y139.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.631</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (SLICE_X52Y41.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>1.369</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11</twDest><twTotPathDel>3.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X50Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;9&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X51Y39.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>1.617</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>3.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X50Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;9&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.422</twRouteDel><twTotDel>3.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X51Y39.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>1.617</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>3.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X50Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;9&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.422</twRouteDel><twTotDel>3.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X35Y47.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>0.470</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X35Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X40Y39.BX), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.605</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X34Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y39.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X39Y45.AX), 1 path
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.633</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X42Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>0.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="101" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.115</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X45Y40.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>8.885</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twTotPathDel>0.936</twTotPathDel><twClkSkew dest = "1.157" src = "1.301">0.144</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X45Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y40.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X44Y40.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>8.987</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twDest><twTotPathDel>0.938</twTotPathDel><twClkSkew dest = "0.487" src = "0.527">0.040</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X47Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X46Y42.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>8.992</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.965</twTotPathDel><twClkSkew dest = "0.513" src = "0.521">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X48Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X44Y40.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="108"><twSlack>0.423</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew dest = "0.523" src = "0.490">0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X47Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y40.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X44Y40.DX), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>0.434</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twDest><twClkSkew dest = "0.523" src = "0.490">0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X47Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y40.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X45Y40.BX), 1 path
</twPathRptBanner><twRacePath anchorID="110"><twSlack>0.436</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twClkSkew dest = "1.243" src = "1.210">0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X45Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="111" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.987</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X14Y54.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathFromToDelay"><twSlack>4.013</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twTotPathDel>0.939</twTotPathDel><twClkSkew dest = "0.528" src = "0.541">0.013</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X13Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.485</twRouteDel><twTotDel>0.939</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X25Y53.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>4.024</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>0.924</twTotPathDel><twClkSkew dest = "0.129" src = "0.146">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X24Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>0.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X13Y56.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>4.161</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twTotPathDel>0.794</twTotPathDel><twClkSkew dest = "0.139" src = "0.149">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X12Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X14Y54.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="118"><twSlack>0.423</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twClkSkew dest = "0.566" src = "0.504">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X13Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X14Y54.DX), 1 path
</twPathRptBanner><twRacePath anchorID="119"><twSlack>0.435</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twClkSkew dest = "0.566" src = "0.504">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X13Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X14Y54.AX), 1 path
</twPathRptBanner><twRacePath anchorID="120"><twSlack>0.438</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twDest><twClkSkew dest = "0.566" src = "0.504">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X13Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH         50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.821</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.679</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.966</twTotPathDel><twClkSkew dest = "0.768" src = "0.588">-0.180</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y152.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.199</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.199</twRouteDel><twTotDel>3.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.691</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.951</twTotPathDel><twClkSkew dest = "0.768" src = "0.591">-0.177</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y156.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;4&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.184</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.184</twRouteDel><twTotDel>3.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.717</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.768" src = "0.579">-0.189</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y145.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;2&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.170</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.170</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXDV), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.008</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.300</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y139.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXDV</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.844</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_VALID</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.844</twRouteDel><twTotDel>1.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.8</twPctLog><twPctRoute>141.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.010</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.302</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y140.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.846</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.8</twPctLog><twPctRoute>141.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.304</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y138.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.848</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.848</twRouteDel><twTotDel>1.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.7</twPctLog><twPctRoute>141.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="138" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X2Y157.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="139" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X2Y139.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConst anchorID="140" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH         50%;</twConstName><twItemCnt>17466013</twItemCnt><twErrCntSetup>40</twErrCntSetup><twErrCntEndPt>40</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10413</twEndPtCnt><twPathErrCnt>13162</twPathErrCnt><twMinPer>8.058</twMinPer></twConstHead><twPathRptBanner iPaths="383442" iCriticalPaths="6734" sType="EndPoint">Paths for end point EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (SLICE_X41Y103.A5), 383442 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.358</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twTotPathDel>7.980</twTotPathDel><twClkSkew dest = "1.238" src = "1.281">0.043</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X40Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y97.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0001&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y103.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>EMAC_0/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>EMAC_0/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010</twBEL><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twBEL></twPathDel><twLogDel>3.513</twLogDel><twRouteDel>4.467</twRouteDel><twTotDel>7.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.351</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twTotPathDel>7.968</twTotPathDel><twClkSkew dest = "1.238" src = "1.286">0.048</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X41Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;7&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y97.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0001&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y103.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>EMAC_0/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>EMAC_0/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010</twBEL><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twBEL></twPathDel><twLogDel>3.279</twLogDel><twRouteDel>4.689</twRouteDel><twTotDel>7.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.346</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twTotPathDel>7.968</twTotPathDel><twClkSkew dest = "1.238" src = "1.281">0.043</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X40Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;9&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0001&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y103.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>EMAC_0/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>EMAC_0/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010</twBEL><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twBEL></twPathDel><twLogDel>3.513</twLogDel><twRouteDel>4.455</twRouteDel><twTotDel>7.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="174205" iCriticalPaths="2428" sType="EndPoint">Paths for end point EMAC_0/inst_async_trigger/trigger_time_tmp_2 (SLICE_X42Y107.C3), 174205 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.301</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_2</twDest><twTotPathDel>7.936</twTotPathDel><twClkSkew dest = "1.251" src = "1.281">0.030</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X40Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y97.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0001&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y103.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>EMAC_0/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;2&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_2</twBEL></twPathDel><twLogDel>3.422</twLogDel><twRouteDel>4.514</twRouteDel><twTotDel>7.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.294</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_2</twDest><twTotPathDel>7.924</twTotPathDel><twClkSkew dest = "1.251" src = "1.286">0.035</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_2</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X41Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;7&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y97.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0001&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y103.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>EMAC_0/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;2&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_2</twBEL></twPathDel><twLogDel>3.188</twLogDel><twRouteDel>4.736</twRouteDel><twTotDel>7.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.289</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_2</twDest><twTotPathDel>7.924</twTotPathDel><twClkSkew dest = "1.251" src = "1.281">0.030</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X40Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;9&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0001&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y103.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>EMAC_0/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;2&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_2</twBEL></twPathDel><twLogDel>3.422</twLogDel><twRouteDel>4.502</twRouteDel><twTotDel>7.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="174205" iCriticalPaths="638" sType="EndPoint">Paths for end point EMAC_0/inst_async_trigger/trigger_time_tmp_3 (SLICE_X42Y107.D5), 174205 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.233</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_3</twDest><twTotPathDel>7.868</twTotPathDel><twClkSkew dest = "1.251" src = "1.281">0.030</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_3</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X40Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y97.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0001&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y103.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y107.D5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>EMAC_0/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;3&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_3</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>4.447</twRouteDel><twTotDel>7.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.226</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_3</twDest><twTotPathDel>7.856</twTotPathDel><twClkSkew dest = "1.251" src = "1.286">0.035</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_3</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X41Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;7&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y97.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0001&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y103.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y107.D5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>EMAC_0/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;3&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_3</twBEL></twPathDel><twLogDel>3.187</twLogDel><twRouteDel>4.669</twRouteDel><twTotDel>7.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.221</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_3</twDest><twTotPathDel>7.856</twTotPathDel><twClkSkew dest = "1.251" src = "1.281">0.030</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_3</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X40Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_3_addsub0000&lt;9&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_3_addsub0001&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y103.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y107.D5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>EMAC_0/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;3&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_3</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>4.435</twRouteDel><twTotDel>7.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y10.ADDRBL7), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType="RAM">EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.614" src = "0.441">-0.173</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType='RAM'>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y10.ADDRBL7</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y10.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X1Y3.DIBDIU4), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew dest = "0.631" src = "0.460">-0.171</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;92&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.DIBDIU4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;99&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y3.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X1Y4.DIBDIU4), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew dest = "0.629" src = "0.459">-0.170</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;119&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y4.DIBDIU4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;117&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y4.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X1Y10.CLKARDCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKB" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X1Y10.CLKBWRCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" logResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" locationPin="RAMB36_X1Y10.REGCLKARDRCLKL" clockNet="EMAC_0/tx_client_clk_0"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx1&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx1&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" logResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X0Y16.CLKARDCLKL" clockNet="EMAC_1/rx_clk_1_i"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" logResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X0Y16.REGCLKARDRCLKL" clockNet="EMAC_1/rx_clk_1_i"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU" logResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X0Y16.CLKARDCLKU" clockNet="EMAC_1/rx_clk_1_i"/></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_1&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.977</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_11 (SLICE_X16Y84.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathFromToDelay"><twSlack>2.023</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_11</twDest><twTotPathDel>2.977</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X27Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_11</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>2.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7 (SLICE_X15Y84.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathFromToDelay"><twSlack>2.027</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7</twDest><twTotPathDel>2.973</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X27Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.012</twRouteDel><twTotDel>2.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8 (SLICE_X15Y84.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathFromToDelay"><twSlack>2.027</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8</twDest><twTotPathDel>2.973</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X27Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.012</twRouteDel><twTotDel>2.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_1&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_9 (SLICE_X10Y83.B6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="183"><twSlack>0.634</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X13Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.093</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;9&gt;</twBEL><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor&lt;11&gt;</twBEL><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_3 (SLICE_X10Y81.CX), 1 path
</twPathRptBanner><twRacePath anchorID="184"><twSlack>0.675</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X13Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y81.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.054</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy&lt;3&gt;</twBEL><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_3</twBEL></twPathDel><twLogDel>0.360</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11 (SLICE_X10Y83.CX), 1 path
</twPathRptBanner><twRacePath anchorID="185"><twSlack>0.675</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X13Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.054</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor&lt;11&gt;</twBEL><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.360</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="186" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_1&quot; TO TIMEGRP         &quot;tx_addr_wr_1&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.200</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (SLICE_X13Y83.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>8.800</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.515" src = "0.574">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X14Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.664</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (SLICE_X12Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>8.807</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5</twDest><twTotPathDel>1.095</twTotPathDel><twClkSkew dest = "0.515" src = "0.578">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X14Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.663</twRouteDel><twTotDel>1.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 (SLICE_X13Y83.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>8.848</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11</twDest><twTotPathDel>1.058</twTotPathDel><twClkSkew dest = "0.515" src = "0.574">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X14Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.606</twRouteDel><twTotDel>1.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_1&quot; TO TIMEGRP
        &quot;tx_addr_wr_1&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6 (SLICE_X12Y83.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="193"><twSlack>0.441</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew dest = "0.554" src = "0.537">0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X14Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7 (SLICE_X12Y83.DX), 1 path
</twPathRptBanner><twRacePath anchorID="194"><twSlack>0.451</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7</twDest><twClkSkew dest = "0.554" src = "0.537">0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X14Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1 (SLICE_X13Y81.BX), 1 path
</twPathRptBanner><twRacePath anchorID="195"><twSlack>0.476</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1</twDest><twClkSkew dest = "0.157" src = "0.146">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X12Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="196" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_1&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.122</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X4Y81.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>3.878</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5</twDest><twTotPathDel>1.054</twTotPathDel><twClkSkew dest = "0.559" src = "0.592">0.033</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X7Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y81.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.622</twRouteDel><twTotDel>1.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X5Y81.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathFromToDelay"><twSlack>3.973</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3</twDest><twTotPathDel>0.930</twTotPathDel><twClkSkew dest = "0.559" src = "0.621">0.062</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X6Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>0.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X5Y81.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathFromToDelay"><twSlack>3.977</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1</twDest><twTotPathDel>0.926</twTotPathDel><twClkSkew dest = "0.559" src = "0.621">0.062</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X6Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y81.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>0.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_1&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X4Y81.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="203"><twSlack>0.405</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6</twDest><twClkSkew dest = "0.601" src = "0.550">0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X7Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y81.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X4Y81.DX), 1 path
</twPathRptBanner><twRacePath anchorID="204"><twSlack>0.416</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_7</twDest><twClkSkew dest = "0.601" src = "0.550">0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X7Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X5Y81.AX), 1 path
</twPathRptBanner><twRacePath anchorID="205"><twSlack>0.442</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0</twDest><twClkSkew dest = "0.601" src = "0.577">0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X6Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="206" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk1&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="207"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk1&quot; 7.7 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="208" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH         50%;</twConstName><twItemCnt>2352</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>510</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.733</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXDV), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.767</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC</twSrc><twDest BELType="CPU">EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.740</twTotPathDel><twClkSkew dest = "1.528" src = "1.486">-0.042</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC</twSrc><twDest BELType='CPU'>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y233.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXDV</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.973</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_VALID</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.973</twRouteDel><twTotDel>6.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.600</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>5.903</twTotPathDel><twClkSkew dest = "1.528" src = "1.490">-0.038</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y239.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y239.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.136</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.136</twRouteDel><twTotDel>5.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.655</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>5.849</twTotPathDel><twClkSkew dest = "1.528" src = "1.489">-0.039</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y237.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y237.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.082</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.082</twRouteDel><twTotDel>5.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X0Y16.ADDRAL7), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.464</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.665</twTotPathDel><twClkSkew dest = "0.731" src = "0.530">-0.201</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X8Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.526</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y16.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>0.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/rx_pre_reset_1_i_1 (SLICE_X25Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/rx_pre_reset_1_i_0</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/rx_pre_reset_1_i_1</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/rx_pre_reset_1_i_0</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/rx_pre_reset_1_i_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X25Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/rx_pre_reset_1_i&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/rx_pre_reset_1_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>EMAC_1/v5_emac_ll/rx_pre_reset_1_i&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>EMAC_1/v5_emac_ll/rx_pre_reset_1_i&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/rx_pre_reset_1_i_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAMB36_X0Y16.ADDRAU7), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l</twDest><twTotPathDel>0.665</twTotPathDel><twClkSkew dest = "0.727" src = "0.530">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X8Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.ADDRAU7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.526</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y16.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>0.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_1/rx_clk_1_i</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="221"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="222" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" logResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X0Y16.CLKARDCLKL" clockNet="EMAC_1/rx_clk_1_i"/><twPinLimit anchorID="223" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" logResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X0Y16.REGCLKARDRCLKL" clockNet="EMAC_1/rx_clk_1_i"/><twPinLimit anchorID="224" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU" logResource="EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X0Y16.CLKARDCLKU" clockNet="EMAC_1/rx_clk_1_i"/></twPinLimitRpt></twConst><twConst anchorID="225" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>6055</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1918</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.299</twMinPer></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAMB36_X0Y15.ENBWRENL), 23 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.701</twSlack><twSrc BELType="CPU">EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twTotPathDel>6.977</twTotPathDel><twClkSkew dest = "1.354" src = "1.641">0.287</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twLogLvls>3</twLogLvls><twSrcSite>TEMAC_X0Y1.CLIENTEMAC1TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>TEMAC_X0Y1.EMAC1CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>EMAC_1/v5_emac_ll/tx_ack_1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/rx_data_1_r&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en40</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y81.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en40</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output&lt;8&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en49</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en49</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output&lt;8&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>2.226</twLogDel><twRouteDel>4.751</twRouteDel><twTotDel>6.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.331</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twTotPathDel>5.733</twTotPathDel><twClkSkew dest = "1.354" src = "1.255">-0.099</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X36Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y82.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en912</twBEL><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output&lt;8&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>1.350</twLogDel><twRouteDel>4.383</twRouteDel><twTotDel>5.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.344</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twTotPathDel>5.720</twTotPathDel><twClkSkew dest = "1.354" src = "1.255">-0.099</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X36Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y82.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en911</twBEL><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output&lt;8&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>4.367</twRouteDel><twTotDel>5.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAMB36_X0Y15.ENBU), 23 paths
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.706</twSlack><twSrc BELType="CPU">EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twTotPathDel>6.977</twTotPathDel><twClkSkew dest = "1.359" src = "1.641">0.282</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twLogLvls>3</twLogLvls><twSrcSite>TEMAC_X0Y1.CLIENTEMAC1TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>TEMAC_X0Y1.EMAC1CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>EMAC_1/v5_emac_ll/tx_ack_1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_1/v5_emac_ll/rx_data_1_r&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en40</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y81.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en40</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output&lt;8&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en49</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en49</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output&lt;8&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENBU</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>2.226</twLogDel><twRouteDel>4.751</twRouteDel><twTotDel>6.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.336</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twTotPathDel>5.733</twTotPathDel><twClkSkew dest = "1.359" src = "1.255">-0.104</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X36Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y82.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en912</twBEL><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output&lt;8&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENBU</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>1.350</twLogDel><twRouteDel>4.383</twRouteDel><twTotDel>5.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.349</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twTotPathDel>5.720</twTotPathDel><twClkSkew dest = "1.359" src = "1.255">-0.104</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X36Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y82.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en911</twBEL><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output&lt;8&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENBU</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>4.367</twRouteDel><twTotDel>5.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD_4 (OLOGIC_X0Y211.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.768</twSlack><twSrc BELType="CPU">EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twSrc><twDest BELType="FF">EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD_4</twDest><twTotPathDel>6.934</twTotPathDel><twClkSkew dest = "1.378" src = "1.641">0.263</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twSrc><twDest BELType='FF'>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y1.PHYEMAC1TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>TEMAC_X0Y1.EMAC1PHYTXD4</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y211.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.260</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii_txd_1_i&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y211.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD&lt;4&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD_4</twBEL></twPathDel><twLogDel>2.674</twLogDel><twRouteDel>4.260</twRouteDel><twTotDel>6.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAMB36_X0Y15.ADDRAU5), 1 path
</twPathRptBanner><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew dest = "0.739" src = "0.564">-0.175</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X5Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ADDRAU5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.323</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y23.ADDRBL11), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7</twSrc><twDest BELType="RAM">EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.426</twTotPathDel><twClkSkew dest = "0.711" src = "0.555">-0.156</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7</twSrc><twDest BELType='RAM'>EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X58Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y23.ADDRBL11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y23.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAMB36_X0Y15.ADDRAL5), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1</twSrc><twDest BELType="RAM">EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew dest = "0.734" src = "0.564">-0.170</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1</twSrc><twDest BELType='RAM'>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X5Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ADDRAL5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.323</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">EMAC_1/tx_clk_1</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="246"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="247" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="GMII_TX_CLK_1_OBUF/SR" logResource="EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X0Y229.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="248" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR" logResource="EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR" locationPin="OLOGIC_X0Y207.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="249" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR" logResource="EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR" locationPin="OLOGIC_X0Y206.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConst anchorID="250" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>1462</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>147</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.571</twMinPer></twConstHead><twPathRptBanner iPaths="56" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_15 (SLICE_X12Y35.A2), 56 paths
</twPathRptBanner><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.429</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_7</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_15</twDest><twTotPathDel>4.502</twTotPathDel><twClkSkew dest = "0.503" src = "0.537">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_7</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_CRU/wait_counter&lt;15&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;2</twBEL><twBEL>Inst_CRU/wait_counter_15</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>3.669</twRouteDel><twTotDel>4.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.552</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_7</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_15</twDest><twTotPathDel>4.379</twTotPathDel><twClkSkew dest = "0.503" src = "0.537">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_7</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/wait_counter2_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_CRU/wait_counter&lt;15&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;2</twBEL><twBEL>Inst_CRU/wait_counter_15</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>3.546</twRouteDel><twTotDel>4.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.702</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_5</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_15</twDest><twTotPathDel>4.233</twTotPathDel><twClkSkew dest = "0.503" src = "0.533">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_5</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_CRU/wait_counter&lt;15&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;2</twBEL><twBEL>Inst_CRU/wait_counter_15</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>3.400</twRouteDel><twTotDel>4.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="56" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_3 (SLICE_X17Y32.D2), 56 paths
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.582</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_7</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_3</twDest><twTotPathDel>4.332</twTotPathDel><twClkSkew dest = "0.486" src = "0.537">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_7</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;12&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_3</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.478</twRouteDel><twTotDel>4.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.705</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_7</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_3</twDest><twTotPathDel>4.209</twTotPathDel><twClkSkew dest = "0.486" src = "0.537">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_7</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/wait_counter2_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;12&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_3</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>4.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.855</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_5</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_3</twDest><twTotPathDel>4.063</twTotPathDel><twClkSkew dest = "0.486" src = "0.533">0.047</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_5</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;12&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_3</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.209</twRouteDel><twTotDel>4.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="56" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_2 (SLICE_X17Y32.C2), 56 paths
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.585</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_7</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_2</twDest><twTotPathDel>4.329</twTotPathDel><twClkSkew dest = "0.486" src = "0.537">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_7</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;13&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_2</twBEL></twPathDel><twLogDel>0.855</twLogDel><twRouteDel>3.474</twRouteDel><twTotDel>4.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.708</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_7</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_2</twDest><twTotPathDel>4.206</twTotPathDel><twClkSkew dest = "0.486" src = "0.537">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_7</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/wait_counter2_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;13&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_2</twBEL></twPathDel><twLogDel>0.855</twLogDel><twRouteDel>3.351</twRouteDel><twTotDel>4.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.858</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_5</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_2</twDest><twTotPathDel>4.060</twTotPathDel><twClkSkew dest = "0.486" src = "0.533">0.047</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_5</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N258</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;13&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_2</twBEL></twPathDel><twLogDel>0.855</twLogDel><twRouteDel>3.205</twRouteDel><twTotDel>4.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/state_FSM_FFd3 (SLICE_X18Y33.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">Inst_CRU/rst_counter_0</twSrc><twDest BELType="FF">Inst_CRU/state_FSM_FFd3</twDest><twTotPathDel>0.537</twTotPathDel><twClkSkew dest = "0.167" src = "0.126">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/rst_counter_0</twSrc><twDest BELType='FF'>Inst_CRU/state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X19Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/rst_counter&lt;1&gt;</twComp><twBEL>Inst_CRU/rst_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.318</twDelInfo><twComp>Inst_CRU/rst_counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>Inst_CRU/state_FSM_FFd3</twComp><twBEL>Inst_CRU/state_FSM_FFd3-In1</twBEL><twBEL>Inst_CRU/state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter2_1 (SLICE_X17Y34.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter2_0</twSrc><twDest BELType="FF">Inst_CRU/wait_counter2_1</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter2_0</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter2_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X17Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter2_mux0000&lt;3&gt;1</twBEL><twBEL>Inst_CRU/wait_counter2_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/enable_diff_out_b (SLICE_X25Y32.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.547</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/enable_diff_out_b</twDest><twTotPathDel>0.547</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/enable_diff_out_b</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b_mux00001</twBEL><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="275"><twPinLimitBanner>Component Switching Limit Checks: TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="276" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF"/><twPinLimit anchorID="277" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_CRU/fpga_100m_clk_s"/><twPinLimit anchorID="278" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_CRU/fpga_100m_clk_s"/></twPinLimitRpt></twConst><twConst anchorID="279" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.606</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.697</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>6.337</twTotPathDel><twClkSkew dest = "4.856" src = "1.635">-3.221</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.635</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.635</twRouteDel><twTotDel>6.337</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">Inst_CRU/mclk_s</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.697</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>6.337</twTotPathDel><twClkSkew dest = "4.856" src = "1.635">-3.221</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.635</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.635</twRouteDel><twTotDel>6.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_2 (OLOGIC_X0Y228.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.371</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_2</twDest><twTotPathDel>3.741</twTotPathDel><twClkSkew dest = "1.378" src = "1.181">-0.197</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X30Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y228.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.857</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y228.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_2</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_2</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>2.857</twRouteDel><twTotDel>3.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (OLOGIC_X2Y136.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.108</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_1</twDest><twTotPathDel>1.882</twTotPathDel><twClkSkew dest = "0.536" src = "0.461">-0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X30Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_1</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_1</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>0.998</twRouteDel><twTotDel>1.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1 (SLICE_X30Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.507</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1</twDest><twTotPathDel>0.507</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X30Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.127</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>5.015</twTotPathDel><twClkSkew dest = "5.222" src = "1.521">-3.701</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">4.264</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>4.264</twRouteDel><twTotDel>5.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>6.127</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>5.015</twTotPathDel><twClkSkew dest = "5.222" src = "1.521">-3.701</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">4.264</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>4.264</twRouteDel><twTotDel>5.015</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">Inst_CRU/mclk_s</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (OLOGIC_X2Y136.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.396</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_1</twDest><twTotPathDel>1.544</twTotPathDel><twClkSkew dest = "0.577" src = "0.429">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X30Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.918</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y136.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_1</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_1</twBEL></twPathDel><twLogDel>0.626</twLogDel><twRouteDel>0.918</twRouteDel><twTotDel>1.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="296"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="297" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/mclk_o_ddr/SR" logResource="Inst_CRU/MCLK_ODDR_OUT/SR" locationPin="OLOGIC_X2Y43.SR" clockNet="Inst_CRU/enable_diff_out_b"/><twPinLimit anchorID="298" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/fe_rst_sync/d_1_1/SR" logResource="Inst_CRU/fe_rst_sync/d_1_1/SR" locationPin="OLOGIC_X2Y136.SR" clockNet="Inst_CRU/fe_rst_sync/arst_b_inv"/><twPinLimit anchorID="299" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/fe_rst_sync/d_1_2/SR" logResource="Inst_CRU/fe_rst_sync/d_1_2/SR" locationPin="OLOGIC_X0Y228.SR" clockNet="Inst_CRU/fe_rst_sync/arst_b_inv"/></twPinLimitRpt></twConst><twConst anchorID="300" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;</twConstName><twItemCnt>1636</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>336</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.456</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point trigled_1 (OLOGIC_X1Y170.OCE), 5 paths
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.544</twSlack><twSrc BELType="FF">en_rand_trig</twSrc><twDest BELType="FF">trigled_1</twDest><twTotPathDel>4.355</twTotPathDel><twClkSkew dest = "1.205" src = "1.221">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>en_rand_trig</twSrc><twDest BELType='FF'>trigled_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X45Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>en_rand_trig</twComp><twBEL>en_rand_trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>en_rand_trig</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled_and0000</twComp><twBEL>trigled_and00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>trigled_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trigled_1</twComp><twBEL>trigled_1</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.588</twRouteDel><twTotDel>4.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.825</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/switchesOut_1</twSrc><twDest BELType="FF">trigled_1</twDest><twTotPathDel>4.120</twTotPathDel><twClkSkew dest = "1.205" src = "1.175">-0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_SwitchDebouncer/switchesOut_1</twSrc><twDest BELType='FF'>trigled_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X31Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut&lt;1&gt;</twComp><twBEL>Inst_SwitchDebouncer/switchesOut_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled_and0000</twComp><twBEL>trigled_and00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>trigled_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trigled_1</twComp><twBEL>trigled_1</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.353</twRouteDel><twTotDel>4.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.172</twSlack><twSrc BELType="FF">sync_trigger_1/trig_out_s_d_0</twSrc><twDest BELType="FF">trigled_1</twDest><twTotPathDel>3.652</twTotPathDel><twClkSkew dest = "1.205" src = "1.296">0.091</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/trig_out_s_d_0</twSrc><twDest BELType='FF'>trigled_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X42Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled_and0000</twComp><twBEL>trigled_and00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>trigled_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trigled_1</twComp><twBEL>trigled_1</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.885</twRouteDel><twTotDel>3.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point sync_trigger_1/coincidence_hold (SLICE_X43Y38.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.878</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;1&gt;_1</twSrc><twDest BELType="FF">sync_trigger_1/coincidence_hold</twDest><twTotPathDel>3.982</twTotPathDel><twClkSkew dest = "0.447" src = "0.502">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;1&gt;_1</twSrc><twDest BELType='FF'>sync_trigger_1/coincidence_hold</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X45Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;1&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;1&gt;_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>sync_trigger_1/coincidence_hold_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>3.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.003</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;0&gt;_1</twSrc><twDest BELType="FF">sync_trigger_1/coincidence_hold</twDest><twTotPathDel>3.849</twTotPathDel><twClkSkew dest = "0.447" src = "0.510">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;0&gt;_1</twSrc><twDest BELType='FF'>sync_trigger_1/coincidence_hold</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X44Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;0&gt;_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>sync_trigger_1/coincidence_hold_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold</twBEL></twPathDel><twLogDel>1.655</twLogDel><twRouteDel>2.194</twRouteDel><twTotDel>3.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.145</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType="FF">sync_trigger_1/coincidence_hold</twDest><twTotPathDel>3.715</twTotPathDel><twClkSkew dest = "0.447" src = "0.502">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType='FF'>sync_trigger_1/coincidence_hold</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X45Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;1&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;1&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>sync_trigger_1/coincidence_hold_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>2.081</twRouteDel><twTotDel>3.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SwitchDebouncer/switchesOut_2 (SLICE_X30Y47.CE), 7 paths
</twPathRptBanner><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.980</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/sample</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/switchesOut_2</twDest><twTotPathDel>3.736</twTotPathDel><twClkSkew dest = "1.104" src = "1.303">0.199</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_SwitchDebouncer/sample</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/switchesOut_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X24Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;9&gt;</twComp><twBEL>Inst_SwitchDebouncer/sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>Inst_SwitchDebouncer/sample</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut_2_not0001</twComp><twBEL>Inst_SwitchDebouncer/switchesOut_2_not00011</twBEL><twBEL>Inst_SwitchDebouncer/switchesOut_2_not0001_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut_2_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut&lt;2&gt;</twComp><twBEL>Inst_SwitchDebouncer/switchesOut_2</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>2.674</twRouteDel><twTotDel>3.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.667</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/counter2_3</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/switchesOut_2</twDest><twTotPathDel>3.108</twTotPathDel><twClkSkew dest = "1.104" src = "1.244">0.140</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_SwitchDebouncer/counter2_3</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/switchesOut_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X21Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/counter2&lt;3&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>Inst_SwitchDebouncer/counter2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut_2_not0001</twComp><twBEL>Inst_SwitchDebouncer/switchesOut_2_not00011</twBEL><twBEL>Inst_SwitchDebouncer/switchesOut_2_not0001_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut_2_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut&lt;2&gt;</twComp><twBEL>Inst_SwitchDebouncer/switchesOut_2</twBEL></twPathDel><twLogDel>1.041</twLogDel><twRouteDel>2.067</twRouteDel><twTotDel>3.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.897</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/sync1_1</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/switchesOut_2</twDest><twTotPathDel>2.851</twTotPathDel><twClkSkew dest = "1.104" src = "1.271">0.167</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_SwitchDebouncer/sync1_1</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/switchesOut_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X13Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/sync1&lt;1&gt;</twComp><twBEL>Inst_SwitchDebouncer/sync1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>Inst_SwitchDebouncer/sync1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut_2_not0001</twComp><twBEL>Inst_SwitchDebouncer/switchesOut_2_not0001_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut_2_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut&lt;2&gt;</twComp><twBEL>Inst_SwitchDebouncer/switchesOut_2</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.843</twRouteDel><twTotDel>2.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sync_trigger_1/G3[0].edge_detect_1/s_0 (SLICE_X45Y37.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">sync_trigger_1/G3[0].edge_detect_1/s_1</twSrc><twDest BELType="FF">sync_trigger_1/G3[0].edge_detect_1/s_0</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sync_trigger_1/G3[0].edge_detect_1/s_1</twSrc><twDest BELType='FF'>sync_trigger_1/G3[0].edge_detect_1/s_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X45Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sync_trigger_1/G3[0].edge_detect_1/s&lt;2&gt;</twComp><twBEL>sync_trigger_1/G3[0].edge_detect_1/s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>sync_trigger_1/G3[0].edge_detect_1/s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>sync_trigger_1/G3[0].edge_detect_1/s&lt;2&gt;</twComp><twBEL>sync_trigger_1/G3[0].edge_detect_1/s_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sync_trigger_1/G3[1].edge_detect_1/s_0 (SLICE_X47Y34.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">sync_trigger_1/G3[1].edge_detect_1/s_1</twSrc><twDest BELType="FF">sync_trigger_1/G3[1].edge_detect_1/s_0</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sync_trigger_1/G3[1].edge_detect_1/s_1</twSrc><twDest BELType='FF'>sync_trigger_1/G3[1].edge_detect_1/s_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X47Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sync_trigger_1/G3[1].edge_detect_1/s&lt;2&gt;</twComp><twBEL>sync_trigger_1/G3[1].edge_detect_1/s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>sync_trigger_1/G3[1].edge_detect_1/s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>sync_trigger_1/G3[1].edge_detect_1/s&lt;2&gt;</twComp><twBEL>sync_trigger_1/G3[1].edge_detect_1/s_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point module_mask_s_1 (SLICE_X45Y47.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">module_mask_s_buf_1</twSrc><twDest BELType="FF">module_mask_s_1</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew dest = "0.136" src = "0.126">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>module_mask_s_buf_1</twSrc><twDest BELType='FF'>module_mask_s_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X44Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>module_mask_s_buf&lt;1&gt;</twComp><twBEL>module_mask_s_buf_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>module_mask_s_buf&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>en_rand_trig</twComp><twBEL>module_mask_s_1</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="325"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="326" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="trigled_1/SR" logResource="trigled_1/SR" locationPin="OLOGIC_X1Y170.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="327" type="MINLOWPULSE" name="Twpl" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="mrst_from_udp_b/CLK" logResource="Mshreg_mrst_from_udp_b/CLK" locationPin="SLICE_X48Y59.CLK" clockNet="mclk"/><twPinLimit anchorID="328" type="MINHIGHPULSE" name="Twph" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="mrst_from_udp_b/CLK" logResource="Mshreg_mrst_from_udp_b/CLK" locationPin="SLICE_X48Y59.CLK" clockNet="mclk"/></twPinLimitRpt></twConst><twConst anchorID="329" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_7 (SLICE_X26Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.649</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_6</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_7</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_6</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X26Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_7</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_11 (SLICE_X26Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.649</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_10</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_11</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_10</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X26Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_11</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_9 (SLICE_X26Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.744</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_8</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_9</twDest><twTotPathDel>1.149</twTotPathDel><twClkSkew dest = "0.145" src = "0.176">0.031</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_8</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X26Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_9</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.707</twRouteDel><twTotDel>1.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_5 (SLICE_X26Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_4</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_5</twDest><twTotPathDel>0.506</twTotPathDel><twClkSkew dest = "1.254" src = "1.143">-0.111</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_4</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X27Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_5</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_2 (SLICE_X27Y59.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_1</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_2</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_1</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X27Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_4 (SLICE_X27Y59.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_3</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_4</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_3</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X27Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_4</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="342"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="343" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0" logResource="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF"/><twPinLimit anchorID="344" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="EMAC_0/idelayctrl_reset_0_r&lt;8&gt;/SR" logResource="EMAC_0/idelayctrl_reset_0_r_5/SR" locationPin="SLICE_X26Y62.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="345" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="EMAC_0/idelayctrl_reset_0_r&lt;8&gt;/SR" logResource="EMAC_0/idelayctrl_reset_0_r_5/SR" locationPin="SLICE_X26Y62.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConstRollupTable uID="21" anchorID="346"><twConstRollup name="TS_FPGA100M" fullName="TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.571" actualRollup="6.606" errors="0" errorRollup="0" items="1462" itemsRollup="1652"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="6.606" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.456" actualRollup="N/A" errors="0" errorRollup="0" items="1636" itemsRollup="0"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="11" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="347">1</twUnmetConstCnt><twDataSheet anchorID="348" twNameLen="15"><twClk2SUList anchorID="349" twDestWidth="8"><twDest>FPGA100M</twDest><twClk2SU><twSrc>FPGA100M</twSrc><twRiseRise>4.571</twRiseRise><twRiseFall>3.303</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="350" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>3.821</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="351" twDestWidth="13"><twDest>GMII_RX_CLK_1</twDest><twClk2SU><twSrc>GMII_RX_CLK_1</twSrc><twRiseRise>6.733</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="352" twDestWidth="9"><twDest>GTX_CLK_1</twDest><twClk2SU><twSrc>GTX_CLK_1</twSrc><twRiseRise>7.299</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="353"><twErrCnt>40</twErrCnt><twScore>4716</twScore><twSetupScore>4716</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>17481115</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>18561</twConnCnt></twConstCov><twStats anchorID="354"><twMinPer>8.058</twMinPer><twFootnote number="1" /><twMaxFreq>124.100</twMaxFreq><twMaxFromToDel>3.631</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Sep 20 09:50:48 2011 </twTimestamp></twFoot><twClientInfo anchorID="355"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 522 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
