read -sv run_verilog_mid/adder_32b_8_82_d77ceeab70b88afcdda48f80f56c8ea1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_82_d77ceeab70b88afcdda48f80f56c8ea1_yosys.v
