@article{abadal2015broadcast,
  title={Broadcast-enabled massive multicore architectures: A wireless RF approach},
  author={Abadal, Sergi and Sheinman, Benny and Katz, Oded and Markish, Ofer and Elad, Danny and Fournier, Yvan and Roca, Damian and Hanzich, Mauricio and Houzeaux, Guillaume and Nemirovsky, Mario and others},
  journal={IEEE micro},
  volume={35},
  number={5},
  pages={52--61},
  year={2015},
  publisher={IEEE}
}
@article{adve1996shared,
  title={Shared memory consistency models: A tutorial},
  author={Adve, Sarita V and Gharachorloo, Kourosh},
  journal={computer},
  volume={29},
  number={12},
  pages={66--76},
  year={1996},
  publisher={IEEE}
}
@article{agarwal1991limits,
  title={Limits on interconnection network performance},
  author={Agarwal, Anant},
  journal={IEEE transactions on Parallel and Distributed Systems},
  volume={2},
  number={4},
  pages={398--412},
  year={1991},
  publisher={IEEE}
}
@article{akinaga2010resistive,
  title={Resistive random access memory (ReRAM) based on metal oxides},
  author={Akinaga, Hiroyuki and Shima, Hisashi},
  journal={Proceedings of the IEEE},
  volume={98},
  number={12},
  pages={2237--2251},
  year={2010},
  publisher={IEEE}
}
@inproceedings{amdahl1967validity,
  title={Validity of the single processor approach to achieving large scale computing capabilities},
  author={Amdahl, Gene M},
  booktitle={Proceedings of the April 18-20, 1967, spring joint computer conference},
  pages={483--485},
  year={1967},
  organization={ACM}
}
@article{archibald1986cache,
  title={Cache coherence protocols: Evaluation using a multiprocessor simulation model},
  author={Archibald, James and Baer, Jean-Loup},
  journal={ACM Transactions on Computer Systems (TOCS)},
  volume={4},
  number={4},
  pages={273--298},
  year={1986},
  publisher={ACM}
}
@manual{ARMA57TRM,
	title={ARM® Cortex®-A57 MPCore Processor Technical Reference Manual},
	author={ARM},
	year={2013},
	edition={r1p1}
}
@misc{ARMCoreLinkCCN,
	howpublished = {\url{https://developer.arm.com/products/system-ip/corelink-interconnect/corelink-cache-coherent-network-family }},
	note = {Accessed 10 May 2018},
	title = {CoreLink Cache Coherent Network Family},  
	author = {ARM}  
}
@misc{ARMCoreLinkInterconnect,
	howpublished = {\url{https://www.arm.com/products/system-ip/corelink-interconnect }},
	note = {Accessed 10 May 2018},
	title = {CoreLink Interconnect },  
	author = {ARM}  
}
@misc{ARMCoreLinkMC,
	howpublished = {\url{https://www.arm.com/products/system-ip/corelink-memory-controllers }},
	note = {Accessed 10 May 2018},
	title = {CoreLink Memory Controllers },  
	author = {ARM}  
}
@misc{ARMCoreLinkGIC,
	howpublished = {\url{https://developer.arm.com/products/system-ip/system-controllers/interrupt-controllers }},
	note = {Accessed 10 May 2018},
	title = {CoreLink Generic Interrupt Controllers},  
	author = {ARM}  
}
@techreport{asanovic2006landscape,
  title={The landscape of parallel computing research: A view from berkeley},
  author={Asanovic, Krste and Bodik, Ras and Catanzaro, Bryan Christopher and Gebis, Joseph James and Husbands, Parry and Keutzer, Kurt and Patterson, David A and Plishker, William Lester and Shalf, John and Williams, Samuel Webb and others},
  year={2006},
  institution={Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley}
}
@book{baer1988inclusion,
  title={On the inclusion properties for multi-level cache hierarchies},
  author={Baer, J-L and Wang, W-H},
  volume={16},
  number={2},
  year={1988},
  publisher={IEEE Computer Society Press}
}
@article{binkert2011gem5,
  title={The gem5 simulator},
  author={Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R and Krishna, Tushar and Sardashti, Somayeh and others},
  journal={ACM SIGARCH Computer Architecture News},
  volume={39},
  number={2},
  pages={1--7},
  year={2011},
  publisher={ACM}
}
@inproceedings{blundell2009invisifence,
  title={InvisiFence: performance-transparent memory ordering in conventional multiprocessors},
  author={Blundell, Colin and Martin, Milo MK and Wenisch, Thomas F},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={37},
  number={3},
  pages={233--244},
  year={2009},
  organization={ACM}
}
@inproceedings{boehm2008foundations,
  title={Foundations of the C++ concurrency memory model},
  author={Boehm, Hans-J and Adve, Sarita V},
  booktitle={ACM SIGPLAN Notices},
  volume={43},
  number={6},
  pages={68--78},
  year={2008},
  organization={ACM}
}
@inproceedings{bombieri2012systemc,
  title={SystemC simulation on GP-GPUs: CUDA vs. OpenCL},
  author={Bombieri, Nicola and Vinco, Sara and Bertacco, Valeria and Chatterjee, Debapriya},
  booktitle={Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis},
  pages={343--352},
  year={2012},
  organization={ACM}
}
@inproceedings{borkar2007thousand,
  title={Thousand core chips: a technology perspective},
  author={Borkar, Shekhar},
  booktitle={Proceedings of the 44th annual Design Automation Conference},
  pages={746--749},
  year={2007},
  organization={ACM}
}
@article{ceze2007bulksc,
  title={BulkSC: bulk enforcement of sequential consistency},
  author={Ceze, Luis and Tuck, James and Montesinos, Pablo and Torrellas, Josep},
  journal={ACM SIGARCH Computer Architecture News},
  volume={35},
  number={2},
  pages={278--289},
  year={2007},
  publisher={ACM}
}
@inproceedings{chen2014dadiannao,
  title={Dadiannao: A machine-learning supercomputer},
  author={Chen, Yunji and Luo, Tao and Liu, Shaoli and Zhang, Shijin and He, Liqiang and Wang, Jia and Li, Ling and Chen, Tianshi and Xu, Zhiwei and Sun, Ninghui and others},
  booktitle={Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={609--622},
  year={2014},
  organization={IEEE Computer Society}
}
@inproceedings{chi2016prime,
  title={PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory},
  author={Chi, Ping and Li, Shuangchen and Xu, Cong and Zhang, Tao and Zhao, Jishen and Liu, Yongpan and Wang, Yu and Xie, Yuan},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={44},
  number={3},
  pages={27--39},
  year={2016},
  organization={IEEE Press}
}
@article{chi1994salphasic,
  title={Salphasic distribution of clock signals for synchronous systems},
  author={Chi, Vernon L.},
  journal={IEEE Transactions on Computers},
  volume={43},
  number={5},
  pages={597--602},
  year={1994},
  publisher={IEEE}
}
@article{chien2013moore,
  title={Moore's law: The first ending and a new beginning},
  author={Chien, Andrew A and Karamcheti, Vijay},
  journal={Computer},
  volume={46},
  number={12},
  pages={48--53},
  year={2013},
  publisher={IEEE}
}
@book{chien1992planar,
  title={Planar-adaptive routing: Low-cost adaptive networks for multiprocessors},
  author={Chien, Andrew A and Kim, Jae H},
  volume={20},
  number={2},
  year={1992},
  publisher={ACM}
}
@article{chiu2000odd,
  title={The odd-even turn model for adaptive routing},
  author={Chiu, Ge-Ming},
  journal={IEEE Transactions on parallel and distributed systems},
  volume={11},
  number={7},
  pages={729--738},
  year={2000},
  publisher={IEEE}
}
@inproceedings{choi2011denovo,
  title={DeNovo: Rethinking the memory hierarchy for disciplined parallelism},
  author={Choi, Byn and Komuravelli, Rakesh and Sung, Hyojin and Smolinski, Robert and Honarmand, Nima and Adve, Sarita V and Adve, Vikram S and Carter, Nicholas P and Chou, Ching-Tsun},
  booktitle={Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on},
  pages={155--166},
  year={2011},
  organization={IEEE}
}
@inproceedings{chung2010single,
  title={Single-chip heterogeneous computing: Does the future include custom logic, FPGAs, and GPGPUs?},
  author={Chung, Eric S and Milder, Peter A and Hoe, James C and Mai, Ken},
  booktitle={Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={225--236},
  year={2010},
  organization={IEEE Computer Society}
}
@inproceedings{devietti2012radish,
  title={RADISH: always-on sound and complete Ra D etection in S oftware and H ardware},
  author={Devietti, Joseph and Wood, Benjamin P and Strauss, Karin and Ceze, Luis and Grossman, Dan and Qadeer, Shaz},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={40},
  number={3},
  pages={201--212},
  year={2012},
  organization={IEEE Computer Society}
}
@article{duato1993new,
  title={A new theory of deadlock-free adaptive routing in wormhole networks},
  author={Duato, Jos{\'e}},
  journal={IEEE transactions on parallel and distributed systems},
  volume={4},
  number={12},
  pages={1320--1331},
  year={1993},
  publisher={IEEE}
}
@article{duato1995necessary,
  title={A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks},
  author={Duato, Jos{\'e}},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={6},
  number={10},
  pages={1055--1067},
  year={1995},
  publisher={IEEE}
}
@book{duato2003interconnection,
  title={Interconnection networks: an engineering approach},
  author={Duato, Jose and Yalamanchili, Sudhakar and Ni, Lionel M},
  year={2003},
  publisher={Morgan Kaufmann}
}
@article{courtland2016transistors,
  title={Transistors could stop shrinking in 2021},
  author={Courtland, Rachel},
  journal={IEEE Spectrum},
  volume={53},
  number={9},
  pages={9--11},
  year={2016},
  publisher={IEEE}
}
@book{culler1999parallel,
  title={Parallel computer architecture: a hardware/software approach},
  author={Culler, David E and Singh, Jaswinder Pal and Gupta, Anoop},
  year={1999},
  publisher={Gulf Professional Publishing}
}
@article{dally1986torus,
  title={The torus routing chip},
  author={Dally, William J and Seitz, Charles L},
  journal={Distributed computing},
  volume={1},
  number={4},
  pages={187--196},
  year={1986},
  publisher={Springer}
}
@article{dally1988deadlock,
  title={Deadlock-free message routing in multiprocessor interconnection networks},
  author={Dally, William J and Seitz, Charles L},
  year={1988},
  publisher={California Institute of Technology}
}
@article{dally1990performance,
  title={Performance analysis of k-ary n-cube interconnection networks},
  author={Dally, William J.},
  journal={IEEE transactions on Computers},
  volume={39},
  number={6},
  pages={775--785},
  year={1990},
  publisher={IEEE}
}
@article{dally1993deadlock,
  title={Deadlock-free adaptive routing in multicomputer networks using virtual channels},
  author={Dally, William J. and Aoki, Hiromichi},
  journal={IEEE transactions on Parallel and Distributed Systems},
  volume={4},
  number={4},
  pages={466--475},
  year={1993},
  publisher={IEEE}
}
@book{dally2004principles,
  title={Principles and practices of interconnection networks},
  author={Dally, William James and Towles, Brian Patrick},
  year={2004},
  publisher={Elsevier}
}
@inproceedings{dean2012large,
  title={Large scale distributed deep networks},
  author={Dean, Jeffrey and Corrado, Greg and Monga, Rajat and Chen, Kai and Devin, Matthieu and Mao, Mark and Senior, Andrew and Tucker, Paul and Yang, Ke and Le, Quoc V and others},
  booktitle={Advances in neural information processing systems},
  pages={1223--1231},
  year={2012}
}
@article{dean2018new,
  title={A New Golden Age in Computer Architecture: Empowering the Machine Learning Revolution},
  author={Dean, Jeffrey and Patterson, David and Young, Cliff},
  journal={IEEE Micro},
  year={2018},
  publisher={IEEE}
}
@article{dongarra2005high,
  title={High-performance computing: clusters, constellations, MPPs, and future directions},
  author={Dongarra, Jack and Sterling, Thomas and Simon, Horst and Strohmaier, Erich},
  journal={Computing in Science \& Engineering},
  volume={7},
  number={2},
  pages={51--59},
  year={2005},
  publisher={IEEE}
}
@inproceedings{ebrahimi2017ebda,
  title={Ebda: a new theory on design and verification of deadlock-free interconnection networks},
  author={Ebrahimi, Masoumeh and Daneshtalab, Masoud},
  booktitle={Proceedings of the 44th Annual International Symposium on Computer Architecture},
  pages={703--715},
  year={2017},
  organization={ACM}
}
@article{emer2002asim,
  title={Asim: A performance model framework},
  author={Emer, Joel and Ahuja, Pritpal and Borch, Eric and Klauser, Artur and Luk, Chi-Keung and Manne, Srilatha and Mukherjee, Shubhendu S and Patil, Harish and Wallace, Steven and Binkert, Nathan and others},
  journal={Computer},
  volume={35},
  number={2},
  pages={68--76},
  year={2002},
  publisher={IEEE}
}
@inproceedings{esmaeilzadeh2011dark,
  title={Dark silicon and the end of multicore scaling},
  author={Esmaeilzadeh, Hadi and Blem, Emily and Amant, Renee St and Sankaralingam, Karthikeyan and Burger, Doug},
  booktitle={Computer Architecture (ISCA), 2011 38th Annual International Symposium on},
  pages={365--376},
  year={2011},
  organization={IEEE}
}
@article{flynn1966very,
  title={Very high-speed computing systems},
  author={Flynn, Michael J},
  journal={Proceedings of the IEEE},
  volume={54},
  number={12},
  pages={1901--1909},
  year={1966},
  publisher={IEEE}
}

@misc{Foster2014WRGReport,
	howpublished = {\url{https://blogs.mentor.com/verificationhorizons/blog/2015/07/13/part-8-the-2014-wilson-research-group-functional-verification-study/ }},
	note = {Accessed 29 May 2018},
	title = {Part 8: The 2014 Wilson Research Group Functional Verification Study},  
	author = {Foster, Harry},
	year={2014}
}
@article{furber2013overview,
  title={Overview of the spinnaker system architecture},
  author={Furber, Steve B and Lester, David R and Plana, Luis A and Garside, Jim D and Painkras, Eustace and Temple, Steve and Brown, Andrew D},
  journal={IEEE Transactions on Computers},
  volume={62},
  number={12},
  pages={2454--2467},
  year={2013},
  publisher={IEEE}
}
@article{furber2014spinnaker,
  title={The spinnaker project},
  author={Furber, Steve B and Galluppi, Francesco and Temple, Steve and Plana, Luis A},
  journal={Proceedings of the IEEE},
  volume={102},
  number={5},
  pages={652--665},
  year={2014},
  publisher={IEEE}
}
@article{glass1992turn,
  title={The turn model for adaptive routing},
  author={Glass, Christopher J and Ni, Lionel M},
  journal={ACM SIGARCH Computer Architecture News},
  volume={20},
  number={2},
  pages={278--287},
  year={1992},
  publisher={ACM}
}
@article{goodman1983using,
  title={Using cache memory to reduce processor-memory traffic},
  author={Goodman, James R},
  journal={ACM SIGARCH Computer Architecture News},
  volume={11},
  number={3},
  pages={124--131},
  year={1983},
  publisher={ACM}
}
@inproceedings{guiady1999sc+,
  title={Is sc+ ilp= rc?},
  author={Guiady, Chris and Falsafi, Babak and Vijaykumar, Terani N},
  booktitle={Computer Architecture, 1999. Proceedings of the 26th International Symposium on},
  pages={162--171},
  year={1999},
  organization={IEEE}
}
@article{gunther1981prevention,
  title={Prevention of deadlocks in packet-switched data transport systems},
  author={Gunther, Klaus},
  journal={IEEE Transactions on Communications},
  volume={29},
  number={4},
  pages={512--524},
  year={1981},
  publisher={IEEE}
}
@article{hatayama2018inverse,
  title={Inverse resistance change Cr2Ge2Te6-based PCRAM enabling ultralow-energy amorphization},
  author={Hatayama, Shogo and Sutou, Yuji and Shindo, Satoshi and Saito, Yuta and Song, Yun-Heub and Ando, Daisuke and Koike, Junichi},
  journal={ACS applied materials \& interfaces},
  volume={10},
  number={3},
  pages={2725--2734},
  year={2018},
  publisher={ACS Publications}
}
@inproceedings{hemani1999lowering,
  title={Lowering power consumption in clock by using globally asynchronous locally synchronous design style},
  author={Hemani, Ahmed and Meincke, Thomas and Kumar, Shashi and Postula, Adam and Olsson, Thomas and Nilsson, Peter and Oberg, J and Ellervee, Peeter and Lundqvist, Dan},
  booktitle={Proceedings of the 36th annual ACM/IEEE Design Automation Conference},
  pages={873--878},
  year={1999},
  organization={ACM}
}
@book{hennessy2011computer,
  title={Computer architecture: a quantitative approach},
  author={Hennessy, John L and Patterson, David A},
  year={2011},
  edition={5},
  publisher={Elsevier}
}
@book{hennessy2017computer,
  title={Computer architecture: a quantitative approach},
  author={Hennessy, John L and Patterson, David A},
  year={2017},
  edition={6},
  publisher={Elsevier}
}
@book{Hillis1985The,
  title={The connection machine},
  author={Hillis, William Danny},
  year={1985},
  publisher={MIT press}
}
@article{hill2008amdahl,
  title={Amdahl's law in the multicore era},
  author={Hill, Mark D and Marty, Michael R},
  journal={Computer},
  volume={41},
  number={7},
  year={2008},
  publisher={IEEE}
}
@article{holt1972some,
  title={Some deadlock properties of computer systems},
  author={Holt, Richard C},
  journal={ACM Computing Surveys (CSUR)},
  volume={4},
  number={3},
  pages={179--196},
  year={1972},
  publisher={ACM}
}
@misc{Hruska2017blog,
	howpublished = {\url{https://www.extremetech.com/extreme/188776-how-l1-and-l2-cpu-caches-work-and-why-theyre-an-essential-part-of-modern-chips }},
	note = {Accessed 14 May 2018},
	title = {How L1 and L2 CPU Caches Work, and Why They're an Essential Part of Modern Chips},  
	author = {Hruska, Joel},
	year={2017}
}
@booklet{intel2009quickpath,
	title={Introduction to the intel quickpath interconnect},
	author={Intel},
	year={2009}
}

@book{jantsch2003networks,
  title={Networks on chip},
  author={Jantsch, Axel and Tenhunen, Hannu and others},
  volume={396},
  year={2003},
  publisher={Springer}
}
@misc{ITRS2015,
	howpublished = {\url{http://www.itrs2.net/itrs-reports.html}},
	note = {Accessed 2 May 2018},
	title = {International Technology Roadmap for Semiconductors 2.0},  
	author = {ITRS},
	year={2015}
}
@inproceedings{jerger2008virtual,
  title={Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence},
  author={Jerger, Natalie D Enright and Peh, Li-Shiuan and Lipasti, Mikko H},
  booktitle={Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM International Symposium on},
  pages={35--46},
  year={2008},
  organization={IEEE}
}
@inproceedings{jouppi2017datacenter,
  title={In-datacenter performance analysis of a tensor processing unit},
  author={Jouppi, Norman P and Young, Cliff and Patil, Nishant and Patterson, David and Agrawal, Gaurav and Bajwa, Raminder and Bates, Sarah and Bhatia, Suresh and Boden, Nan and Borchers, Al and others},
  booktitle={Proceedings of the 44th Annual International Symposium on Computer Architecture},
  pages={1--12},
  year={2017},
  organization={ACM}
}
@inproceedings{kelm2010cohesion,
  title={Cohesion: a hybrid memory model for accelerators},
  author={Kelm, John H and Johnson, Daniel R and Tuohy, William and Lumetta, Steven S and Patel, Sanjay J},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={38},
  number={3},
  pages={429--440},
  year={2010},
  organization={ACM}
}
@inproceedings{klaiber1994comparison,
  title={A comparison of message passing and shared memory architectures for data parallel programs},
  author={Klaiber, Alexander C and Levy, Henry M},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={22},
  number={2},
  pages={94--105},
  year={1994},
  organization={IEEE Computer Society Press}
}
@article{kermani1979virtual,
  title={Virtual cut-through: A new computer communication switching technique},
  author={Kermani, Parviz and Kleinrock, Leonard},
  journal={Computer Networks (1976)},
  volume={3},
  number={4},
  pages={267--286},
  year={1979},
  publisher={Elsevier}
}
@article{kreupl2013electronics,
  title={Electronics: The carbon-nanotube computer has arrived},
  author={Kreupl, Franz},
  journal={Nature},
  volume={501},
  number={7468},
  pages={495},
  year={2013},
  publisher={Nature Publishing Group}
}
@article{lamport1979make,
  title={How to make a multiprocessor computer that correctly executes multiprocess progranm},
  author={Lamport, Leslie},
  journal={IEEE transactions on computers},
  number={9},
  pages={690--691},
  year={1979},
  publisher={IEEE}
}
@inproceedings{leblanc1992shared,
  title={Shared memory vs. message passing in shared-memory multiprocessors},
  author={LeBlanc, Thomas J and Markatos, Evangelos P},
  booktitle={Parallel and Distributed Processing, 1992. Proceedings of the Fourth IEEE Symposium on},
  pages={254--263},
  year={1992},
  organization={IEEE}
}
@inproceedings{leiserson1992network,
  title={The network architecture of the Connection Machine CM-5},
  author={Leiserson, Charles E and Abuhamdeh, Zahi S and Douglas, David C and Feynman, Carl R and Ganmukhi, Mahesh N and Hill, Jeffrey V and Hillis, Daniel and Kuszmaul, Bradley C and St Pierre, Margaret A and Wells, David S and others},
  booktitle={Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures},
  pages={272--285},
  year={1992},
  organization={ACM}
}
@article{linder1991adaptive,
  title={An adaptive and fault tolerant wormhole routing strategy for k-ary n-cubes},
  author={Linder, Daniel H. and Harden, James C.},
  journal={IEEE Transactions on computers},
  volume={40},
  number={1},
  pages={2--12},
  year={1991},
  publisher={IEEE}
}
@article{manheimer2015cryogenic,
  title={Cryogenic computing complexity program: Phase 1 introduction},
  author={Manheimer, Marc A},
  journal={IEEE Transactions on Applied Superconductivity},
  volume={25},
  number={3},
  pages={1--4},
  year={2015},
  publisher={IEEE}
}
@article{maranget2012tutorial,
  title={A tutorial introduction to the ARM and POWER relaxed memory models},
  author={Maranget, Luc and Sarkar, Susmit and Sewell, Peter},
  journal={Draft available from http://www. cl. cam. ac. uk/\~{} pes20/ppc-supplemental/test7. pdf},
  year={2012}
}
@article{martin2003token,
  title={Token coherence: Decoupling performance and correctness},
  author={Martin, Milo MK and Hill, Mark D and Wood, David A},
  journal={ACM SIGARCH Computer Architecture News},
  volume={31},
  number={2},
  pages={182--193},
  year={2003},
  publisher={ACM}
}
@article{martin2012chip,
  title={Why on-chip cache coherence is here to stay},
  author={Martin, Milo MK and Hill, Mark D and Sorin, Daniel J},
  journal={Communications of the ACM},
  volume={55},
  number={7},
  pages={78--89},
  year={2012},
  publisher={ACM}
}
@article{merlin1980deadlock,
  title={Deadlock avoidance in store-and-forward networks--I: Store-and-forward deadlock},
  author={Merlin, Philip and Schweitzer, Paul},
  journal={IEEE Transactions on Communications},
  volume={28},
  number={3},
  pages={345--354},
  year={1980},
  publisher={IEEE}
}
@article{merolla2014million,
  title={A million spiking-neuron integrated circuit with a scalable communication network and interface},
  author={Merolla, Paul A and Arthur, John V and Alvarez-Icaza, Rodrigo and Cassidy, Andrew S and Sawada, Jun and Akopyan, Filipp and Jackson, Bryan L and Imam, Nabil and Guo, Chen and Nakamura, Yutaka and others},
  journal={Science},
  volume={345},
  number={6197},
  pages={668--673},
  year={2014},
  publisher={American Association for the Advancement of Science}
}
@inproceedings{miller2010graphite,
  title={Graphite: A distributed parallel simulator for multicores},
  author={Miller, Jason E and Kasture, Harshad and Kurian, George and Gruenwald, Charles and Beckmann, Nathan and Celio, Christopher and Eastep, Jonathan and Agarwal, Anant},
  booktitle={High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on},
  pages={1--12},
  year={2010},
  organization={IEEE}
}
@article{mukherjee2000wisconsin,
  title={Wisconsin Wind Tunnel II: a fast, portable parallel architecture simulator},
  author={Mukherjee, Shubhendu S and Reinhardt, Steven K and Falsafi, Babak and Litzkow, Mike and Hill, Mark D and Wood, David A and Huss-Lederman, Steven and Larus, James R},
  journal={IEEE Concurrency},
  volume={8},
  number={4},
  pages={12--20},
  year={2000},
  publisher={IEEE}
}
@inproceedings{murali2009synthesis,
  title={Synthesis of networks on chips for 3D systems on chips},
  author={Murali, Srinivasan and Seiculescu, Ciprian and Benini, Luca and De Micheli, Giovanni},
  booktitle={Proceedings of the 2009 Asia and South Pacific Design Automation Conference},
  pages={242--247},
  year={2009},
  organization={IEEE Press}
}
@inproceedings{nanjundappa2012accelerating,
  title={Accelerating systemc simulations using gpus},
  author={Nanjundappa, Mahesh and Kaushik, Anirudh and Patel, Hiren D and Shukla, Sandeep K},
  booktitle={High Level Design Validation and Test Workshop (HLDVT), 2012 IEEE International},
  pages={132--139},
  year={2012},
  organization={IEEE}
}
@inproceedings{xu2015analysing,
  title={Analysing emerging memory technologies for big data and signal processing applications},
  author={Xu, Thomas Canhao and Lepp{\"a}nen, Ville},
  booktitle={Digital Information Processing and Communications (ICDIPC), 2015 Fifth International Conference on},
  pages={104--109},
  year={2015},
  organization={IEEE}
}
@book{national2011future,
  title={The Future of Computing Performance: Game Over or Next Level?},
  author={National Research Council and others},
  year={2011},
  publisher={National Academies Press}
}
@inproceedings{nesson1995romm,
  title={ROMM routing on mesh and torus networks},
  author={Nesson, Ted and Johnsson, S Lennart},
  booktitle={Proceedings of the seventh annual ACM symposium on Parallel algorithms and architectures},
  pages={275--287},
  year={1995},
  organization={ACM}
}
@article{ni1993survey,
  title={A survey of wormhole routing techniques in direct networks},
  author={Ni, Lionel M. and McKinley, Philip K.},
  journal={Computer},
  volume={26},
  number={2},
  pages={62--76},
  year={1993},
  publisher={IEEE}
}
@inproceedings{owens2009better,
  title={A better x86 memory model: x86-TSO},
  author={Owens, Scott and Sarkar, Susmit and Sewell, Peter},
  booktitle={International Conference on Theorem Proving in Higher Order Logics},
  pages={391--407},
  year={2009},
  organization={Springer}
}
@article{padoin2014performance,
  title={Performance/energy trade-off in scientific computing: the case of arm big. little and intel sandy bridge},
  author={Padoin, Edson Luiz and Pilla, La{\'e}rcio Lima and Castro, M{\'a}rcio and Boito, Francieli Z and Navaux, Philippe Olivier Alexandre and M{\'e}haut, Jean-Fran{\c{c}}ois},
  journal={IET Computers \& Digital Techniques},
  volume={9},
  number={1},
  pages={27--35},
  year={2014},
  publisher={IET}
}
@inproceedings{papamarcos1998low,
  title={A low-overhead coherence solution for multiprocessors with private cache memories},
  author={Papamarcos, Mark S and Patel, Janak H},
  booktitle={25 years of the international symposia on Computer architecture (selected papers)},
  pages={284--290},
  year={1998},
  organization={ACM}
}
@book{patterson2017computer,
  title={Computer Organization and Design RISC-V Edition: The Hardware/Software Interface},
  author={Patterson, David A and Hennessy, John L},
  year={2017},
  publisher={Newnes}
}
@article{qureshi2009scalable,
  title={Scalable high performance main memory system using phase-change memory technology},
  author={Qureshi, Moinuddin K and Srinivasan, Vijayalakshmi and Rivers, Jude A},
  journal={ACM SIGARCH Computer Architecture News},
  volume={37},
  number={3},
  pages={24--33},
  year={2009},
  publisher={ACM}
}
@article{ramakrishna2016gca,
  title={GCA: Global congestion awareness for load balance in networks-on-chip},
  author={Ramakrishna, Mukund and Kodati, Vamsi Krishna and Gratz, Paul V and Sprintson, Alexander},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={27},
  number={7},
  pages={2022--2035},
  year={2016},
  publisher={IEEE}
}
@inproceedings{ren2015faster,
  title={Faster r-cnn: Towards real-time object detection with region proposal networks},
  author={Ren, Shaoqing and He, Kaiming and Girshick, Ross and Sun, Jian},
  booktitle={Advances in neural information processing systems},
  pages={91--99},
  year={2015}
}
@inproceedings{rotenberg1996trace,
  title={Trace cache: a low latency approach to high bandwidth instruction fetching},
  author={Rotenberg, Eric and Bennett, Steve and Smith, James E},
  booktitle={Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture},
  pages={24--35},
  year={1996},
  organization={IEEE Computer Society}
}
@inproceedings{sanchez2012scd,
  title={SCD: A scalable coherence directory with flexible sharer set encoding},
  author={Sanchez, Daniel and Kozyrakis, Christos},
  booktitle={High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on},
  pages={1--12},
  year={2012},
  organization={IEEE}
}
@article{seitz1985cosmic,
  title={The cosmic cube},
  author={Seitz, Charles L},
  journal={Communications of the ACM},
  volume={28},
  number={1},
  pages={22--33},
  year={1985},
  publisher={ACM}
}
@inproceedings{schmidt2017hybrid,
  title={Hybrid analysis of SystemC models for fast and accurate parallel simulation},
  author={Schmidt, Tim and Liu, Guantao and D{\"o}mer, Rainer},
  booktitle={Design Automation Conference (ASP-DAC), 2017 22nd Asia and South Pacific},
  pages={226--231},
  year={2017},
  organization={IEEE}
}
@article{schmidhuber2015deep,
  title={Deep learning in neural networks: An overview},
  author={Schmidhuber, J{\"u}rgen},
  journal={Neural networks},
  volume={61},
  pages={85--117},
  year={2015},
  publisher={Elsevier}
}
@inproceedings{shacham2008verification,
  title={Verification of chip multiprocessor memory systems using a relaxed scoreboard},
  author={Shacham, Ofer and Wachs, Megan and Solomatnikov, Alex and Firoozshahian, Amin and Richardson, Stephen and Horowitz, Mark},
  booktitle={Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM International Symposium on},
  pages={294--305},
  year={2008},
  organization={IEEE}
}
@inproceedings{shin2017hiding,
  title={Hiding the long latency of persist barriers using speculative execution},
  author={Shin, Seunghee and Tuck, James and Solihin, Yan},
  booktitle={Proceedings of the 44th Annual International Symposium on Computer Architecture},
  pages={175--186},
  year={2017},
  organization={ACM}
}
@article{silver2016mastering,
  title={Mastering the game of Go with deep neural networks and tree search},
  author={Silver, David and Huang, Aja and Maddison, Chris J and Guez, Arthur and Sifre, Laurent and Van Den Driessche, George and Schrittwieser, Julian and Antonoglou, Ioannis and Panneershelvam, Veda and Lanctot, Marc and others},
  journal={nature},
  volume={529},
  number={7587},
  pages={484--489},
  year={2016},
  publisher={Nature Research}
}
@article{silver2017mastering,
  title={Mastering the game of go without human knowledge},
  author={Silver, David and Schrittwieser, Julian and Simonyan, Karen and Antonoglou, Ioannis and Huang, Aja and Guez, Arthur and Hubert, Thomas and Baker, Lucas and Lai, Matthew and Bolton, Adrian and others},
  journal={Nature},
  volume={550},
  number={7676},
  pages={354},
  year={2017},
  publisher={Nature Publishing Group}
}
@inproceedings{singh2002locality,
  title={Locality-preserving randomized oblivious routing on torus networks},
  author={Singh, Arjun and Dally, William J and Towles, Brian and Gupta, Amit K},
  booktitle={Proceedings of the fourteenth annual ACM symposium on Parallel algorithms and architectures},
  pages={9--13},
  year={2002},
  organization={ACM}
}
@article{singh2013end,
  title={End-To-End Sequential Consistency},
  author={Singh, Abhayendra and Millstein, Todd and Musuvathi, Madan and Narayanasamy, Satish and Marino, Daniel},
  journal={IEEE Micro},
  volume={99},
  number={1},
  pages={1},
  year={2013},
  publisher={IEEE}
}
@article{sorin2011primer,
  title={A primer on memory consistency and cache coherence},
  author={Sorin, Daniel J and Hill, Mark D and Wood, David A},
  journal={Synthesis Lectures on Computer Architecture},
  volume={6},
  number={3},
  pages={1--212},
  year={2011},
  publisher={Morgan \& Claypool Publishers}
}
@inproceedings{chen2012challenges,
  title={Challenges and opportunities of internet of things},
  author={Chen, Yen-Kuang},
  booktitle={Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific},
  pages={383--388},
  year={2012},
  organization={IEEE}
}
@inproceedings{taylor2012dark,
  title={Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse},
  author={Taylor, Michael B},
  booktitle={Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE},
  pages={1131--1136},
  year={2012},
  organization={IEEE}
}
@misc{,
	howpublished = {\url{https://www.top500.org/lists/2017/11/ }},
	note = {Accessed 27 May 2018},
	title = {November 2017 | TOP500 Supercomputer Sites},  
	author = {Top500.org},
	year={2017}
}
@inproceedings{towles2002worst,
  title={Worst-case traffic for oblivious routing functions},
  author={Towles, Brian and Dally, William J},
  booktitle={Proceedings of the fourteenth annual ACM symposium on Parallel algorithms and architectures},
  pages={1--8},
  year={2002},
  organization={ACM}
}
@inproceedings{valiant1981universal,
  title={Universal schemes for parallel communication},
  author={Valiant, Leslie G and Brebner, Gordon J},
  booktitle={Proceedings of the thirteenth annual ACM symposium on Theory of computing},
  pages={263--277},
  year={1981},
  organization={ACM}
}
@inproceedings{vantrease2011atomic,
  title={Atomic coherence: Leveraging nanophotonics to build race-free cache coherence protocols},
  author={Vantrease, Dana and Lipasti, Mikko H and Binkert, Nathan},
  booktitle={High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on},
  pages={132--143},
  year={2011},
  organization={IEEE}
}
@inproceedings{ventroux2014highly,
  title={Highly-parallel special-purpose multicore architecture for SystemC/TLM simulations},
  author={Ventroux, Nicolas and Peeters, Julien and Sassolas, Tanguy and Hoe, James C},
  booktitle={Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), 2014 International Conference on},
  pages={250--257},
  year={2014},
  organization={IEEE}
}
@inproceedings{vinco2012saga,
  title={SAGA: SystemC acceleration on GPU architectures},
  author={Vinco, Sara and Bertacco, Valeria and Chatterjee, Debapriya and Fummi, Franco},
  booktitle={Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE},
  pages={115--120},
  year={2012},
  organization={IEEE}
}
@article{von1993first,
  title={First Draft of a Report on the EDVAC},
  author={Von Neumann, John},
  journal={IEEE Annals of the History of Computing},
  volume={15},
  number={4},
  pages={27--75},
  year={1993},
  publisher={IEEE}
}
@article{postiff1999limits,
  title={The limits of instruction level parallelism in SPEC95 applications},
  author={Postiff, Matthew A and Greene, David A and Tyson, Gary S and Mudge, Trevor N},
  journal={SIGARCH Computer Architecture News},
  volume={27},
  number={1},
  pages={31--34},
  year={1999}
}
@inproceedings{wang2009dynamic,
  title={Dynamic parallelization of single-threaded binary programs using speculative slicing},
  author={Wang, Cheng and Wu, Youfeng and Borin, Edson and Hu, Shiliang and Liu, Wei and Sager, Dave and Ngai, Tin-fook and Fang, Jesse},
  booktitle={Proceedings of the 23rd international conference on Supercomputing},
  pages={158--168},
  year={2009},
  organization={ACM}
}
@inproceedings{weinstock2016systemc,
  title={Systemc-link: Parallel systemc simulation using time-decoupled segments},
  author={Weinstock, Jan Henrik and Leupers, Rainer and Ascheid, Gerd and Petras, Dietmar and Hoffmann, Andreas},
  booktitle={Proceedings of the 2016 Conference on Design, Automation \& Test in Europe},
  pages={493--498},
  year={2016},
  organization={EDA Consortium}
}
@inproceedings{wilson1987hierarchical,
  title={Hierarchical cache/bus architecture for shared memory multiprocessors},
  author={Wilson Jr, Andrew W},
  booktitle={Proceedings of the 14th annual international symposium on Computer architecture},
  pages={244--252},
  year={1987},
  organization={ACM}
}
@article{williams2009roofline,
  title={Roofline: an insightful visual performance model for multicore architectures},
  author={Williams, Samuel and Waterman, Andrew and Patterson, David},
  journal={Communications of the ACM},
  volume={52},
  number={4},
  pages={65--76},
  year={2009},
  publisher={ACM}
}
@inproceedings{winkel2004exploring,
  title={Exploring the Performance Potential of Itanium{\textregistered} Processors with ILP-based Scheduling},
  author={Winkel, Sebastian},
  booktitle={Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization},
  pages={189},
  year={2004},
  organization={IEEE Computer Society}
}
@article{wulf1995hitting,
  title={Hitting the memory wall: implications of the obvious},
  author={Wulf, Wm A and McKee, Sally A},
  journal={ACM SIGARCH computer architecture news},
  volume={23},
  number={1},
  pages={20--24},
  year={1995},
  publisher={ACM}
}
@article{xekalakis2012mixed,
  title={Mixed speculative multithreaded execution models},
  author={Xekalakis, Polychronis and Ioannou, Nikolas and Cintra, Marcelo},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  volume={9},
  number={3},
  pages={18},
  year={2012},
  publisher={ACM}
}
@inproceedings{zebchuk2009tagless,
  title={A tagless coherence directory},
  author={Zebchuk, Jason and Srinivasan, Vijayalakshmi and Qureshi, Moinuddin K and Moshovos, Andreas},
  booktitle={Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={423--434},
  year={2009},
  organization={ACM}
}
@inproceedings{zhang2015optimizing,
  title={Optimizing fpga-based accelerator design for deep convolutional neural networks},
  author={Zhang, Chen and Li, Peng and Sun, Guangyu and Guan, Yijin and Xiao, Bingjun and Cong, Jason},
  booktitle={Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={161--170},
  year={2015},
  organization={ACM}
}