$date
	Mon Feb  9 20:56:46 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux4_1 $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 2 & sel [1:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 ' sel [1:0] $end
$var wire 1 ! z $end
$var wire 1 ( y2 $end
$var wire 1 ) y1 $end
$scope module m1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 * sel $end
$var wire 1 ) y $end
$upscope $end
$scope module m2 $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 + sel $end
$var wire 1 ( y $end
$upscope $end
$scope module m3 $end
$var wire 1 ) i0 $end
$var wire 1 ( i1 $end
$var wire 1 , sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
b0 '
b0 &
1%
0$
1#
0"
0!
$end
#10
1!
1)
1(
1*
1+
b1 &
b1 '
#20
0!
0)
0(
0*
0+
1,
b10 &
b10 '
#30
1!
1)
1(
1*
1+
b11 &
b11 '
#40
1!
1(
1)
0*
0+
0,
b0 &
b0 '
0%
1$
0#
1"
#50
0!
0)
0(
1*
1+
b1 &
b1 '
#60
1!
1)
1(
0*
0+
1,
b10 &
b10 '
#70
0!
0)
0(
1*
1+
b11 &
b11 '
#80
