

================================================================
== Vitis HLS Report for 'src_loop_proc'
================================================================
* Date:           Mon Sep  6 21:22:09 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        affine_scale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|      702|  0.630 us|  7.020 us|   63|  702|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- src_loop  |       15|      654|        16|          1|          1|  1 ~ 640|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 64 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 48 
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 65 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 65 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (3.63ns)   --->   "%mapchip_width_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_maxwidth" [affine_scale/affine_scale.cpp:48]   --->   Operation 66 'read' 'mapchip_width_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (3.63ns)   --->   "%d_read = read i20 @_ssdm_op_Read.ap_fifo.i20P0A, i20 %d"   --->   Operation 67 'read' 'd_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (3.63ns)   --->   "%a_read = read i20 @_ssdm_op_Read.ap_fifo.i20P0A, i20 %a"   --->   Operation 68 'read' 'a_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (3.63ns)   --->   "%c_read = read i20 @_ssdm_op_Read.ap_fifo.i20P0A, i20 %c"   --->   Operation 69 'read' 'c_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (3.63ns)   --->   "%b_read = read i20 @_ssdm_op_Read.ap_fifo.i20P0A, i20 %b"   --->   Operation 70 'read' 'b_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (3.63ns)   --->   "%m_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %m"   --->   Operation 71 'read' 'm_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (3.63ns)   --->   "%trunc_ln69_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %trunc_ln69"   --->   Operation 72 'read' 'trunc_ln69_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (3.63ns)   --->   "%mapchip_height_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_maxheight" [affine_scale/affine_scale.cpp:49]   --->   Operation 73 'read' 'mapchip_height_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (3.63ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %n"   --->   Operation 74 'read' 'n_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (3.63ns)   --->   "%id_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %id"   --->   Operation 75 'read' 'id_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (3.63ns)   --->   "%ystart_pos_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ystart_pos"   --->   Operation 76 'read' 'ystart_pos_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (3.63ns)   --->   "%xstart_pos_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %xstart_pos"   --->   Operation 77 'read' 'xstart_pos_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (3.63ns)   --->   "%srcin_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %srcin"   --->   Operation 78 'read' 'srcin_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (3.63ns)   --->   "%write_ln878 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mapchip_draw_xsize_out, i32 %mapchip_draw_xsize_read"   --->   Operation 79 'write' 'write_ln878' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (3.63ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %trunc_ln69_out, i32 %trunc_ln69_read"   --->   Operation 80 'write' 'write_ln69' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast_i = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mapchip_width_V, i32 1, i32 31" [affine_scale/affine_scale.cpp:48]   --->   Operation 81 'partselect' 'p_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_read, i12 0"   --->   Operation 82 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %d_read, i32 19"   --->   Operation 83 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %a_read, i32 19"   --->   Operation 84 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %c_read, i32 19"   --->   Operation 85 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %b_read, i32 19"   --->   Operation 86 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %mapchip_width_V, i32 1, i32 20" [affine_scale/affine_scale.cpp:48]   --->   Operation 87 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shr_i_i = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mapchip_height_V, i32 1, i32 31" [affine_scale/affine_scale.cpp:49]   --->   Operation 88 'partselect' 'shr_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln878_1 = icmp_slt  i32 %shl_ln, i32 4294967197"   --->   Operation 89 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln692_1 = add i32 %n_read, i32 4294967295"   --->   Operation 90 'add' 'add_ln692_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.69ns)   --->   "%select_ln138 = select i1 %icmp_ln878_1, i32 %add_ln692_1, i32 %n_read" [affine_scale/affine_scale.cpp:138]   --->   Operation 91 'select' 'select_ln138' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %mapchip_height_V, i32 1, i32 20" [affine_scale/affine_scale.cpp:49]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1364_1 = sext i32 %shl_ln"   --->   Operation 93 'sext' 'sext_ln1364_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln1364 = mul i65 %sext_ln1364_1, i65 5497558139"   --->   Operation 94 'mul' 'mul_ln1364' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1497_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %a_read, i12 0"   --->   Operation 95 'bitconcatenate' 'shl_ln1497_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1364_4 = sext i32 %shl_ln1497_2"   --->   Operation 96 'sext' 'sext_ln1364_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (6.91ns)   --->   "%mul_ln1364_1 = mul i65 %sext_ln1364_4, i65 5497558139"   --->   Operation 97 'mul' 'mul_ln1364_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1497_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %c_read, i12 0"   --->   Operation 98 'bitconcatenate' 'shl_ln1497_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1364_7 = sext i32 %shl_ln1497_3"   --->   Operation 99 'sext' 'sext_ln1364_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (6.91ns)   --->   "%mul_ln1364_2 = mul i65 %sext_ln1364_7, i65 5497558139"   --->   Operation 100 'mul' 'mul_ln1364_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1497_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %b_read, i12 0"   --->   Operation 101 'bitconcatenate' 'shl_ln1497_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1364_10 = sext i32 %shl_ln1497_4"   --->   Operation 102 'sext' 'sext_ln1364_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (6.91ns)   --->   "%mul_ln1364_3 = mul i65 %sext_ln1364_10, i65 5497558139"   --->   Operation 103 'mul' 'mul_ln1364_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_slt  i32 %shl_ln1497_2, i32 4294967197"   --->   Operation 104 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln692 = add i32 %m_read, i32 4294967295"   --->   Operation 105 'add' 'add_ln692' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln133 = select i1 %icmp_ln878, i32 %add_ln692, i32 %m_read" [affine_scale/affine_scale.cpp:133]   --->   Operation 106 'select' 'select_ln133' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%shr_i_i_cast = zext i31 %shr_i_i" [affine_scale/affine_scale.cpp:49]   --->   Operation 107 'zext' 'shr_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln69_1 = sub i32 %trunc_ln69_read, i32 %shr_i_i_cast"   --->   Operation 108 'sub' 'sub_ln69_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 109 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp31_i = add i32 %sub_ln69_1, i32 %select_ln138"   --->   Operation 109 'add' 'tmp31_i' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 110 [2/2] (6.91ns)   --->   "%mul_ln208 = mul i32 %id_read, i32 %mapchip_height_V"   --->   Operation 110 'mul' 'mul_ln208' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln1364 = mul i65 %sext_ln1364_1, i65 5497558139"   --->   Operation 111 'mul' 'mul_ln1364' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %mul_ln1364, i32 39, i32 64"   --->   Operation 112 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/2] (6.91ns)   --->   "%mul_ln1364_1 = mul i65 %sext_ln1364_4, i65 5497558139"   --->   Operation 113 'mul' 'mul_ln1364_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %mul_ln1364_1, i32 39, i32 64"   --->   Operation 114 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/2] (6.91ns)   --->   "%mul_ln1364_2 = mul i65 %sext_ln1364_7, i65 5497558139"   --->   Operation 115 'mul' 'mul_ln1364_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %mul_ln1364_2, i32 39, i32 64"   --->   Operation 116 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/2] (6.91ns)   --->   "%mul_ln1364_3 = mul i65 %sext_ln1364_10, i65 5497558139"   --->   Operation 117 'mul' 'mul_ln1364_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %mul_ln1364_3, i32 39, i32 64"   --->   Operation 118 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/2] (6.91ns)   --->   "%mul_ln208 = mul i32 %id_read, i32 %mapchip_height_V"   --->   Operation 119 'mul' 'mul_ln208' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 120 [1/1] (3.54ns)   --->   "%sub_ln1364 = sub i65 0, i65 %mul_ln1364"   --->   Operation 120 'sub' 'sub_ln1364' <Predicate = (tmp_2)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_1)   --->   "%tmp_11 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %sub_ln1364, i32 39, i32 64"   --->   Operation 121 'partselect' 'tmp_11' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_1)   --->   "%sext_ln1364_2 = sext i26 %tmp_11"   --->   Operation 122 'sext' 'sext_ln1364_2' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1364_3 = sext i26 %tmp"   --->   Operation 123 'sext' 'sext_ln1364_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_1)   --->   "%select_ln1364 = select i1 %tmp_2, i32 %sext_ln1364_2, i32 %sext_ln1364_3"   --->   Operation 124 'select' 'select_ln1364' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (2.37ns) (out node of the LUT)   --->   "%sub_ln1364_1 = sub i32 0, i32 %select_ln1364"   --->   Operation 125 'sub' 'sub_ln1364_1' <Predicate = (tmp_2)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.83ns)   --->   "%select_ln1364_1 = select i1 %tmp_2, i32 %sub_ln1364_1, i32 %sext_ln1364_3"   --->   Operation 126 'select' 'select_ln1364_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (3.54ns)   --->   "%sub_ln1364_2 = sub i65 0, i65 %mul_ln1364_1"   --->   Operation 127 'sub' 'sub_ln1364_2' <Predicate = (tmp_13)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_3)   --->   "%tmp_14 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %sub_ln1364_2, i32 39, i32 64"   --->   Operation 128 'partselect' 'tmp_14' <Predicate = (tmp_13)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_3)   --->   "%sext_ln1364_5 = sext i26 %tmp_14"   --->   Operation 129 'sext' 'sext_ln1364_5' <Predicate = (tmp_13)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1364_6 = sext i26 %tmp_15"   --->   Operation 130 'sext' 'sext_ln1364_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_3)   --->   "%select_ln1364_2 = select i1 %tmp_13, i32 %sext_ln1364_5, i32 %sext_ln1364_6"   --->   Operation 131 'select' 'select_ln1364_2' <Predicate = (tmp_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (2.37ns) (out node of the LUT)   --->   "%sub_ln1364_3 = sub i32 0, i32 %select_ln1364_2"   --->   Operation 132 'sub' 'sub_ln1364_3' <Predicate = (tmp_13)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.83ns)   --->   "%select_ln1364_3 = select i1 %tmp_13, i32 %sub_ln1364_3, i32 %sext_ln1364_6"   --->   Operation 133 'select' 'select_ln1364_3' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (3.54ns)   --->   "%sub_ln1364_4 = sub i65 0, i65 %mul_ln1364_2"   --->   Operation 134 'sub' 'sub_ln1364_4' <Predicate = (tmp_16)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_5)   --->   "%tmp_17 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %sub_ln1364_4, i32 39, i32 64"   --->   Operation 135 'partselect' 'tmp_17' <Predicate = (tmp_16)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_5)   --->   "%sext_ln1364_8 = sext i26 %tmp_17"   --->   Operation 136 'sext' 'sext_ln1364_8' <Predicate = (tmp_16)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1364_9 = sext i26 %tmp_18"   --->   Operation 137 'sext' 'sext_ln1364_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_5)   --->   "%select_ln1364_4 = select i1 %tmp_16, i32 %sext_ln1364_8, i32 %sext_ln1364_9"   --->   Operation 138 'select' 'select_ln1364_4' <Predicate = (tmp_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (2.37ns) (out node of the LUT)   --->   "%sub_ln1364_5 = sub i32 0, i32 %select_ln1364_4"   --->   Operation 139 'sub' 'sub_ln1364_5' <Predicate = (tmp_16)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.83ns)   --->   "%select_ln1364_5 = select i1 %tmp_16, i32 %sub_ln1364_5, i32 %sext_ln1364_9"   --->   Operation 140 'select' 'select_ln1364_5' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (3.54ns)   --->   "%sub_ln1364_6 = sub i65 0, i65 %mul_ln1364_3"   --->   Operation 141 'sub' 'sub_ln1364_6' <Predicate = (tmp_19)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_7)   --->   "%tmp_20 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %sub_ln1364_6, i32 39, i32 64"   --->   Operation 142 'partselect' 'tmp_20' <Predicate = (tmp_19)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_7)   --->   "%sext_ln1364_11 = sext i26 %tmp_20"   --->   Operation 143 'sext' 'sext_ln1364_11' <Predicate = (tmp_19)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1364_12 = sext i26 %tmp_21"   --->   Operation 144 'sext' 'sext_ln1364_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364_7)   --->   "%select_ln1364_6 = select i1 %tmp_19, i32 %sext_ln1364_11, i32 %sext_ln1364_12"   --->   Operation 145 'select' 'select_ln1364_6' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (2.37ns) (out node of the LUT)   --->   "%sub_ln1364_7 = sub i32 0, i32 %select_ln1364_6"   --->   Operation 146 'sub' 'sub_ln1364_7' <Predicate = (tmp_19)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.83ns)   --->   "%select_ln1364_7 = select i1 %tmp_19, i32 %sub_ln1364_7, i32 %sext_ln1364_12"   --->   Operation 147 'select' 'select_ln1364_7' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i32 %select_ln1364_7"   --->   Operation 148 'trunc' 'trunc_ln1497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln1497_1 = trunc i32 %select_ln1364_5"   --->   Operation 149 'trunc' 'trunc_ln1497_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (2.55ns)   --->   "%tmp_i = add i32 %ystart_pos_read, i32 %mul_ln208"   --->   Operation 150 'add' 'tmp_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.08>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %select_ln1364_1"   --->   Operation 151 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i32 %select_ln1364_3"   --->   Operation 152 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [3/3] (7.08ns)   --->   "%mul_ln215 = mul i44 %sext_ln215, i44 %sext_ln215_1"   --->   Operation 153 'mul' 'mul_ln215' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i32 %select_ln1364_5"   --->   Operation 154 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i32 %select_ln1364_7"   --->   Operation 155 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [3/3] (7.08ns)   --->   "%mul_ln1347 = mul i44 %sext_ln1347, i44 %sext_ln1347_1"   --->   Operation 156 'mul' 'mul_ln1347' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [2/2] (6.91ns)   --->   "%tmp30_i = mul i32 %mapchip_width_V, i32 %tmp_i" [affine_scale/affine_scale.cpp:48]   --->   Operation 157 'mul' 'tmp30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.08>
ST_6 : Operation 158 [2/3] (7.08ns)   --->   "%mul_ln215 = mul i44 %sext_ln215, i44 %sext_ln215_1"   --->   Operation 158 'mul' 'mul_ln215' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [2/3] (7.08ns)   --->   "%mul_ln1347 = mul i44 %sext_ln1347, i44 %sext_ln1347_1"   --->   Operation 159 'mul' 'mul_ln1347' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (6.91ns)   --->   "%tmp30_i = mul i32 %mapchip_width_V, i32 %tmp_i" [affine_scale/affine_scale.cpp:48]   --->   Operation 160 'mul' 'tmp30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.08>
ST_7 : Operation 161 [1/3] (7.08ns)   --->   "%mul_ln215 = mul i44 %sext_ln215, i44 %sext_ln215_1"   --->   Operation 161 'mul' 'mul_ln215' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/3] (7.08ns)   --->   "%mul_ln1347 = mul i44 %sext_ln1347, i44 %sext_ln1347_1"   --->   Operation 162 'mul' 'mul_ln1347' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln208 = add i32 %xstart_pos_read, i32 %tmp30_i"   --->   Operation 163 'add' 'add_ln208' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.15>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1497 = shl i32 %select_ln1364_1, i32 12"   --->   Operation 164 'shl' 'shl_ln1497' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (2.98ns)   --->   "%sub_ln1347 = sub i44 %mul_ln215, i44 %mul_ln1347"   --->   Operation 165 'sub' 'sub_ln1347' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %sub_ln1347, i32 12, i32 43"   --->   Operation 166 'partselect' 'trunc_ln69_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [36/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 167 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (2.22ns)   --->   "%sub_ln1497 = sub i21 0, i21 %trunc_ln1497"   --->   Operation 168 'sub' 'sub_ln1497' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1497_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i21.i12, i21 %sub_ln1497, i12 0"   --->   Operation 169 'bitconcatenate' 'shl_ln1497_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i32 %trunc_ln69_1"   --->   Operation 170 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [37/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 171 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (2.22ns)   --->   "%sub_ln1497_1 = sub i21 0, i21 %trunc_ln1497_1"   --->   Operation 172 'sub' 'sub_ln1497_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1497_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i21.i12, i21 %sub_ln1497_1, i12 0"   --->   Operation 173 'bitconcatenate' 'shl_ln1497_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [37/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 174 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1497_1 = shl i32 %select_ln1364_3, i32 12"   --->   Operation 175 'shl' 'shl_ln1497_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [36/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 176 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.16>
ST_9 : Operation 177 [35/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 177 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [36/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 178 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [36/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 179 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [35/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 180 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.16>
ST_10 : Operation 181 [34/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 181 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [35/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 182 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [35/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 183 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [34/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 184 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.16>
ST_11 : Operation 185 [33/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 185 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [34/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 186 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [34/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 187 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [33/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 188 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.16>
ST_12 : Operation 189 [32/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 189 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [33/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 190 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [33/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 191 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [32/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 192 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.16>
ST_13 : Operation 193 [31/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 193 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [32/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 194 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [32/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 195 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [31/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 196 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.16>
ST_14 : Operation 197 [30/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 197 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [31/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 198 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [31/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 199 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [30/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 200 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.16>
ST_15 : Operation 201 [29/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 201 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [30/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 202 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [30/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 203 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [29/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 204 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.16>
ST_16 : Operation 205 [28/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 205 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [29/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 206 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [29/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 207 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [28/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 208 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.16>
ST_17 : Operation 209 [27/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 209 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [28/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 210 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [28/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 211 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [27/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 212 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.16>
ST_18 : Operation 213 [26/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 213 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [27/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 214 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [27/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 215 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [26/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 216 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.16>
ST_19 : Operation 217 [25/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 217 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [26/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 218 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 219 [26/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 219 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [25/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 220 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.16>
ST_20 : Operation 221 [24/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 221 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [25/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 222 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [25/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 223 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 224 [24/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 224 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.16>
ST_21 : Operation 225 [23/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 225 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [24/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 226 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [24/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 227 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [23/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 228 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.16>
ST_22 : Operation 229 [22/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 229 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 230 [23/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 230 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [23/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 231 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [22/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 232 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.16>
ST_23 : Operation 233 [21/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 233 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [22/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 234 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [22/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 235 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 236 [21/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 236 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.16>
ST_24 : Operation 237 [20/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 237 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [21/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 238 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [21/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 239 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [20/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 240 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.16>
ST_25 : Operation 241 [19/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 241 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [20/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 242 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [20/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 243 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [19/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 244 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.16>
ST_26 : Operation 245 [18/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 245 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 246 [19/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 246 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 247 [19/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 247 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 248 [18/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 248 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.16>
ST_27 : Operation 249 [17/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 249 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 250 [18/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 250 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 251 [18/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 251 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [17/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 252 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.16>
ST_28 : Operation 253 [16/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 253 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 254 [17/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 254 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [17/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 255 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [16/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 256 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.16>
ST_29 : Operation 257 [15/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 257 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 258 [16/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 258 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [16/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 259 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 260 [15/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 260 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.16>
ST_30 : Operation 261 [14/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 261 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 262 [15/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 262 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 263 [15/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 263 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [14/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 264 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.16>
ST_31 : Operation 265 [13/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 265 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 266 [14/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 266 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 267 [14/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 267 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 268 [13/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 268 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.16>
ST_32 : Operation 269 [12/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 269 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 270 [13/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 270 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 271 [13/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 271 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 272 [12/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 272 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.16>
ST_33 : Operation 273 [11/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 273 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 274 [12/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 274 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 275 [12/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 275 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 276 [11/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 276 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.16>
ST_34 : Operation 277 [10/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 277 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 278 [11/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 278 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 279 [11/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 279 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 280 [10/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 280 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.16>
ST_35 : Operation 281 [9/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 281 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 282 [10/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 282 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 283 [10/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 283 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 284 [9/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 284 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.16>
ST_36 : Operation 285 [8/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 285 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 286 [9/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 286 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 287 [9/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 287 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 288 [8/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 288 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.16>
ST_37 : Operation 289 [7/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 289 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 290 [8/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 290 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 291 [8/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 291 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 292 [7/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 292 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.16>
ST_38 : Operation 293 [6/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 293 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 294 [7/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 294 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 295 [7/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 295 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 296 [6/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 296 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.16>
ST_39 : Operation 297 [5/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 297 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 298 [6/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 298 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 299 [6/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 299 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 300 [5/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 300 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.16>
ST_40 : Operation 301 [4/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 301 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 302 [5/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 302 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 303 [5/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 303 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 304 [4/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 304 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.16>
ST_41 : Operation 305 [3/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 305 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 306 [4/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 306 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 307 [4/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 307 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 308 [3/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 308 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.16>
ST_42 : Operation 309 [2/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 309 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 310 [3/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 310 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 311 [3/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 311 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 312 [2/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 312 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.16>
ST_43 : Operation 313 [1/36] (4.13ns)   --->   "%ixa_V = sdiv i32 %shl_ln1497, i32 %trunc_ln69_1"   --->   Operation 313 'sdiv' 'ixa_V' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 314 [2/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 314 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 315 [2/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 315 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 316 [1/36] (4.13ns)   --->   "%sdiv_ln1364_3 = sdiv i32 %shl_ln1497_1, i32 %trunc_ln69_1"   --->   Operation 316 'sdiv' 'sdiv_ln1364_3' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.16>
ST_44 : Operation 317 [1/37] (4.16ns)   --->   "%sdiv_ln1364_1 = sdiv i33 %shl_ln1497_5, i33 %sext_ln1364"   --->   Operation 317 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 318 [1/37] (4.16ns)   --->   "%sdiv_ln1364_2 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364"   --->   Operation 318 'sdiv' 'sdiv_ln1364_2' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 319 [2/2] (6.91ns)   --->   "%mul_ln69 = mul i32 %ixa_V, i32 %select_ln133"   --->   Operation 319 'mul' 'mul_ln69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i32 %sdiv_ln1364_1"   --->   Operation 320 'trunc' 'trunc_ln69_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 321 [2/2] (6.91ns)   --->   "%tmp32_i = mul i32 %tmp31_i, i32 %trunc_ln69_2"   --->   Operation 321 'mul' 'tmp32_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 322 [1/1] (0.00ns)   --->   "%ixc_V = trunc i32 %sdiv_ln1364_2"   --->   Operation 322 'trunc' 'ixc_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 323 [2/2] (6.91ns)   --->   "%mul_ln69_1 = mul i32 %ixc_V, i32 %select_ln133"   --->   Operation 323 'mul' 'mul_ln69_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 324 [2/2] (6.91ns)   --->   "%tmp34_i = mul i32 %tmp31_i, i32 %sdiv_ln1364_3"   --->   Operation 324 'mul' 'tmp34_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 325 [1/2] (6.91ns)   --->   "%mul_ln69 = mul i32 %ixa_V, i32 %select_ln133"   --->   Operation 325 'mul' 'mul_ln69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 326 [1/2] (6.91ns)   --->   "%tmp32_i = mul i32 %tmp31_i, i32 %trunc_ln69_2"   --->   Operation 326 'mul' 'tmp32_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 327 [1/2] (6.91ns)   --->   "%mul_ln69_1 = mul i32 %ixc_V, i32 %select_ln133"   --->   Operation 327 'mul' 'mul_ln69_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 328 [1/2] (6.91ns)   --->   "%tmp34_i = mul i32 %tmp31_i, i32 %sdiv_ln1364_3"   --->   Operation 328 'mul' 'tmp34_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.55>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 307200, void @empty_2, void @empty_18, void @empty_11, i32 16, i32 16, i32 32, i32 16, void @empty_11, void @empty_11"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trunc_ln69, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 338 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 338 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %a, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %d, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 343 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trunc_ln69_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 346 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 307200, void @empty_2, void @empty_18, void @empty_11, i32 16, i32 16, i32 32, i32 16, void @empty_11, void @empty_11"   --->   Operation 346 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 347 [1/1] (0.00ns)   --->   "%shr_i_i_i = sext i31 %p_cast_i" [affine_scale/affine_scale.cpp:48]   --->   Operation 347 'sext' 'shr_i_i_i' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 348 [1/1] (0.00ns)   --->   "%r_8_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_9, i12 0" [affine_scale/affine_scale.cpp:48]   --->   Operation 348 'bitconcatenate' 'r_8_i' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 349 [1/1] (2.55ns)   --->   "%sub_ln69 = sub i32 %r_8_i, i32 %mul_ln69"   --->   Operation 349 'sub' 'sub_ln69' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 350 [1/1] (0.00ns)   --->   "%r_9_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_s, i12 0" [affine_scale/affine_scale.cpp:49]   --->   Operation 350 'bitconcatenate' 'r_9_i' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 351 [1/1] (2.55ns)   --->   "%sub_ln69_2 = sub i32 %r_9_i, i32 %mul_ln69_1"   --->   Operation 351 'sub' 'sub_ln69_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 352 [1/1] (0.00ns)   --->   "%lhs_V_3_i = zext i32 %add_ln208"   --->   Operation 352 'zext' 'lhs_V_3_i' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i32 %mapchip_width_V"   --->   Operation 353 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 354 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 354 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 48 <SV = 47> <Delay = 2.55>
ST_48 : Operation 355 [1/1] (0.00ns)   --->   "%x_V = phi i32 %add_ln691, void %._crit_edge.i.i, i32 0, void %entry"   --->   Operation 355 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 356 [1/1] (2.55ns)   --->   "%add_ln691 = add i32 %x_V, i32 1"   --->   Operation 356 'add' 'add_ln691' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 357 [1/1] (2.47ns)   --->   "%icmp_ln878_2 = icmp_eq  i32 %x_V, i32 %mapchip_draw_xsize_read"   --->   Operation 357 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln878_2, void, void %.exit" [affine_scale/affine_scale.cpp:153]   --->   Operation 358 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i32 %x_V" [affine_scale/affine_scale.cpp:153]   --->   Operation 359 'zext' 'zext_ln153' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_48 : Operation 360 [1/1] (2.55ns)   --->   "%affine_x = sub i32 %x_V, i32 %shr_i_i_i"   --->   Operation 360 'sub' 'affine_x' <Predicate = (!icmp_ln878_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 361 [1/1] (0.00ns)   --->   "%src_V1_addr = getelementptr i32 %src_V1, i64 0, i64 %zext_ln153"   --->   Operation 361 'getelementptr' 'src_V1_addr' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 6.91>
ST_49 : Operation 362 [2/2] (6.91ns)   --->   "%mul_ln69_2 = mul i32 %affine_x, i32 %ixa_V"   --->   Operation 362 'mul' 'mul_ln69_2' <Predicate = (!icmp_ln878_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 363 [2/2] (6.91ns)   --->   "%mul_ln69_3 = mul i32 %affine_x, i32 %ixc_V"   --->   Operation 363 'mul' 'mul_ln69_3' <Predicate = (!icmp_ln878_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.91>
ST_50 : Operation 364 [1/2] (6.91ns)   --->   "%mul_ln69_2 = mul i32 %affine_x, i32 %ixa_V"   --->   Operation 364 'mul' 'mul_ln69_2' <Predicate = (!icmp_ln878_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 365 [1/2] (6.91ns)   --->   "%mul_ln69_3 = mul i32 %affine_x, i32 %ixc_V"   --->   Operation 365 'mul' 'mul_ln69_3' <Predicate = (!icmp_ln878_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.92>
ST_51 : Operation 366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69 = add i32 %tmp32_i, i32 %mul_ln69_2"   --->   Operation 366 'add' 'add_ln69' <Predicate = (!icmp_ln878_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_51 : Operation 367 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%rx = add i32 %add_ln69, i32 %sub_ln69"   --->   Operation 367 'add' 'rx' <Predicate = (!icmp_ln878_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_51 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i32 %rx"   --->   Operation 368 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_51 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_2 = add i32 %tmp34_i, i32 %mul_ln69_3"   --->   Operation 369 'add' 'add_ln69_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_51 : Operation 370 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%ry_V = add i32 %add_ln69_2, i32 %sub_ln69_2"   --->   Operation 370 'add' 'ry_V' <Predicate = (!icmp_ln878_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_51 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i32 %ry_V"   --->   Operation 371 'sext' 'sext_ln215_3' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_51 : Operation 372 [1/1] (2.55ns)   --->   "%ret = add i33 %sext_ln215_2, i33 2048"   --->   Operation 372 'add' 'ret' <Predicate = (!icmp_ln878_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 373 [1/1] (0.00ns)   --->   "%rhs = partselect i21 @_ssdm_op_PartSelect.i21.i33.i32.i32, i33 %ret, i32 12, i32 32"   --->   Operation 373 'partselect' 'rhs' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_51 : Operation 374 [1/1] (2.55ns)   --->   "%ret_1 = add i33 %sext_ln215_3, i33 2048"   --->   Operation 374 'add' 'ret_1' <Predicate = (!icmp_ln878_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln1497_3 = partselect i21 @_ssdm_op_PartSelect.i21.i33.i32.i32, i33 %ret_1, i32 12, i32 32"   --->   Operation 375 'partselect' 'trunc_ln1497_3' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.91>
ST_52 : Operation 376 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [affine_scale/affine_scale.cpp:53]   --->   Operation 376 'specpipeline' 'specpipeline_ln53' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_52 : Operation 377 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240" [affine_scale/affine_scale.cpp:53]   --->   Operation 377 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_52 : Operation 378 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [affine_scale/affine_scale.cpp:53]   --->   Operation 378 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_52 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i21 %rhs"   --->   Operation 379 'sext' 'sext_ln69' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_52 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i21 %trunc_ln1497_3"   --->   Operation 380 'sext' 'sext_ln69_1' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_52 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln157_2)   --->   "%or_ln157 = or i21 %rhs, i21 %trunc_ln1497_3" [affine_scale/affine_scale.cpp:157]   --->   Operation 381 'or' 'or_ln157' <Predicate = (!icmp_ln878_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 382 [1/1] (2.47ns)   --->   "%icmp_ln890 = icmp_ult  i32 %sext_ln69, i32 %mapchip_width_V"   --->   Operation 382 'icmp' 'icmp_ln890' <Predicate = (!icmp_ln878_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln157_2)   --->   "%xor_ln890 = xor i1 %icmp_ln890, i1 1"   --->   Operation 383 'xor' 'xor_ln890' <Predicate = (!icmp_ln878_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln157_2)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %or_ln157, i32 20" [affine_scale/affine_scale.cpp:157]   --->   Operation 384 'bitselect' 'tmp_22' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_52 : Operation 385 [1/1] (2.47ns)   --->   "%icmp_ln890_1 = icmp_ult  i32 %sext_ln69_1, i32 %mapchip_height_V"   --->   Operation 385 'icmp' 'icmp_ln890_1' <Predicate = (!icmp_ln878_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln157_2)   --->   "%xor_ln890_1 = xor i1 %icmp_ln890_1, i1 1"   --->   Operation 386 'xor' 'xor_ln890_1' <Predicate = (!icmp_ln878_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node or_ln157_2)   --->   "%or_ln157_1 = or i1 %xor_ln890, i1 %xor_ln890_1" [affine_scale/affine_scale.cpp:157]   --->   Operation 387 'or' 'or_ln157_1' <Predicate = (!icmp_ln878_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 388 [1/1] (1.03ns) (out node of the LUT)   --->   "%or_ln157_2 = or i1 %or_ln157_1, i1 %tmp_22" [affine_scale/affine_scale.cpp:157]   --->   Operation 388 'or' 'or_ln157_2' <Predicate = (!icmp_ln878_2)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 389 [1/1] (1.58ns)   --->   "%br_ln157 = br i1 %or_ln157_2, void, void %._crit_edge.i.i" [affine_scale/affine_scale.cpp:157]   --->   Operation 389 'br' 'br_ln157' <Predicate = (!icmp_ln878_2)> <Delay = 1.58>
ST_52 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1345 = sext i21 %trunc_ln1497_3"   --->   Operation 390 'sext' 'sext_ln1345' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 0.00>
ST_52 : Operation 391 [2/2] (6.91ns)   --->   "%mul_ln534 = mul i53 %zext_ln534, i53 %sext_ln1345"   --->   Operation 391 'mul' 'mul_ln534' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.91>
ST_53 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i21 %rhs"   --->   Operation 392 'sext' 'sext_ln215_4' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 0.00>
ST_53 : Operation 393 [1/1] (2.55ns)   --->   "%ret_2 = add i34 %lhs_V_3_i, i34 %sext_ln215_4"   --->   Operation 393 'add' 'ret_2' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 394 [1/2] (6.91ns)   --->   "%mul_ln534 = mul i53 %zext_ln534, i53 %sext_ln1345"   --->   Operation 394 'mul' 'mul_ln534' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.75>
ST_54 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i34 %ret_2"   --->   Operation 395 'sext' 'sext_ln534' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 0.00>
ST_54 : Operation 396 [1/1] (3.23ns)   --->   "%add_ln324 = add i53 %mul_ln534, i53 %sext_ln534"   --->   Operation 396 'add' 'add_ln324' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i53.i2, i53 %add_ln324, i2 0"   --->   Operation 397 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 0.00>
ST_54 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i55 %tmp_1"   --->   Operation 398 'sext' 'sext_ln324' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 0.00>
ST_54 : Operation 399 [1/1] (3.52ns)   --->   "%add_ln324_1 = add i64 %srcin_read, i64 %sext_ln324"   --->   Operation 399 'add' 'add_ln324_1' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324_1, i32 2, i32 63"   --->   Operation 400 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 0.00>
ST_54 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln324_1 = sext i62 %trunc_ln1"   --->   Operation 401 'sext' 'sext_ln324_1' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 0.00>
ST_54 : Operation 402 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i32 %src, i64 %sext_ln324_1"   --->   Operation 402 'getelementptr' 'src_addr' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 403 [7/7] (7.30ns)   --->   "%src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1"   --->   Operation 403 'readreq' 'src_load_req' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 404 [6/7] (7.30ns)   --->   "%src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1"   --->   Operation 404 'readreq' 'src_load_req' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 405 [5/7] (7.30ns)   --->   "%src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1"   --->   Operation 405 'readreq' 'src_load_req' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 406 [4/7] (7.30ns)   --->   "%src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1"   --->   Operation 406 'readreq' 'src_load_req' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 407 [3/7] (7.30ns)   --->   "%src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1"   --->   Operation 407 'readreq' 'src_load_req' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 408 [2/7] (7.30ns)   --->   "%src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1"   --->   Operation 408 'readreq' 'src_load_req' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 409 [1/7] (7.30ns)   --->   "%src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1"   --->   Operation 409 'readreq' 'src_load_req' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 410 [1/1] (7.30ns)   --->   "%src_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %src_addr"   --->   Operation 410 'read' 'src_addr_read' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.84>
ST_63 : Operation 411 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge.i.i"   --->   Operation 411 'br' 'br_ln0' <Predicate = (!icmp_ln878_2 & !or_ln157_2)> <Delay = 1.58>
ST_63 : Operation 412 [1/1] (0.00ns)   --->   "%storemerge27_i_i = phi i32 %src_addr_read, void, i32 0, void"   --->   Operation 412 'phi' 'storemerge27_i_i' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_63 : Operation 413 [1/1] (3.25ns)   --->   "%store_ln159 = store i32 %storemerge27_i_i, i10 %src_V1_addr" [affine_scale/affine_scale.cpp:159]   --->   Operation 413 'store' 'store_ln159' <Predicate = (!icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_63 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln153 = br void" [affine_scale/affine_scale.cpp:153]   --->   Operation 414 'br' 'br_ln153' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>

State 64 <SV = 48> <Delay = 0.00>
ST_64 : Operation 415 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 415 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'mapchip_draw_xsize' [34]  (3.63 ns)
	fifo write on port 'mapchip_draw_xsize_out' [49]  (3.63 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1364') [57]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1364') [57]  (6.91 ns)

 <State 4>: 6.76ns
The critical path consists of the following:
	'sub' operation ('sub_ln1364') [58]  (3.55 ns)
	'select' operation ('select_ln1364') [64]  (0 ns)
	'sub' operation ('sub_ln1364_1') [65]  (2.37 ns)
	'select' operation ('select_ln1364_1') [66]  (0.839 ns)

 <State 5>: 7.08ns
The critical path consists of the following:
	'mul' operation ('mul_ln215') [82]  (7.08 ns)

 <State 6>: 7.08ns
The critical path consists of the following:
	'mul' operation ('mul_ln215') [82]  (7.08 ns)

 <State 7>: 7.08ns
The critical path consists of the following:
	'mul' operation ('mul_ln215') [82]  (7.08 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'sub' operation ('sub_ln1347') [110]  (2.99 ns)
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 9>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 10>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 11>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 12>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 13>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 14>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 15>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 16>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 17>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 18>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 19>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 20>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 21>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 22>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 23>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 24>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 25>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 26>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 27>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 28>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 29>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 30>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 31>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 32>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 33>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 34>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 35>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 36>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 37>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 38>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 39>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 40>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 41>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 42>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 43>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 44>: 4.16ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364_1') [131]  (4.16 ns)

 <State 45>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln69') [118]  (6.91 ns)

 <State 46>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln69') [118]  (6.91 ns)

 <State 47>: 2.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln69') [119]  (2.55 ns)

 <State 48>: 2.55ns
The critical path consists of the following:
	'phi' operation ('x.V') with incoming values : ('add_ln691') [154]  (0 ns)
	'add' operation ('add_ln691') [155]  (2.55 ns)

 <State 49>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln69_2') [164]  (6.91 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln69_2') [164]  (6.91 ns)

 <State 51>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln69') [165]  (0 ns)
	'add' operation ('rx') [166]  (4.37 ns)
	'add' operation ('ret') [172]  (2.55 ns)

 <State 52>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln534') [193]  (6.91 ns)

 <State 53>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln534') [193]  (6.91 ns)

 <State 54>: 6.76ns
The critical path consists of the following:
	'add' operation ('add_ln324') [194]  (3.24 ns)
	'add' operation ('add_ln324_1') [197]  (3.52 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'src' [201]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'src' [201]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'src' [201]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'src' [201]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'src' [201]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'src' [201]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'src' [201]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus read on port 'src' [202]  (7.3 ns)

 <State 63>: 4.84ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge27_i_i') with incoming values : ('src_addr_read') [205]  (1.59 ns)
	'phi' operation ('storemerge27_i_i') with incoming values : ('src_addr_read') [205]  (0 ns)
	'store' operation ('store_ln159', affine_scale/affine_scale.cpp:159) of variable 'storemerge27_i_i' on array 'src_V1' [206]  (3.25 ns)

 <State 64>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
