<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91_dbgu.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91_dbgu.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91_dbgu.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Ivan Kokshaysky</span>
<span class="cm"> * Copyright (C) SAN People</span>
<span class="cm"> *</span>
<span class="cm"> * Debug Unit (DBGU) - System peripherals registers.</span>
<span class="cm"> * Based on AT91RM9200 datasheet revision E.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91_DBGU_H</span>
<span class="cp">#define AT91_DBGU_H</span>

<span class="cp">#define dbgu_readl(dbgu, field) \</span>
<span class="cp">	__raw_readl(AT91_VA_BASE_SYS + dbgu + AT91_DBGU_ ## field)</span>

<span class="cp">#if !defined(CONFIG_ARCH_AT91X40)</span>
<span class="cp">#define AT91_DBGU_CR		(0x00)	</span><span class="cm">/* Control Register */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_MR		(0x04)	</span><span class="cm">/* Mode Register */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_IER		(0x08)	</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_DBGU_TXRDY		(1 &lt;&lt; 1)		</span><span class="cm">/* Transmitter Ready */</span><span class="cp"></span>
<span class="cp">#define		AT91_DBGU_TXEMPTY	(1 &lt;&lt; 9)		</span><span class="cm">/* Transmitter Empty */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_IDR		(0x0c)	</span><span class="cm">/* Interrupt Disable Register */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_IMR		(0x10)	</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_SR		(0x14)	</span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_RHR		(0x18)	</span><span class="cm">/* Receiver Holding Register */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_THR		(0x1c)	</span><span class="cm">/* Transmitter Holding Register */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_BRGR		(0x20)	</span><span class="cm">/* Baud Rate Generator Register */</span><span class="cp"></span>

<span class="cp">#define AT91_DBGU_CIDR		(0x40)	</span><span class="cm">/* Chip ID Register */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_EXID		(0x44)	</span><span class="cm">/* Chip ID Extension Register */</span><span class="cp"></span>
<span class="cp">#define AT91_DBGU_FNR		(0x48)	</span><span class="cm">/* Force NTRST Register [SAM9 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DBGU_FNTRST	(1 &lt;&lt; 0)		</span><span class="cm">/* Force NTRST */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* AT91_DBGU */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Some AT91 parts that don&#39;t have full DEBUG units still support the ID</span>
<span class="cm"> * and extensions register.</span>
<span class="cm"> */</span>
<span class="cp">#define		AT91_CIDR_VERSION	(0x1f &lt;&lt; 0)		</span><span class="cm">/* Version of the Device */</span><span class="cp"></span>
<span class="cp">#define		AT91_CIDR_EPROC		(7    &lt;&lt; 5)		</span><span class="cm">/* Embedded Processor */</span><span class="cp"></span>
<span class="cp">#define		AT91_CIDR_NVPSIZ	(0xf  &lt;&lt; 8)		</span><span class="cm">/* Nonvolatile Program Memory Size */</span><span class="cp"></span>
<span class="cp">#define		AT91_CIDR_NVPSIZ2	(0xf  &lt;&lt; 12)		</span><span class="cm">/* Second Nonvolatile Program Memory Size */</span><span class="cp"></span>
<span class="cp">#define		AT91_CIDR_SRAMSIZ	(0xf  &lt;&lt; 16)		</span><span class="cm">/* Internal SRAM Size */</span><span class="cp"></span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_1K	(1 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_2K	(2 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_112K	(4 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_4K	(5 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_80K	(6 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_160K	(7 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_8K	(8 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_16K	(9 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_32K	(10 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_64K	(11 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_128K	(12 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_256K	(13 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_96K	(14 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_CIDR_SRAMSIZ_512K	(15 &lt;&lt; 16)</span>
<span class="cp">#define		AT91_CIDR_ARCH		(0xff &lt;&lt; 20)		</span><span class="cm">/* Architecture Identifier */</span><span class="cp"></span>
<span class="cp">#define		AT91_CIDR_NVPTYP	(7    &lt;&lt; 28)		</span><span class="cm">/* Nonvolatile Program Memory Type */</span><span class="cp"></span>
<span class="cp">#define		AT91_CIDR_EXT		(1    &lt;&lt; 31)		</span><span class="cm">/* Extension Flag */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
