block/ADC4:
  description: ADC4 address block description.
  items:
  - name: ISR
    description: ADC interrupt and status register.
    byte_offset: 0
    fieldset: ISR
  - name: IER
    description: ADC interrupt enable register.
    byte_offset: 4
    fieldset: IER
  - name: CR
    description: ADC control register.
    byte_offset: 8
    fieldset: CR
  - name: CFGR1
    description: ADC configuration register 1.
    byte_offset: 12
    fieldset: CFGR1
  - name: CFGR2
    description: ADC configuration register 2.
    byte_offset: 16
    fieldset: CFGR2
  - name: SMPR
    description: ADC sampling time register.
    byte_offset: 20
    fieldset: SMPR
  - name: AWD1TR
    description: ADC watchdog threshold register.
    byte_offset: 32
    fieldset: AWD1TR
  - name: AWD2TR
    description: ADC watchdog threshold register.
    byte_offset: 36
    fieldset: AWD2TR
  - name: CHSELRMOD0
    description: ADC channel selection register [alternate].
    byte_offset: 40
    fieldset: CHSELRMOD0
  - name: CHSELRMOD1
    description: ADC channel selection register [alternate].
    byte_offset: 40
    fieldset: CHSELRMOD1
  - name: AWD3TR
    description: ADC watchdog threshold register.
    byte_offset: 44
    fieldset: AWD3TR
  - name: DR
    description: ADC data register.
    byte_offset: 64
    access: Read
    fieldset: DR
  - name: PWRR
    description: ADC power register.
    byte_offset: 68
    fieldset: PWRR
  - name: AWD2CR
    description: ADC Analog Watchdog 2 Configuration register.
    byte_offset: 160
    fieldset: AWD2CR
  - name: AWD3CR
    description: ADC Analog Watchdog 3 Configuration register.
    byte_offset: 164
    fieldset: AWD3CR
  - name: CALFACT
    description: ADC Calibration factor.
    byte_offset: 196
    fieldset: CALFACT
  - name: CCR
    description: ADC common configuration register.
    byte_offset: 776
    fieldset: CCR
fieldset/AWD1TR:
  description: ADC watchdog threshold register.
  fields:
  - name: LT1
    description: 'Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to Section 20.4.25: Analog window watchdog on page 638.'
    bit_offset: 0
    bit_size: 12
  - name: HT1
    description: 'Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to Section 20.4.25: Analog window watchdog on page 638.'
    bit_offset: 16
    bit_size: 12
fieldset/AWD2CR:
  description: ADC Analog Watchdog 2 Configuration register.
  fields:
  - name: AWD2CH0
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 0
    bit_size: 1
  - name: AWD2CH1
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 1
    bit_size: 1
  - name: AWD2CH2
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 2
    bit_size: 1
  - name: AWD2CH3
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 3
    bit_size: 1
  - name: AWD2CH4
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 4
    bit_size: 1
  - name: AWD2CH5
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 5
    bit_size: 1
  - name: AWD2CH6
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 6
    bit_size: 1
  - name: AWD2CH7
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 7
    bit_size: 1
  - name: AWD2CH8
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 8
    bit_size: 1
  - name: AWD2CH9
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 9
    bit_size: 1
  - name: AWD2CH10
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 10
    bit_size: 1
  - name: AWD2CH11
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 11
    bit_size: 1
  - name: AWD2CH12
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 12
    bit_size: 1
  - name: AWD2CH13
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 13
    bit_size: 1
fieldset/AWD2TR:
  description: ADC watchdog threshold register.
  fields:
  - name: LT2
    description: Analog watchdog 2 lower threshold.
    bit_offset: 0
    bit_size: 12
  - name: HT2
    description: Analog watchdog 2 higher threshold.
    bit_offset: 16
    bit_size: 12
fieldset/AWD3CR:
  description: ADC Analog Watchdog 3 Configuration register.
  fields:
  - name: AWD3CH0
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 0
    bit_size: 1
  - name: AWD3CH1
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 1
    bit_size: 1
  - name: AWD3CH2
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 2
    bit_size: 1
  - name: AWD3CH3
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 3
    bit_size: 1
  - name: AWD3CH4
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 4
    bit_size: 1
  - name: AWD3CH5
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 5
    bit_size: 1
  - name: AWD3CH6
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 6
    bit_size: 1
  - name: AWD3CH7
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 7
    bit_size: 1
  - name: AWD3CH8
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 8
    bit_size: 1
  - name: AWD3CH9
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 9
    bit_size: 1
  - name: AWD3CH10
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 10
    bit_size: 1
  - name: AWD3CH11
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 11
    bit_size: 1
  - name: AWD3CH12
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 12
    bit_size: 1
  - name: AWD3CH13
    description: Analog watchdog channel selection (x=13 to 0).
    bit_offset: 13
    bit_size: 1
fieldset/AWD3TR:
  description: ADC watchdog threshold register.
  fields:
  - name: LT3
    description: Analog watchdog 3lower threshold.
    bit_offset: 0
    bit_size: 12
  - name: HT3
    description: Analog watchdog 3 higher threshold.
    bit_offset: 16
    bit_size: 12
fieldset/CALFACT:
  description: ADC Calibration factor.
  fields:
  - name: CALFACT
    description: Calibration factor.
    bit_offset: 0
    bit_size: 7
fieldset/CCR:
  description: ADC common configuration register.
  fields:
  - name: PRESC
    description: ADC prescaler.
    bit_offset: 18
    bit_size: 4
    enum: PRESC
  - name: VREFEN
    description: Vless thansub REFINTless than/sub enable.
    bit_offset: 22
    bit_size: 1
  - name: VSENSESEL
    description: Temperature sensor selection.
    bit_offset: 23
    bit_size: 1
fieldset/CFGR1:
  description: ADC configuration register 1.
  fields:
  - name: DMAEN
    description: Direct memory access enable.
    bit_offset: 0
    bit_size: 1
  - name: DMACFG
    description: Direct memory access configuration.
    bit_offset: 1
    bit_size: 1
  - name: RES
    description: Data resolution.
    bit_offset: 2
    bit_size: 2
    enum: RES
  - name: SCANDIR
    description: Scan sequence direction.
    bit_offset: 4
    bit_size: 1
  - name: ALIGN
    description: Data alignment.
    bit_offset: 5
    bit_size: 1
  - name: EXTSEL
    description: External trigger selection.
    bit_offset: 6
    bit_size: 3
    enum: EXTSEL
  - name: EXTEN
    description: External trigger enable and polarity selection.
    bit_offset: 10
    bit_size: 2
    enum: EXTEN
  - name: OVRMOD
    description: Overrun management mode.
    bit_offset: 12
    bit_size: 1
  - name: CONT
    description: Single / continuous conversion mode.
    bit_offset: 13
    bit_size: 1
  - name: WAIT
    description: Wait conversion mode.
    bit_offset: 14
    bit_size: 1
  - name: DISCEN
    description: Discontinuous mode.
    bit_offset: 16
    bit_size: 1
  - name: CHSELRMOD
    description: Mode selection of the CHSELR register.
    bit_offset: 21
    bit_size: 1
  - name: AWD1SGL
    description: Enable the watchdog on a single channel or on all channels.
    bit_offset: 22
    bit_size: 1
  - name: AWD1EN
    description: Analog watchdog enable.
    bit_offset: 23
    bit_size: 1
  - name: AWD1CH
    description: Analog watchdog channel selection.
    bit_offset: 26
    bit_size: 5
fieldset/CFGR2:
  description: ADC configuration register 2.
  fields:
  - name: OVSE
    description: Oversampler Enable.
    bit_offset: 0
    bit_size: 1
  - name: OVSR
    description: Oversampling ratio.
    bit_offset: 2
    bit_size: 3
    enum: OVSR
  - name: OVSS
    description: Oversampling shift.
    bit_offset: 5
    bit_size: 4
    enum: OVSS
  - name: TOVS
    description: Triggered Oversampling.
    bit_offset: 9
    bit_size: 1
  - name: LFTRIG
    description: Low-frequency trigger mode enable.
    bit_offset: 29
    bit_size: 1
fieldset/CHSELRMOD0:
  description: ADC channel selection register [alternate].
  fields:
  - name: CHSEL0
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
  - name: CHSEL1
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 1
    bit_size: 1
  - name: CHSEL2
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 2
    bit_size: 1
  - name: CHSEL3
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 3
    bit_size: 1
  - name: CHSEL4
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 4
    bit_size: 1
  - name: CHSEL5
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 5
    bit_size: 1
  - name: CHSEL6
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 6
    bit_size: 1
  - name: CHSEL7
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 7
    bit_size: 1
  - name: CHSEL8
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 8
    bit_size: 1
  - name: CHSEL9
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 9
    bit_size: 1
  - name: CHSEL10
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 10
    bit_size: 1
  - name: CHSEL11
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 11
    bit_size: 1
  - name: CHSEL12
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 12
    bit_size: 1
  - name: CHSEL13
    description: 'Channel x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 13
    bit_size: 1
fieldset/CHSELRMOD1:
  description: ADC channel selection register [alternate].
  fields:
  - name: SQ1
    description: '1st conversion of the sequence. These bits are programmed by software with the channel number assigned to the 1st conversion of the sequence. 0b1111 indicates end of the sequence.  When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.  Refer to SQ8[3:0] for a definition of channel selection.   Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 4
  - name: SQ2
    description: '2nd conversion of the sequence. These bits are programmed by software with the channel number assigned to the 2nd conversion of the sequence. 0b1111 indicates end of the sequence.  When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.  Refer to SQ8[3:0] for a definition of channel selection.   Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 4
    bit_size: 4
  - name: SQ3
    description: '3rd conversion of the sequence. These bits are programmed by software with the channel number assigned to the 3rd conversion of the sequence. 0b1111 indicates end of the sequence.  When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.  Refer to SQ8[3:0] for a definition of channel selection.   Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 8
    bit_size: 4
  - name: SQ4
    description: '4th conversion of the sequence. These bits are programmed by software with the channel number assigned to the 4th conversion of the sequence. 0b1111 indicates end of the sequence.  When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.  Refer to SQ8[3:0] for a definition of channel selection.   Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1(which ensures that no conversion is ongoing).'
    bit_offset: 12
    bit_size: 4
  - name: SQ5
    description: '5th conversion of the sequence. These bits are programmed by software with the channel number assigned to the 5th conversion of the sequence. 0b1111 indicates end of the sequence.  When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.  Refer to SQ8[3:0] for a definition of channel selection.   Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 16
    bit_size: 4
  - name: SQ6
    description: '6th conversion of the sequence. These bits are programmed by software with the channel number assigned to the 6th conversion of the sequence. 0b1111 indicates end of the sequence.  When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.  Refer to SQ8[3:0] for a definition of channel selection.   Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 20
    bit_size: 4
  - name: SQ7
    description: '7th conversion of the sequence. These bits are programmed by software with the channel number assigned to the 7th conversion of the sequence. 0b1111 indicates end of the sequence.  When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.  Refer to SQ8[3:0] for a definition of channel selection.   Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 24
    bit_size: 4
  - name: SQ8
    description: '8th conversion of the sequence. These bits are programmed by software with the channel number assigned to the 8th conversion of the sequence. 0b1111 indicates the end of the sequence.  When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.  ...  Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).'
    bit_offset: 28
    bit_size: 4
fieldset/CR:
  description: ADC control register.
  fields:
  - name: ADEN
    description: ADC enable command.
    bit_offset: 0
    bit_size: 1
  - name: ADDIS
    description: ADC disable command.
    bit_offset: 1
    bit_size: 1
  - name: ADSTART
    description: ADC start conversion command.
    bit_offset: 2
    bit_size: 1
  - name: ADSTP
    description: ADC stop conversion command.
    bit_offset: 4
    bit_size: 1
  - name: ADVREGEN
    description: ADC voltage regulator enable.
    bit_offset: 28
    bit_size: 1
  - name: ADCAL
    description: ADC calibration.
    bit_offset: 31
    bit_size: 1
fieldset/DR:
  description: ADC data register.
  fields:
  - name: DATA
    description: Converted data.
    bit_offset: 0
    bit_size: 16
fieldset/IER:
  description: ADC interrupt enable register.
  fields:
  - name: ADRDYIE
    description: ADC ready interrupt enable.
    bit_offset: 0
    bit_size: 1
  - name: EOSMPIE
    description: End of sampling flag interrupt enable.
    bit_offset: 1
    bit_size: 1
  - name: EOCIE
    description: End of conversion interrupt enable.
    bit_offset: 2
    bit_size: 1
  - name: EOSIE
    description: End of conversion sequence interrupt enable.
    bit_offset: 3
    bit_size: 1
  - name: OVRIE
    description: Overrun interrupt enable.
    bit_offset: 4
    bit_size: 1
  - name: AWD1IE
    description: Analog watchdog 1 interrupt enable.
    bit_offset: 7
    bit_size: 1
  - name: AWD2IE
    description: Analog watchdog 2 interrupt enable.
    bit_offset: 8
    bit_size: 1
  - name: AWD3IE
    description: Analog watchdog 3 interrupt enable.
    bit_offset: 9
    bit_size: 1
  - name: EOCALIE
    description: End of calibration interrupt enable.
    bit_offset: 11
    bit_size: 1
  - name: LDORDYIE
    description: LDO ready interrupt enable.
    bit_offset: 12
    bit_size: 1
fieldset/ISR:
  description: ADC interrupt and status register.
  fields:
  - name: ADRDY
    description: ADC ready.
    bit_offset: 0
    bit_size: 1
  - name: EOSMP
    description: End of sampling flag.
    bit_offset: 1
    bit_size: 1
  - name: EOC
    description: End of conversion flag.
    bit_offset: 2
    bit_size: 1
  - name: EOS
    description: End of sequence flag.
    bit_offset: 3
    bit_size: 1
  - name: OVR
    description: ADC overrun.
    bit_offset: 4
    bit_size: 1
  - name: AWD1
    description: Analog watchdog 1 flag.
    bit_offset: 7
    bit_size: 1
  - name: AWD2
    description: Analog watchdog 2 flag.
    bit_offset: 8
    bit_size: 1
  - name: AWD3
    description: Analog watchdog 3 flag.
    bit_offset: 9
    bit_size: 1
  - name: EOCAL
    description: End of calibration flag.
    bit_offset: 11
    bit_size: 1
  - name: LDORDY
    description: LDO ready.
    bit_offset: 12
    bit_size: 1
fieldset/PWRR:
  description: ADC power register.
  fields:
  - name: AUTOFF
    description: Auto-off mode bit.
    bit_offset: 0
    bit_size: 1
  - name: DPD
    description: Deep-power-down mode bit.
    bit_offset: 1
    bit_size: 1
fieldset/SMPR:
  description: ADC sampling time register.
  fields:
  - name: SMP1
    description: Sampling time selection 1.
    bit_offset: 0
    bit_size: 3
    enum: SMP
  - name: SMP2
    description: Sampling time selection 2.
    bit_offset: 4
    bit_size: 3
    enum: SMP
  - name: SMPSEL0
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 8
    bit_size: 1
  - name: SMPSEL1
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 9
    bit_size: 1
  - name: SMPSEL2
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 10
    bit_size: 1
  - name: SMPSEL3
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 11
    bit_size: 1
  - name: SMPSEL4
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 12
    bit_size: 1
  - name: SMPSEL5
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 13
    bit_size: 1
  - name: SMPSEL6
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 14
    bit_size: 1
  - name: SMPSEL7
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 15
    bit_size: 1
  - name: SMPSEL8
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 16
    bit_size: 1
  - name: SMPSEL9
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 17
    bit_size: 1
  - name: SMPSEL10
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 18
    bit_size: 1
  - name: SMPSEL11
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 19
    bit_size: 1
  - name: SMPSEL12
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 20
    bit_size: 1
  - name: SMPSEL13
    description: Channel-x sampling time selection (x=13 to 0).
    bit_offset: 21
    bit_size: 1
enum/EXTEN:
  bit_size: 2
  variants:
  - name: Disabled
    description: Hardware trigger detection disabled (conversions can be started by software).
    value: 0
  - name: RisingEdge
    description: Hardware trigger detection on the rising edge.
    value: 1
  - name: FallingEdge
    description: Hardware trigger detection on the falling edge.
    value: 2
  - name: BothEdges
    description: Hardware trigger detection on both the rising and falling edges.
    value: 3
enum/EXTSEL:
  bit_size: 3
  variants:
  - name: ADC_TRG0
    description: trg0.
    value: 0
  - name: ADC_TRG1
    description: trg1.
    value: 1
  - name: ADC_TRG2
    description: trg2.
    value: 2
  - name: ADC_TRG3
    description: trg3.
    value: 3
  - name: ADC_TRG4
    description: trg4.
    value: 4
  - name: ADC_TRG5
    description: trg5.
    value: 5
  - name: ADC_TRG6
    description: trg6.
    value: 6
  - name: ADC_TRG7
    description: trg7.
    value: 7
enum/OVSR:
  bit_size: 3
  variants:
  - name: Oversample2x
    description: Oversample 2 times
    value: 0
  - name: Oversample4x
    description: Oversample 4 times
    value: 1
  - name: Oversample8x
    description: Oversample 8 times
    value: 2
  - name: Oversample16x
    description: Oversample 16 times
    value: 3
  - name: Oversample32x
    description: Oversample 32 times
    value: 4
  - name: Oversample64x
    description: Oversample 64 times
    value: 5
  - name: Oversample128x
    description: Oversample 128 times
    value: 6
  - name: Oversample256x
    description: Oversample 256 times
    value: 7
enum/OVSS:
  bit_size: 4
  variants:
  - name: OVSS_NONE
    description: No shift.
    value: 0
  - name: OVSS_SHIFT1
    description: Shift 1-bit.
    value: 1
  - name: OVSS_SHIFT2
    description: Shift 2-bits.
    value: 2
  - name: OVSS_SHIFT3
    description: Shift 3-bits.
    value: 3
  - name: OVSS_SHIFT4
    description: Shift 4-bits.
    value: 4
  - name: OVSS_SHIFT5
    description: Shift 5-bits.
    value: 5
  - name: OVSS_SHIFT6
    description: Shift 6-bits.
    value: 6
  - name: OVSS_SHIFT7
    description: Shift 7-bits.
    value: 7
  - name: OVSS_SHIFT8
    description: Shift 8-bits.
    value: 8
enum/PRESC:
  bit_size: 4
  variants:
  - name: PRESC_NONE
    description: input ADC clock not divided.
    value: 0
  - name: PRESC_DIV2
    description: input ADC clock divided by 2.
    value: 1
  - name: PRESC_DIV4
    description: input ADC clock divided by 4.
    value: 2
  - name: PRESC_DIV6
    description: input ADC clock divided by 6.
    value: 3
  - name: PRESC_DIV7
    description: input ADC clock divided by 8.
    value: 4
  - name: PRESC_DIV10
    description: input ADC clock divided by 10.
    value: 5
  - name: PRESC_DIV12
    description: input ADC clock divided by 12.
    value: 6
  - name: PRESC_DIV16
    description: input ADC clock divided by 16.
    value: 7
  - name: PRESC_DIV32
    description: input ADC clock divided by 32.
    value: 8
  - name: PRESC_DIV64
    description: input ADC clock divided by 64.
    value: 9
  - name: PRESC_DIV128
    description: input ADC clock divided by 128.
    value: 10
  - name: PRESC_DIV256
    description: input ADC clock divided by 256.
    value: 11
enum/RES:
  bit_size: 2
  variants:
  - name: RESBITS_12
    description: 12 bits.
    value: 0
  - name: RESBITS_10
    description: 10 bits.
    value: 1
  - name: RESBITS_8
    description: 8 bits.
    value: 2
  - name: RESBITS_6
    description: 6 bits.
    value: 3
enum/SMP:
  bit_size: 3
  variants:
  - name: Cycles1_5
    description: 1.5 ADC clock cycles.
    value: 0
  - name: Cycles3_5
    description: 3.5 ADC clock cycles.
    value: 1
  - name: Cycles7_5
    description: 7.5 ADC clock cycles.
    value: 2
  - name: Cycles12_5
    description: 12.5 ADC clock cycles.
    value: 3
  - name: Cycles19_5
    description: 19.5 ADC clock cycles.
    value: 4
  - name: Cycles39_5
    description: 39.5 ADC clock cycles.
    value: 5
  - name: Cycles79_5
    description: 79.5 ADC clock cycles.
    value: 6
  - name: Cycles814_5
    description: 814.5 ADC clock cycles.
    value: 7
