
Node1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000200  00800100  000012d2  00001366  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000012d2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000049  00800300  00800300  00001566  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001566  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000398  00000000  00000000  00001596  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000045b5  00000000  00000000  0000192e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000157c  00000000  00000000  00005ee3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000016cd  00000000  00000000  0000745f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000a5c  00000000  00000000  00008b2c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000b69  00000000  00000000  00009588  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002235  00000000  00000000  0000a0f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000360  00000000  00000000  0000c326  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
       4:	0c 94 48 02 	jmp	0x490	; 0x490 <__vector_1>
       8:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
       c:	0c 94 e7 01 	jmp	0x3ce	; 0x3ce <__vector_3>
      10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      1c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      24:	0c 94 89 02 	jmp	0x512	; 0x512 <__vector_9>
      28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      3c:	0c 94 6c 02 	jmp	0x4d8	; 0x4d8 <__vector_15>
      40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      4c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
      78:	00 06       	cpc	r0, r16
      7a:	5f 5f       	subi	r21, 0xFF	; 255
      7c:	06 00       	.word	0x0006	; ????
      7e:	00 00       	nop
      80:	00 07       	cpc	r16, r16
      82:	07 00       	.word	0x0007	; ????
      84:	07 07       	cpc	r16, r23
      86:	00 00       	nop
      88:	14 7f       	andi	r17, 0xF4	; 244
      8a:	7f 14       	cp	r7, r15
      8c:	7f 7f       	andi	r23, 0xFF	; 255
      8e:	14 00       	.word	0x0014	; ????
      90:	24 2e       	mov	r2, r20
      92:	6b 6b       	ori	r22, 0xBB	; 187
      94:	3a 12       	cpse	r3, r26
      96:	00 00       	nop
      98:	46 66       	ori	r20, 0x66	; 102
      9a:	30 18       	sub	r3, r0
      9c:	0c 66       	ori	r16, 0x6C	; 108
      9e:	62 00       	.word	0x0062	; ????
      a0:	30 7a       	andi	r19, 0xA0	; 160
      a2:	4f 5d       	subi	r20, 0xDF	; 223
      a4:	37 7a       	andi	r19, 0xA7	; 167
      a6:	48 00       	.word	0x0048	; ????
      a8:	04 07       	cpc	r16, r20
      aa:	03 00       	.word	0x0003	; ????
      ac:	00 00       	nop
      ae:	00 00       	nop
      b0:	00 1c       	adc	r0, r0
      b2:	3e 63       	ori	r19, 0x3E	; 62
      b4:	41 00       	.word	0x0041	; ????
      b6:	00 00       	nop
      b8:	00 41       	sbci	r16, 0x10	; 16
      ba:	63 3e       	cpi	r22, 0xE3	; 227
      bc:	1c 00       	.word	0x001c	; ????
      be:	00 00       	nop
      c0:	08 2a       	or	r0, r24
      c2:	3e 1c       	adc	r3, r14
      c4:	1c 3e       	cpi	r17, 0xEC	; 236
      c6:	2a 08       	sbc	r2, r10
      c8:	08 08       	sbc	r0, r8
      ca:	3e 3e       	cpi	r19, 0xEE	; 238
      cc:	08 08       	sbc	r0, r8
      ce:	00 00       	nop
      d0:	00 a0       	ldd	r0, Z+32	; 0x20
      d2:	e0 60       	ori	r30, 0x00	; 0
      d4:	00 00       	nop
      d6:	00 00       	nop
      d8:	08 08       	sbc	r0, r8
      da:	08 08       	sbc	r0, r8
      dc:	08 08       	sbc	r0, r8
      de:	00 00       	nop
      e0:	00 00       	nop
      e2:	60 60       	ori	r22, 0x00	; 0
      e4:	00 00       	nop
      e6:	00 00       	nop
      e8:	60 30       	cpi	r22, 0x00	; 0
      ea:	18 0c       	add	r1, r8
      ec:	06 03       	mulsu	r16, r22
      ee:	01 00       	.word	0x0001	; ????
      f0:	3e 7f       	andi	r19, 0xFE	; 254
      f2:	59 4d       	sbci	r21, 0xD9	; 217
      f4:	7f 3e       	cpi	r23, 0xEF	; 239
      f6:	00 00       	nop
      f8:	42 42       	sbci	r20, 0x22	; 34
      fa:	7f 7f       	andi	r23, 0xFF	; 255
      fc:	40 40       	sbci	r20, 0x00	; 0
      fe:	00 00       	nop
     100:	62 73       	andi	r22, 0x32	; 50
     102:	59 49       	sbci	r21, 0x99	; 153
     104:	6f 66       	ori	r22, 0x6F	; 111
     106:	00 00       	nop
     108:	22 63       	ori	r18, 0x32	; 50
     10a:	49 49       	sbci	r20, 0x99	; 153
     10c:	7f 36       	cpi	r23, 0x6F	; 111
     10e:	00 00       	nop
     110:	18 1c       	adc	r1, r8
     112:	16 13       	cpse	r17, r22
     114:	7f 7f       	andi	r23, 0xFF	; 255
     116:	10 00       	.word	0x0010	; ????
     118:	27 67       	ori	r18, 0x77	; 119
     11a:	45 45       	sbci	r20, 0x55	; 85
     11c:	7d 39       	cpi	r23, 0x9D	; 157
     11e:	00 00       	nop
     120:	3c 7e       	andi	r19, 0xEC	; 236
     122:	4b 49       	sbci	r20, 0x9B	; 155
     124:	79 30       	cpi	r23, 0x09	; 9
     126:	00 00       	nop
     128:	03 63       	ori	r16, 0x33	; 51
     12a:	71 19       	sub	r23, r1
     12c:	0f 07       	cpc	r16, r31
     12e:	00 00       	nop
     130:	36 7f       	andi	r19, 0xF6	; 246
     132:	49 49       	sbci	r20, 0x99	; 153
     134:	7f 36       	cpi	r23, 0x6F	; 111
     136:	00 00       	nop
     138:	06 4f       	sbci	r16, 0xF6	; 246
     13a:	49 69       	ori	r20, 0x99	; 153
     13c:	3f 1e       	adc	r3, r31
     13e:	00 00       	nop
     140:	00 00       	nop
     142:	6c 6c       	ori	r22, 0xCC	; 204
     144:	00 00       	nop
     146:	00 00       	nop
     148:	00 a0       	ldd	r0, Z+32	; 0x20
     14a:	ec 6c       	ori	r30, 0xCC	; 204
     14c:	00 00       	nop
     14e:	00 00       	nop
     150:	08 1c       	adc	r0, r8
     152:	36 63       	ori	r19, 0x36	; 54
     154:	41 00       	.word	0x0041	; ????
     156:	00 00       	nop
     158:	14 14       	cp	r1, r4
     15a:	14 14       	cp	r1, r4
     15c:	14 14       	cp	r1, r4
     15e:	00 00       	nop
     160:	00 41       	sbci	r16, 0x10	; 16
     162:	63 36       	cpi	r22, 0x63	; 99
     164:	1c 08       	sbc	r1, r12
     166:	00 00       	nop
     168:	02 03       	mulsu	r16, r18
     16a:	51 59       	subi	r21, 0x91	; 145
     16c:	0f 06       	cpc	r0, r31
     16e:	00 00       	nop
     170:	3e 7f       	andi	r19, 0xFE	; 254
     172:	41 5d       	subi	r20, 0xD1	; 209
     174:	5d 1f       	adc	r21, r29
     176:	1e 00       	.word	0x001e	; ????
     178:	7c 7e       	andi	r23, 0xEC	; 236
     17a:	13 13       	cpse	r17, r19
     17c:	7e 7c       	andi	r23, 0xCE	; 206
     17e:	00 00       	nop
     180:	41 7f       	andi	r20, 0xF1	; 241
     182:	7f 49       	sbci	r23, 0x9F	; 159
     184:	49 7f       	andi	r20, 0xF9	; 249
     186:	36 00       	.word	0x0036	; ????
     188:	1c 3e       	cpi	r17, 0xEC	; 236
     18a:	63 41       	sbci	r22, 0x13	; 19
     18c:	41 63       	ori	r20, 0x31	; 49
     18e:	22 00       	.word	0x0022	; ????
     190:	41 7f       	andi	r20, 0xF1	; 241
     192:	7f 41       	sbci	r23, 0x1F	; 31
     194:	63 7f       	andi	r22, 0xF3	; 243
     196:	1c 00       	.word	0x001c	; ????
     198:	41 7f       	andi	r20, 0xF1	; 241
     19a:	7f 49       	sbci	r23, 0x9F	; 159
     19c:	5d 41       	sbci	r21, 0x1D	; 29
     19e:	63 00       	.word	0x0063	; ????
     1a0:	41 7f       	andi	r20, 0xF1	; 241
     1a2:	7f 49       	sbci	r23, 0x9F	; 159
     1a4:	1d 01       	movw	r2, r26
     1a6:	03 00       	.word	0x0003	; ????
     1a8:	1c 3e       	cpi	r17, 0xEC	; 236
     1aa:	63 41       	sbci	r22, 0x13	; 19
     1ac:	51 73       	andi	r21, 0x31	; 49
     1ae:	72 00       	.word	0x0072	; ????
     1b0:	7f 7f       	andi	r23, 0xFF	; 255
     1b2:	08 08       	sbc	r0, r8
     1b4:	7f 7f       	andi	r23, 0xFF	; 255
     1b6:	00 00       	nop
     1b8:	00 41       	sbci	r16, 0x10	; 16
     1ba:	7f 7f       	andi	r23, 0xFF	; 255
     1bc:	41 00       	.word	0x0041	; ????
     1be:	00 00       	nop
     1c0:	30 70       	andi	r19, 0x00	; 0
     1c2:	40 41       	sbci	r20, 0x10	; 16
     1c4:	7f 3f       	cpi	r23, 0xFF	; 255
     1c6:	01 00       	.word	0x0001	; ????
     1c8:	41 7f       	andi	r20, 0xF1	; 241
     1ca:	7f 08       	sbc	r7, r15
     1cc:	1c 77       	andi	r17, 0x7C	; 124
     1ce:	63 00       	.word	0x0063	; ????
     1d0:	41 7f       	andi	r20, 0xF1	; 241
     1d2:	7f 41       	sbci	r23, 0x1F	; 31
     1d4:	40 60       	ori	r20, 0x00	; 0
     1d6:	70 00       	.word	0x0070	; ????
     1d8:	7f 7f       	andi	r23, 0xFF	; 255
     1da:	06 0c       	add	r0, r6
     1dc:	06 7f       	andi	r16, 0xF6	; 246
     1de:	7f 00       	.word	0x007f	; ????
     1e0:	7f 7f       	andi	r23, 0xFF	; 255
     1e2:	06 0c       	add	r0, r6
     1e4:	18 7f       	andi	r17, 0xF8	; 248
     1e6:	7f 00       	.word	0x007f	; ????
     1e8:	1c 3e       	cpi	r17, 0xEC	; 236
     1ea:	63 41       	sbci	r22, 0x13	; 19
     1ec:	63 3e       	cpi	r22, 0xE3	; 227
     1ee:	1c 00       	.word	0x001c	; ????
     1f0:	41 7f       	andi	r20, 0xF1	; 241
     1f2:	7f 49       	sbci	r23, 0x9F	; 159
     1f4:	09 0f       	add	r16, r25
     1f6:	06 00       	.word	0x0006	; ????
     1f8:	1e 3f       	cpi	r17, 0xFE	; 254
     1fa:	21 71       	andi	r18, 0x11	; 17
     1fc:	7f 5e       	subi	r23, 0xEF	; 239
     1fe:	00 00       	nop
     200:	41 7f       	andi	r20, 0xF1	; 241
     202:	7f 19       	sub	r23, r15
     204:	39 6f       	ori	r19, 0xF9	; 249
     206:	46 00       	.word	0x0046	; ????
     208:	26 67       	ori	r18, 0x76	; 118
     20a:	4d 59       	subi	r20, 0x9D	; 157
     20c:	7b 32       	cpi	r23, 0x2B	; 43
     20e:	00 00       	nop
     210:	03 41       	sbci	r16, 0x13	; 19
     212:	7f 7f       	andi	r23, 0xFF	; 255
     214:	41 03       	mulsu	r20, r17
     216:	00 00       	nop
     218:	7f 7f       	andi	r23, 0xFF	; 255
     21a:	40 40       	sbci	r20, 0x00	; 0
     21c:	7f 7f       	andi	r23, 0xFF	; 255
     21e:	00 00       	nop
     220:	1f 3f       	cpi	r17, 0xFF	; 255
     222:	60 60       	ori	r22, 0x00	; 0
     224:	3f 1f       	adc	r19, r31
     226:	00 00       	nop
     228:	7f 7f       	andi	r23, 0xFF	; 255
     22a:	30 18       	sub	r3, r0
     22c:	30 7f       	andi	r19, 0xF0	; 240
     22e:	7f 00       	.word	0x007f	; ????
     230:	63 77       	andi	r22, 0x73	; 115
     232:	1c 08       	sbc	r1, r12
     234:	1c 77       	andi	r17, 0x7C	; 124
     236:	63 00       	.word	0x0063	; ????
     238:	07 4f       	sbci	r16, 0xF7	; 247
     23a:	78 78       	andi	r23, 0x88	; 136
     23c:	4f 07       	cpc	r20, r31
     23e:	00 00       	nop
     240:	67 73       	andi	r22, 0x37	; 55
     242:	59 4d       	sbci	r21, 0xD9	; 217
     244:	47 63       	ori	r20, 0x37	; 55
     246:	71 00       	.word	0x0071	; ????
     248:	00 7f       	andi	r16, 0xF0	; 240
     24a:	7f 41       	sbci	r23, 0x1F	; 31
     24c:	41 00       	.word	0x0041	; ????
     24e:	00 00       	nop
     250:	01 03       	mulsu	r16, r17
     252:	06 0c       	add	r0, r6
     254:	18 30       	cpi	r17, 0x08	; 8
     256:	60 00       	.word	0x0060	; ????
     258:	00 41       	sbci	r16, 0x10	; 16
     25a:	41 7f       	andi	r20, 0xF1	; 241
     25c:	7f 00       	.word	0x007f	; ????
     25e:	00 00       	nop
     260:	08 0c       	add	r0, r8
     262:	06 03       	mulsu	r16, r22
     264:	06 0c       	add	r0, r6
     266:	08 00       	.word	0x0008	; ????
     268:	80 80       	ld	r8, Z
     26a:	80 80       	ld	r8, Z
     26c:	80 80       	ld	r8, Z
     26e:	80 80       	ld	r8, Z
     270:	00 00       	nop
     272:	03 07       	cpc	r16, r19
     274:	04 00       	.word	0x0004	; ????
     276:	00 00       	nop
     278:	20 74       	andi	r18, 0x40	; 64
     27a:	54 54       	subi	r21, 0x44	; 68
     27c:	3c 78       	andi	r19, 0x8C	; 140
     27e:	40 00       	.word	0x0040	; ????
     280:	41 3f       	cpi	r20, 0xF1	; 241
     282:	7f 44       	sbci	r23, 0x4F	; 79
     284:	44 7c       	andi	r20, 0xC4	; 196
     286:	38 00       	.word	0x0038	; ????
     288:	38 7c       	andi	r19, 0xC8	; 200
     28a:	44 44       	sbci	r20, 0x44	; 68
     28c:	6c 28       	or	r6, r12
     28e:	00 00       	nop
     290:	30 78       	andi	r19, 0x80	; 128
     292:	48 49       	sbci	r20, 0x98	; 152
     294:	3f 7f       	andi	r19, 0xFF	; 255
     296:	40 00       	.word	0x0040	; ????
     298:	38 7c       	andi	r19, 0xC8	; 200
     29a:	54 54       	subi	r21, 0x44	; 68
     29c:	5c 18       	sub	r5, r12
     29e:	00 00       	nop
     2a0:	48 7e       	andi	r20, 0xE8	; 232
     2a2:	7f 49       	sbci	r23, 0x9F	; 159
     2a4:	03 02       	muls	r16, r19
     2a6:	00 00       	nop
     2a8:	98 bc       	out	0x28, r9	; 40
     2aa:	a4 a4       	ldd	r10, Z+44	; 0x2c
     2ac:	f8 7c       	andi	r31, 0xC8	; 200
     2ae:	04 00       	.word	0x0004	; ????
     2b0:	41 7f       	andi	r20, 0xF1	; 241
     2b2:	7f 08       	sbc	r7, r15
     2b4:	04 7c       	andi	r16, 0xC4	; 196
     2b6:	78 00       	.word	0x0078	; ????
     2b8:	00 44       	sbci	r16, 0x40	; 64
     2ba:	7d 7d       	andi	r23, 0xDD	; 221
     2bc:	40 00       	.word	0x0040	; ????
     2be:	00 00       	nop
     2c0:	40 c4       	rjmp	.+2176   	; 0xb42 <oled_fill_square+0x10>
     2c2:	84 fd       	sbrc	r24, 4
     2c4:	7d 00       	.word	0x007d	; ????
     2c6:	00 00       	nop
     2c8:	41 7f       	andi	r20, 0xF1	; 241
     2ca:	7f 10       	cpse	r7, r15
     2cc:	38 6c       	ori	r19, 0xC8	; 200
     2ce:	44 00       	.word	0x0044	; ????
     2d0:	00 41       	sbci	r16, 0x10	; 16
     2d2:	7f 7f       	andi	r23, 0xFF	; 255
     2d4:	40 00       	.word	0x0040	; ????
     2d6:	00 00       	nop
     2d8:	7c 7c       	andi	r23, 0xCC	; 204
     2da:	0c 18       	sub	r0, r12
     2dc:	0c 7c       	andi	r16, 0xCC	; 204
     2de:	78 00       	.word	0x0078	; ????
     2e0:	7c 7c       	andi	r23, 0xCC	; 204
     2e2:	04 04       	cpc	r0, r4
     2e4:	7c 78       	andi	r23, 0x8C	; 140
     2e6:	00 00       	nop
     2e8:	38 7c       	andi	r19, 0xC8	; 200
     2ea:	44 44       	sbci	r20, 0x44	; 68
     2ec:	7c 38       	cpi	r23, 0x8C	; 140
     2ee:	00 00       	nop
     2f0:	84 fc       	sbrc	r8, 4
     2f2:	f8 a4       	ldd	r15, Y+40	; 0x28
     2f4:	24 3c       	cpi	r18, 0xC4	; 196
     2f6:	18 00       	.word	0x0018	; ????
     2f8:	18 3c       	cpi	r17, 0xC8	; 200
     2fa:	24 a4       	ldd	r2, Z+44	; 0x2c
     2fc:	f8 fc       	.word	0xfcf8	; ????
     2fe:	84 00       	.word	0x0084	; ????
     300:	44 7c       	andi	r20, 0xC4	; 196
     302:	78 44       	sbci	r23, 0x48	; 72
     304:	1c 18       	sub	r1, r12
     306:	00 00       	nop
     308:	48 5c       	subi	r20, 0xC8	; 200
     30a:	54 54       	subi	r21, 0x44	; 68
     30c:	74 24       	eor	r7, r4
     30e:	00 00       	nop
     310:	00 04       	cpc	r0, r0
     312:	3e 7f       	andi	r19, 0xFE	; 254
     314:	44 24       	eor	r4, r4
     316:	00 00       	nop
     318:	3c 7c       	andi	r19, 0xCC	; 204
     31a:	40 40       	sbci	r20, 0x00	; 0
     31c:	3c 7c       	andi	r19, 0xCC	; 204
     31e:	40 00       	.word	0x0040	; ????
     320:	1c 3c       	cpi	r17, 0xCC	; 204
     322:	60 60       	ori	r22, 0x00	; 0
     324:	3c 1c       	adc	r3, r12
     326:	00 00       	nop
     328:	3c 7c       	andi	r19, 0xCC	; 204
     32a:	60 30       	cpi	r22, 0x00	; 0
     32c:	60 7c       	andi	r22, 0xC0	; 192
     32e:	3c 00       	.word	0x003c	; ????
     330:	44 6c       	ori	r20, 0xC4	; 196
     332:	38 10       	cpse	r3, r8
     334:	38 6c       	ori	r19, 0xC8	; 200
     336:	44 00       	.word	0x0044	; ????
     338:	9c bc       	out	0x2c, r9	; 44
     33a:	a0 a0       	ldd	r10, Z+32	; 0x20
     33c:	fc 7c       	andi	r31, 0xCC	; 204
     33e:	00 00       	nop
     340:	4c 64       	ori	r20, 0x4C	; 76
     342:	74 5c       	subi	r23, 0xC4	; 196
     344:	4c 64       	ori	r20, 0x4C	; 76
     346:	00 00       	nop
     348:	08 08       	sbc	r0, r8
     34a:	3e 77       	andi	r19, 0x7E	; 126
     34c:	41 41       	sbci	r20, 0x11	; 17
     34e:	00 00       	nop
     350:	00 00       	nop
     352:	00 77       	andi	r16, 0x70	; 112
     354:	77 00       	.word	0x0077	; ????
     356:	00 00       	nop
     358:	41 41       	sbci	r20, 0x11	; 17
     35a:	77 3e       	cpi	r23, 0xE7	; 231
     35c:	08 08       	sbc	r0, r8
     35e:	00 00       	nop
     360:	02 03       	mulsu	r16, r18
     362:	01 03       	mulsu	r16, r17
     364:	02 03       	mulsu	r16, r18
     366:	01 00       	.word	0x0001	; ????

00000368 <__ctors_end>:
     368:	11 24       	eor	r1, r1
     36a:	1f be       	out	0x3f, r1	; 63
     36c:	cf ef       	ldi	r28, 0xFF	; 255
     36e:	d4 e0       	ldi	r29, 0x04	; 4
     370:	de bf       	out	0x3e, r29	; 62
     372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
     374:	13 e0       	ldi	r17, 0x03	; 3
     376:	a0 e0       	ldi	r26, 0x00	; 0
     378:	b1 e0       	ldi	r27, 0x01	; 1
     37a:	e2 ed       	ldi	r30, 0xD2	; 210
     37c:	f2 e1       	ldi	r31, 0x12	; 18
     37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
     380:	05 90       	lpm	r0, Z+
     382:	0d 92       	st	X+, r0
     384:	a0 30       	cpi	r26, 0x00	; 0
     386:	b1 07       	cpc	r27, r17
     388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
     38a:	23 e0       	ldi	r18, 0x03	; 3
     38c:	a0 e0       	ldi	r26, 0x00	; 0
     38e:	b3 e0       	ldi	r27, 0x03	; 3
     390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
     392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
     394:	a9 34       	cpi	r26, 0x49	; 73
     396:	b2 07       	cpc	r27, r18
     398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
     39a:	0e 94 88 07 	call	0xf10	; 0xf10 <main>
     39e:	0c 94 67 09 	jmp	0x12ce	; 0x12ce <_exit>

000003a2 <__bad_interrupt>:
     3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <ADC_init>:

volatile int ADC_ready;

int ADC_init(void) {
	// Interrupt on rising edge PE0
	EMCUCR |= (1<<ISC2);
     3a6:	86 b7       	in	r24, 0x36	; 54
     3a8:	81 60       	ori	r24, 0x01	; 1
     3aa:	86 bf       	out	0x36, r24	; 54

	// Enable interrupt on PE0
	GICR |= (1<<INT2);
     3ac:	8b b7       	in	r24, 0x3b	; 59
     3ae:	80 62       	ori	r24, 0x20	; 32
     3b0:	8b bf       	out	0x3b, r24	; 59
	
	// Button input
	clr_bit(DDRE, PE0);
     3b2:	30 98       	cbi	0x06, 0	; 6
	
	//Enable the external memory interface/4 bits address
	MCUCR |= (1<<SRE);
     3b4:	85 b7       	in	r24, 0x35	; 53
     3b6:	80 68       	ori	r24, 0x80	; 128
     3b8:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1<<XMM2);
     3ba:	80 b7       	in	r24, 0x30	; 48
     3bc:	80 62       	ori	r24, 0x20	; 32
     3be:	80 bf       	out	0x30, r24	; 48
	
	//Set the interrupt pin to input
	DDRE &= ~(1<<PINE0);
     3c0:	30 98       	cbi	0x06, 0	; 6

	//set button pins to input
	clr_bit(DDRB, DDB0);
     3c2:	b8 98       	cbi	0x17, 0	; 23
	clr_bit(DDRB, DDB1);
     3c4:	b9 98       	cbi	0x17, 1	; 23
	
	//set joystick button to input
	clr_bit(DDRB, DDB2);
     3c6:	ba 98       	cbi	0x17, 2	; 23
	return 0;
}
     3c8:	80 e0       	ldi	r24, 0x00	; 0
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	08 95       	ret

000003ce <__vector_3>:
	ADC_ready = 0; 
	return *adc;
}


ISR(INT2_vect){
     3ce:	1f 92       	push	r1
     3d0:	0f 92       	push	r0
     3d2:	0f b6       	in	r0, 0x3f	; 63
     3d4:	0f 92       	push	r0
     3d6:	11 24       	eor	r1, r1
     3d8:	8f 93       	push	r24
     3da:	9f 93       	push	r25
	ADC_ready = 1;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	90 93 16 03 	sts	0x0316, r25
     3e4:	80 93 15 03 	sts	0x0315, r24
	//wake up the CPU
}
     3e8:	9f 91       	pop	r25
     3ea:	8f 91       	pop	r24
     3ec:	0f 90       	pop	r0
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	0f 90       	pop	r0
     3f2:	1f 90       	pop	r1
     3f4:	18 95       	reti

000003f6 <CAN_init>:
extern volatile uint8_t rx_int_flag; 


Message msg;

int CAN_init(){
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
     3fa:	1f 92       	push	r1
     3fc:	cd b7       	in	r28, 0x3d	; 61
     3fe:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	//config-mode
	MCP2515_init();
     400:	0e 94 f7 02 	call	0x5ee	; 0x5ee <MCP2515_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     404:	8c ec       	ldi	r24, 0xCC	; 204
     406:	94 e0       	ldi	r25, 0x04	; 4
     408:	01 97       	sbiw	r24, 0x01	; 1
     40a:	f1 f7       	brne	.-4      	; 0x408 <CAN_init+0x12>
     40c:	00 c0       	rjmp	.+0      	; 0x40e <CAN_init+0x18>
     40e:	00 00       	nop
	_delay_ms(1);
	//enable interrupts in MCP
	//Interrupt when message received in RXB0
		
	
	value = MCP2515_read(MCP_CANSTAT);
     410:	8e e0       	ldi	r24, 0x0E	; 14
     412:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <MCP2515_read>
     416:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
     418:	89 81       	ldd	r24, Y+1	; 0x01
     41a:	80 7e       	andi	r24, 0xE0	; 224
     41c:	80 38       	cpi	r24, 0x80	; 128
     41e:	39 f0       	breq	.+14     	; 0x42e <CAN_init+0x38>
		printf("MCP2515 is NOT in config mode after reset!\n");
     420:	88 e1       	ldi	r24, 0x18	; 24
     422:	91 e0       	ldi	r25, 0x01	; 1
     424:	0e 94 17 09 	call	0x122e	; 0x122e <puts>
		return 1;
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	90 e0       	ldi	r25, 0x00	; 0
     42c:	1f c0       	rjmp	.+62     	; 0x46c <CAN_init+0x76>
	}
	
	MCP2515_bit_modify(MCP_CANINTE, 0x01, 0x01);
     42e:	41 e0       	ldi	r20, 0x01	; 1
     430:	61 e0       	ldi	r22, 0x01	; 1
     432:	8b e2       	ldi	r24, 0x2B	; 43
     434:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_RXB0CTRL, 0x60, 0xFF);
     438:	4f ef       	ldi	r20, 0xFF	; 255
     43a:	60 e6       	ldi	r22, 0x60	; 96
     43c:	80 e6       	ldi	r24, 0x60	; 96
     43e:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	
	//Set Normal-mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK , MODE_NORMAL);
     442:	40 e0       	ldi	r20, 0x00	; 0
     444:	60 ee       	ldi	r22, 0xE0	; 224
     446:	8f e0       	ldi	r24, 0x0F	; 15
     448:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	
	value = MCP2515_read(MCP_CANSTAT);
     44c:	8e e0       	ldi	r24, 0x0E	; 14
     44e:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <MCP2515_read>
     452:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL) {
     454:	89 81       	ldd	r24, Y+1	; 0x01
     456:	80 7e       	andi	r24, 0xE0	; 224
     458:	39 f0       	breq	.+14     	; 0x468 <CAN_init+0x72>
		printf("MCP2515 is NOT in normal mode!\n");
     45a:	83 e4       	ldi	r24, 0x43	; 67
     45c:	91 e0       	ldi	r25, 0x01	; 1
     45e:	0e 94 17 09 	call	0x122e	; 0x122e <puts>
		return 1;
     462:	81 e0       	ldi	r24, 0x01	; 1
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	02 c0       	rjmp	.+4      	; 0x46c <CAN_init+0x76>
	}
	
	return 0;
     468:	80 e0       	ldi	r24, 0x00	; 0
     46a:	90 e0       	ldi	r25, 0x00	; 0
}
     46c:	0f 90       	pop	r0
     46e:	df 91       	pop	r29
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <CAN_int_vect>:
	return 0; 
}

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     474:	40 e0       	ldi	r20, 0x00	; 0
     476:	61 e0       	ldi	r22, 0x01	; 1
     478:	8c e2       	ldi	r24, 0x2C	; 44
     47a:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     47e:	40 e0       	ldi	r20, 0x00	; 0
     480:	64 e0       	ldi	r22, 0x04	; 4
     482:	8c e2       	ldi	r24, 0x2C	; 44
     484:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	rx_int_flag = 1;
     488:	81 e0       	ldi	r24, 0x01	; 1
     48a:	80 93 00 03 	sts	0x0300, r24
     48e:	08 95       	ret

00000490 <__vector_1>:
	CAN_send(&msg);
}



ISR(INT0_vect){
     490:	1f 92       	push	r1
     492:	0f 92       	push	r0
     494:	0f b6       	in	r0, 0x3f	; 63
     496:	0f 92       	push	r0
     498:	11 24       	eor	r1, r1
     49a:	2f 93       	push	r18
     49c:	3f 93       	push	r19
     49e:	4f 93       	push	r20
     4a0:	5f 93       	push	r21
     4a2:	6f 93       	push	r22
     4a4:	7f 93       	push	r23
     4a6:	8f 93       	push	r24
     4a8:	9f 93       	push	r25
     4aa:	af 93       	push	r26
     4ac:	bf 93       	push	r27
     4ae:	ef 93       	push	r30
     4b0:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     4b2:	0e 94 3a 02 	call	0x474	; 0x474 <CAN_int_vect>
}
     4b6:	ff 91       	pop	r31
     4b8:	ef 91       	pop	r30
     4ba:	bf 91       	pop	r27
     4bc:	af 91       	pop	r26
     4be:	9f 91       	pop	r25
     4c0:	8f 91       	pop	r24
     4c2:	7f 91       	pop	r23
     4c4:	6f 91       	pop	r22
     4c6:	5f 91       	pop	r21
     4c8:	4f 91       	pop	r20
     4ca:	3f 91       	pop	r19
     4cc:	2f 91       	pop	r18
     4ce:	0f 90       	pop	r0
     4d0:	0f be       	out	0x3f, r0	; 63
     4d2:	0f 90       	pop	r0
     4d4:	1f 90       	pop	r1
     4d6:	18 95       	reti

000004d8 <__vector_15>:
	//If highscore, add to list and display highscore-list
	current_state = NEW_HIGHSCORE;
}


ISR(TIMER1_OVF_vect){
     4d8:	1f 92       	push	r1
     4da:	0f 92       	push	r0
     4dc:	0f b6       	in	r0, 0x3f	; 63
     4de:	0f 92       	push	r0
     4e0:	11 24       	eor	r1, r1
     4e2:	8f 93       	push	r24
     4e4:	9f 93       	push	r25
	oled_flag = 1;
     4e6:	81 e0       	ldi	r24, 0x01	; 1
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	90 93 14 03 	sts	0x0314, r25
     4ee:	80 93 13 03 	sts	0x0313, r24
	score += 1;	
     4f2:	80 91 03 03 	lds	r24, 0x0303
     4f6:	90 91 04 03 	lds	r25, 0x0304
     4fa:	01 96       	adiw	r24, 0x01	; 1
     4fc:	90 93 04 03 	sts	0x0304, r25
     500:	80 93 03 03 	sts	0x0303, r24
}
     504:	9f 91       	pop	r25
     506:	8f 91       	pop	r24
     508:	0f 90       	pop	r0
     50a:	0f be       	out	0x3f, r0	; 63
     50c:	0f 90       	pop	r0
     50e:	1f 90       	pop	r1
     510:	18 95       	reti

00000512 <__vector_9>:

ISR(TIMER3_OVF_vect){
     512:	1f 92       	push	r1
     514:	0f 92       	push	r0
     516:	0f b6       	in	r0, 0x3f	; 63
     518:	0f 92       	push	r0
     51a:	11 24       	eor	r1, r1
     51c:	8f 93       	push	r24
     51e:	9f 93       	push	r25
	send_can_flag = 1;
     520:	81 e0       	ldi	r24, 0x01	; 1
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	90 93 02 03 	sts	0x0302, r25
     528:	80 93 01 03 	sts	0x0301, r24
	
}
     52c:	9f 91       	pop	r25
     52e:	8f 91       	pop	r24
     530:	0f 90       	pop	r0
     532:	0f be       	out	0x3f, r0	; 63
     534:	0f 90       	pop	r0
     536:	1f 90       	pop	r1
     538:	18 95       	reti

0000053a <EEPROM_read>:

unsigned char EEPROM_read(unsigned int uiAddress)
{	
	
	/* Wait for completion of previous write */
	while(EECR & (1<<EEWE));
     53a:	e1 99       	sbic	0x1c, 1	; 28
     53c:	fe cf       	rjmp	.-4      	; 0x53a <EEPROM_read>
	
	/* Set up address register */
	EEAR = uiAddress;
     53e:	9f bb       	out	0x1f, r25	; 31
     540:	8e bb       	out	0x1e, r24	; 30
	/* Start eeprom read by writing EERE */
	EECR |= (1<<EERE);
     542:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	return EEDR;
     544:	8d b3       	in	r24, 0x1d	; 29
	 
}
     546:	08 95       	ret

00000548 <read_highscore_list>:
	highscore_names[place] =  new_name;
	update_EEPROM();
}
	
	
void read_highscore_list(void){
     548:	af 92       	push	r10
     54a:	bf 92       	push	r11
     54c:	cf 92       	push	r12
     54e:	df 92       	push	r13
     550:	ef 92       	push	r14
     552:	ff 92       	push	r15
     554:	0f 93       	push	r16
     556:	1f 93       	push	r17
     558:	cf 93       	push	r28
     55a:	df 93       	push	r29
     55c:	0f 2e       	mov	r0, r31
     55e:	f6 e0       	ldi	r31, 0x06	; 6
     560:	cf 2e       	mov	r12, r31
     562:	f1 e0       	ldi	r31, 0x01	; 1
     564:	df 2e       	mov	r13, r31
     566:	f0 2d       	mov	r31, r0
     568:	00 e0       	ldi	r16, 0x00	; 0
     56a:	10 e0       	ldi	r17, 0x00	; 0
     56c:	a1 2c       	mov	r10, r1
     56e:	b1 2c       	mov	r11, r1
     570:	18 c0       	rjmp	.+48     	; 0x5a2 <read_highscore_list+0x5a>
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
     572:	f6 01       	movw	r30, r12
     574:	e0 80       	ld	r14, Z
     576:	f1 80       	ldd	r15, Z+1	; 0x01
     578:	ec 0e       	add	r14, r28
     57a:	fd 1e       	adc	r15, r29
     57c:	ce 01       	movw	r24, r28
     57e:	80 0f       	add	r24, r16
     580:	91 1f       	adc	r25, r17
     582:	0e 94 9d 02 	call	0x53a	; 0x53a <EEPROM_read>
     586:	f7 01       	movw	r30, r14
     588:	80 83       	st	Z, r24
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
     58a:	21 96       	adiw	r28, 0x01	; 1
     58c:	c3 30       	cpi	r28, 0x03	; 3
     58e:	d1 05       	cpc	r29, r1
     590:	81 f7       	brne	.-32     	; 0x572 <read_highscore_list+0x2a>
     592:	f2 e0       	ldi	r31, 0x02	; 2
     594:	cf 0e       	add	r12, r31
     596:	d1 1c       	adc	r13, r1
     598:	0d 5f       	subi	r16, 0xFD	; 253
     59a:	1f 4f       	sbci	r17, 0xFF	; 255
	update_EEPROM();
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
     59c:	0f 30       	cpi	r16, 0x0F	; 15
     59e:	11 05       	cpc	r17, r1
     5a0:	19 f0       	breq	.+6      	; 0x5a8 <read_highscore_list+0x60>
	highscore_names[place] =  new_name;
	update_EEPROM();
}
	
	
void read_highscore_list(void){
     5a2:	ca 2d       	mov	r28, r10
     5a4:	db 2d       	mov	r29, r11
     5a6:	e5 cf       	rjmp	.-54     	; 0x572 <read_highscore_list+0x2a>
     5a8:	05 e0       	ldi	r16, 0x05	; 5
     5aa:	13 e0       	ldi	r17, 0x03	; 3
	for (int i = 0; i < 5 ; i++){
     5ac:	cf e0       	ldi	r28, 0x0F	; 15
     5ae:	d0 e0       	ldi	r29, 0x00	; 0
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
		highscore_scores[i] = EEPROM_read(i+15);
     5b0:	ce 01       	movw	r24, r28
     5b2:	0e 94 9d 02 	call	0x53a	; 0x53a <EEPROM_read>
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	f8 01       	movw	r30, r16
     5ba:	81 93       	st	Z+, r24
     5bc:	91 93       	st	Z+, r25
     5be:	8f 01       	movw	r16, r30
     5c0:	21 96       	adiw	r28, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
     5c2:	c4 31       	cpi	r28, 0x14	; 20
     5c4:	d1 05       	cpc	r29, r1
     5c6:	a1 f7       	brne	.-24     	; 0x5b0 <read_highscore_list+0x68>
		highscore_scores[i] = EEPROM_read(i+15);
	}
}
     5c8:	df 91       	pop	r29
     5ca:	cf 91       	pop	r28
     5cc:	1f 91       	pop	r17
     5ce:	0f 91       	pop	r16
     5d0:	ff 90       	pop	r15
     5d2:	ef 90       	pop	r14
     5d4:	df 90       	pop	r13
     5d6:	cf 90       	pop	r12
     5d8:	bf 90       	pop	r11
     5da:	af 90       	pop	r10
     5dc:	08 95       	ret

000005de <MCP2515_reset>:
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
}

void MCP2515_reset(void){
	SPI_activate_SS();
     5de:	0e 94 3d 07 	call	0xe7a	; 0xe7a <SPI_activate_SS>
	SPI_read_write(MCP_RESET);
     5e2:	80 ec       	ldi	r24, 0xC0	; 192
     5e4:	0e 94 2d 07 	call	0xe5a	; 0xe5a <SPI_read_write>
	SPI_deactivate_SS();
     5e8:	0e 94 3f 07 	call	0xe7e	; 0xe7e <SPI_deactivate_SS>
     5ec:	08 95       	ret

000005ee <MCP2515_init>:
#include "MCP2515.h"
#include "MCP2515_driver.h"
#include <string.h>

void MCP2515_init(void){
	SPI_init_ps2();
     5ee:	0e 94 47 07 	call	0xe8e	; 0xe8e <SPI_init_ps2>
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
     5f2:	0e 94 ef 02 	call	0x5de	; 0x5de <MCP2515_reset>
     5f6:	08 95       	ret

000005f8 <MCP2515_read>:
	SPI_activate_SS();
	SPI_read_write(MCP_RESET);
	SPI_deactivate_SS();
}

uint8_t MCP2515_read(uint8_t address){
     5f8:	cf 93       	push	r28
     5fa:	c8 2f       	mov	r28, r24
	uint8_t data;
	SPI_activate_SS();
     5fc:	0e 94 3d 07 	call	0xe7a	; 0xe7a <SPI_activate_SS>
	SPI_read_write(MCP_READ);
     600:	83 e0       	ldi	r24, 0x03	; 3
     602:	0e 94 2d 07 	call	0xe5a	; 0xe5a <SPI_read_write>
	SPI_read_write(address);
     606:	8c 2f       	mov	r24, r28
     608:	0e 94 2d 07 	call	0xe5a	; 0xe5a <SPI_read_write>
	data = SPI_read_write(0x00);
     60c:	80 e0       	ldi	r24, 0x00	; 0
     60e:	0e 94 2d 07 	call	0xe5a	; 0xe5a <SPI_read_write>
     612:	c8 2f       	mov	r28, r24
	SPI_deactivate_SS();
     614:	0e 94 3f 07 	call	0xe7e	; 0xe7e <SPI_deactivate_SS>
	return data;
}
     618:	8c 2f       	mov	r24, r28
     61a:	cf 91       	pop	r28
     61c:	08 95       	ret

0000061e <MCP2515_bit_modify>:
	SPI_deactivate_SS();	
	return status;
}


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     61e:	1f 93       	push	r17
     620:	cf 93       	push	r28
     622:	df 93       	push	r29
     624:	18 2f       	mov	r17, r24
     626:	d6 2f       	mov	r29, r22
     628:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     62a:	0e 94 3d 07 	call	0xe7a	; 0xe7a <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     62e:	85 e0       	ldi	r24, 0x05	; 5
     630:	0e 94 2d 07 	call	0xe5a	; 0xe5a <SPI_read_write>
	SPI_read_write(address);
     634:	81 2f       	mov	r24, r17
     636:	0e 94 2d 07 	call	0xe5a	; 0xe5a <SPI_read_write>
	SPI_read_write(mask_byte);
     63a:	8d 2f       	mov	r24, r29
     63c:	0e 94 2d 07 	call	0xe5a	; 0xe5a <SPI_read_write>
	SPI_read_write(data_byte);
     640:	8c 2f       	mov	r24, r28
     642:	0e 94 2d 07 	call	0xe5a	; 0xe5a <SPI_read_write>
	SPI_deactivate_SS();
     646:	0e 94 3f 07 	call	0xe7e	; 0xe7e <SPI_deactivate_SS>
     64a:	df 91       	pop	r29
     64c:	cf 91       	pop	r28
     64e:	1f 91       	pop	r17
     650:	08 95       	ret

00000652 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while( !( UCSR0A & (1<<UDRE0)) );
     652:	5d 9b       	sbis	0x0b, 5	; 11
     654:	fe cf       	rjmp	.-4      	; 0x652 <UART_transmit>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     656:	8c b9       	out	0x0c, r24	; 12
	return 0; 
}
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	08 95       	ret

0000065e <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     65e:	5f 9b       	sbis	0x0b, 7	; 11
     660:	fe cf       	rjmp	.-4      	; 0x65e <UART_receive>
 
	//Get and return received data from buffer
 
	return UDR0;
     662:	8c b1       	in	r24, 0x0c	; 12
}
     664:	08 95       	ret

00000666 <UART_init>:

int UART_init(unsigned int ubrr ){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     666:	89 b9       	out	0x09, r24	; 9

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     668:	88 e1       	ldi	r24, 0x18	; 24
     66a:	8a b9       	out	0x0a, r24	; 10
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     66c:	6f e2       	ldi	r22, 0x2F	; 47
     66e:	73 e0       	ldi	r23, 0x03	; 3
     670:	89 e2       	ldi	r24, 0x29	; 41
     672:	93 e0       	ldi	r25, 0x03	; 3
     674:	0e 94 cc 08 	call	0x1198	; 0x1198 <fdevopen>
     678:	90 93 3c 03 	sts	0x033C, r25
     67c:	80 93 3b 03 	sts	0x033B, r24
	
	return 0; 
}
     680:	80 e0       	ldi	r24, 0x00	; 0
     682:	90 e0       	ldi	r25, 0x00	; 0
     684:	08 95       	ret

00000686 <menu_sram_update>:
}




void menu_sram_update(menu* menu_node, int selector_pos){
     686:	ef 92       	push	r14
     688:	ff 92       	push	r15
     68a:	0f 93       	push	r16
     68c:	1f 93       	push	r17
     68e:	cf 93       	push	r28
     690:	df 93       	push	r29
     692:	8c 01       	movw	r16, r24
     694:	7b 01       	movw	r14, r22
	int col = 0; 
	int page = 0; 
	oled_sram_reset();
     696:	0e 94 30 05 	call	0xa60	; 0xa60 <oled_sram_reset>
	
	menu* current = menu_node->child;
     69a:	f8 01       	movw	r30, r16
     69c:	c6 81       	ldd	r28, Z+6	; 0x06
     69e:	d7 81       	ldd	r29, Z+7	; 0x07
	
	oled_sram_string(menu_node->name, page, col);
     6a0:	40 e0       	ldi	r20, 0x00	; 0
     6a2:	50 e0       	ldi	r21, 0x00	; 0
     6a4:	60 e0       	ldi	r22, 0x00	; 0
     6a6:	70 e0       	ldi	r23, 0x00	; 0
     6a8:	80 81       	ld	r24, Z
     6aa:	91 81       	ldd	r25, Z+1	; 0x01
     6ac:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
	oled_sram_string("----------------", page+1, col);
     6b0:	40 e0       	ldi	r20, 0x00	; 0
     6b2:	50 e0       	ldi	r21, 0x00	; 0
     6b4:	61 e0       	ldi	r22, 0x01	; 1
     6b6:	70 e0       	ldi	r23, 0x00	; 0
     6b8:	8f ee       	ldi	r24, 0xEF	; 239
     6ba:	92 e0       	ldi	r25, 0x02	; 2
     6bc:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
	
	
	page = 2;
	col = 2;
	while(current != NULL){
     6c0:	20 97       	sbiw	r28, 0x00	; 0
     6c2:	81 f0       	breq	.+32     	; 0x6e4 <menu_sram_update+0x5e>
	
	oled_sram_string(menu_node->name, page, col);
	oled_sram_string("----------------", page+1, col);
	
	
	page = 2;
     6c4:	02 e0       	ldi	r16, 0x02	; 2
     6c6:	10 e0       	ldi	r17, 0x00	; 0
	col = 2;
	while(current != NULL){
		oled_sram_string(current->name, page, col);
     6c8:	42 e0       	ldi	r20, 0x02	; 2
     6ca:	50 e0       	ldi	r21, 0x00	; 0
     6cc:	b8 01       	movw	r22, r16
     6ce:	88 81       	ld	r24, Y
     6d0:	99 81       	ldd	r25, Y+1	; 0x01
     6d2:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
		current = current->next_sibling;
     6d6:	0a 80       	ldd	r0, Y+2	; 0x02
     6d8:	db 81       	ldd	r29, Y+3	; 0x03
     6da:	c0 2d       	mov	r28, r0
		page++;
     6dc:	0f 5f       	subi	r16, 0xFF	; 255
     6de:	1f 4f       	sbci	r17, 0xFF	; 255
	oled_sram_string("----------------", page+1, col);
	
	
	page = 2;
	col = 2;
	while(current != NULL){
     6e0:	20 97       	sbiw	r28, 0x00	; 0
     6e2:	91 f7       	brne	.-28     	; 0x6c8 <menu_sram_update+0x42>
		oled_sram_string(current->name, page, col);
		current = current->next_sibling;
		page++;
	}
	oled_sram_char('*', selector_pos+1, 0);
     6e4:	b7 01       	movw	r22, r14
     6e6:	6f 5f       	subi	r22, 0xFF	; 255
     6e8:	7f 4f       	sbci	r23, 0xFF	; 255
     6ea:	40 e0       	ldi	r20, 0x00	; 0
     6ec:	50 e0       	ldi	r21, 0x00	; 0
     6ee:	8a e2       	ldi	r24, 0x2A	; 42
     6f0:	0e 94 00 06 	call	0xc00	; 0xc00 <oled_sram_char>
	
}
     6f4:	df 91       	pop	r29
     6f6:	cf 91       	pop	r28
     6f8:	1f 91       	pop	r17
     6fa:	0f 91       	pop	r16
     6fc:	ff 90       	pop	r15
     6fe:	ef 90       	pop	r14
     700:	08 95       	ret

00000702 <create_menu>:


menu* create_menu(char* new_name){
     702:	cf 93       	push	r28
     704:	df 93       	push	r29
     706:	ec 01       	movw	r28, r24
	menu* new_menu = (menu*)malloc(sizeof(menu));
     708:	8c e0       	ldi	r24, 0x0C	; 12
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	0e 94 a5 07 	call	0xf4a	; 0xf4a <malloc>
     710:	fc 01       	movw	r30, r24
	
	if(new_menu == NULL){
     712:	00 97       	sbiw	r24, 0x00	; 0
     714:	41 f4       	brne	.+16     	; 0x726 <create_menu+0x24>
		printf("Out of mem\n");
     716:	86 e8       	ldi	r24, 0x86	; 134
     718:	91 e0       	ldi	r25, 0x01	; 1
     71a:	0e 94 17 09 	call	0x122e	; 0x122e <puts>
		exit(1);
     71e:	81 e0       	ldi	r24, 0x01	; 1
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	0e 94 67 09 	call	0x12ce	; 0x12ce <_exit>
	}
	
	new_menu->name = new_name;
     726:	d1 83       	std	Z+1, r29	; 0x01
     728:	c0 83       	st	Z, r28
	new_menu->next_sibling = NULL;
     72a:	13 82       	std	Z+3, r1	; 0x03
     72c:	12 82       	std	Z+2, r1	; 0x02
	new_menu->prev_sibling = NULL;
     72e:	15 82       	std	Z+5, r1	; 0x05
     730:	14 82       	std	Z+4, r1	; 0x04
	new_menu->parent = NULL;
     732:	11 86       	std	Z+9, r1	; 0x09
     734:	10 86       	std	Z+8, r1	; 0x08
	new_menu->child = NULL;
     736:	17 82       	std	Z+7, r1	; 0x07
     738:	16 82       	std	Z+6, r1	; 0x06
	new_menu->number_of_childs = 0;
     73a:	13 86       	std	Z+11, r1	; 0x0b
     73c:	12 86       	std	Z+10, r1	; 0x0a
	
	return new_menu;
}
     73e:	df 91       	pop	r29
     740:	cf 91       	pop	r28
     742:	08 95       	ret

00000744 <create_submenu>:

menu* create_submenu(menu* parent_menu, menu* child_menu){ //tar inn liste av submenu struct
	if (parent_menu->child == NULL){
     744:	dc 01       	movw	r26, r24
     746:	16 96       	adiw	r26, 0x06	; 6
     748:	ed 91       	ld	r30, X+
     74a:	fc 91       	ld	r31, X
     74c:	17 97       	sbiw	r26, 0x07	; 7
     74e:	30 97       	sbiw	r30, 0x00	; 0
     750:	29 f4       	brne	.+10     	; 0x75c <create_submenu+0x18>
		//make new child
		parent_menu->child = child_menu;
     752:	17 96       	adiw	r26, 0x07	; 7
     754:	7c 93       	st	X, r23
     756:	6e 93       	st	-X, r22
     758:	16 97       	sbiw	r26, 0x06	; 6
     75a:	0e c0       	rjmp	.+28     	; 0x778 <create_submenu+0x34>
	}
	
	else{
		//make new sibling
		menu* current = parent_menu->child;
		while (current->next_sibling != NULL){
     75c:	22 81       	ldd	r18, Z+2	; 0x02
     75e:	33 81       	ldd	r19, Z+3	; 0x03
     760:	21 15       	cp	r18, r1
     762:	31 05       	cpc	r19, r1
     764:	11 f0       	breq	.+4      	; 0x76a <create_submenu+0x26>
			current = current->next_sibling;
     766:	f9 01       	movw	r30, r18
     768:	f9 cf       	rjmp	.-14     	; 0x75c <create_submenu+0x18>
		}
		
		current->next_sibling =child_menu;
     76a:	73 83       	std	Z+3, r23	; 0x03
     76c:	62 83       	std	Z+2, r22	; 0x02
		child_menu->prev_sibling =current;
     76e:	db 01       	movw	r26, r22
     770:	15 96       	adiw	r26, 0x05	; 5
     772:	fc 93       	st	X, r31
     774:	ee 93       	st	-X, r30
     776:	14 97       	sbiw	r26, 0x04	; 4
		
	}
	parent_menu->number_of_childs++;
     778:	fc 01       	movw	r30, r24
     77a:	22 85       	ldd	r18, Z+10	; 0x0a
     77c:	33 85       	ldd	r19, Z+11	; 0x0b
     77e:	2f 5f       	subi	r18, 0xFF	; 255
     780:	3f 4f       	sbci	r19, 0xFF	; 255
     782:	33 87       	std	Z+11, r19	; 0x0b
     784:	22 87       	std	Z+10, r18	; 0x0a
	child_menu->parent = parent_menu;
     786:	db 01       	movw	r26, r22
     788:	19 96       	adiw	r26, 0x09	; 9
     78a:	9c 93       	st	X, r25
     78c:	8e 93       	st	-X, r24
     78e:	18 97       	sbiw	r26, 0x08	; 8
	
	return parent_menu;
}
     790:	08 95       	ret

00000792 <menu_setup>:


extern states current_state; 


void menu_setup(void){
     792:	2f 92       	push	r2
     794:	3f 92       	push	r3
     796:	4f 92       	push	r4
     798:	5f 92       	push	r5
     79a:	6f 92       	push	r6
     79c:	7f 92       	push	r7
     79e:	8f 92       	push	r8
     7a0:	9f 92       	push	r9
     7a2:	af 92       	push	r10
     7a4:	bf 92       	push	r11
     7a6:	cf 92       	push	r12
     7a8:	df 92       	push	r13
     7aa:	ef 92       	push	r14
     7ac:	ff 92       	push	r15
     7ae:	0f 93       	push	r16
     7b0:	1f 93       	push	r17
     7b2:	cf 93       	push	r28
     7b4:	df 93       	push	r29
     7b6:	cd b7       	in	r28, 0x3d	; 61
     7b8:	de b7       	in	r29, 0x3e	; 62
     7ba:	2e 97       	sbiw	r28, 0x0e	; 14
     7bc:	0f b6       	in	r0, 0x3f	; 63
     7be:	f8 94       	cli
     7c0:	de bf       	out	0x3e, r29	; 62
     7c2:	0f be       	out	0x3f, r0	; 63
     7c4:	cd bf       	out	0x3d, r28	; 61
	menu* menu_front_page = create_menu("PingPongShow");
     7c6:	81 e9       	ldi	r24, 0x91	; 145
     7c8:	91 e0       	ldi	r25, 0x01	; 1
     7ca:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     7ce:	5c 01       	movw	r10, r24
	display_menu = menu_front_page;
     7d0:	90 93 3e 03 	sts	0x033E, r25
     7d4:	80 93 3d 03 	sts	0x033D, r24

	menu* play = create_menu("Start new game");
     7d8:	8e e9       	ldi	r24, 0x9E	; 158
     7da:	91 e0       	ldi	r25, 0x01	; 1
     7dc:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     7e0:	6c 01       	movw	r12, r24
	menu* highscore_menu = create_menu("Highscore");
     7e2:	8d ea       	ldi	r24, 0xAD	; 173
     7e4:	91 e0       	ldi	r25, 0x01	; 1
     7e6:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     7ea:	7c 01       	movw	r14, r24
	menu* play_usb = create_menu("Control: USB");
     7ec:	87 eb       	ldi	r24, 0xB7	; 183
     7ee:	91 e0       	ldi	r25, 0x01	; 1
     7f0:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     7f4:	8c 01       	movw	r16, r24
	menu* play_ps2 = create_menu("Control: PS2");
     7f6:	84 ec       	ldi	r24, 0xC4	; 196
     7f8:	91 e0       	ldi	r25, 0x01	; 1
     7fa:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     7fe:	9e 87       	std	Y+14, r25	; 0x0e
     800:	8d 87       	std	Y+13, r24	; 0x0d
	menu* usb_easy = create_menu("Easy");
     802:	81 ed       	ldi	r24, 0xD1	; 209
     804:	91 e0       	ldi	r25, 0x01	; 1
     806:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     80a:	3c 01       	movw	r6, r24
	menu* usb_medium = create_menu("Medium");
     80c:	86 ed       	ldi	r24, 0xD6	; 214
     80e:	91 e0       	ldi	r25, 0x01	; 1
     810:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     814:	2c 01       	movw	r4, r24
	menu* usb_hard = create_menu("Hard");
     816:	8d ed       	ldi	r24, 0xDD	; 221
     818:	91 e0       	ldi	r25, 0x01	; 1
     81a:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     81e:	1c 01       	movw	r2, r24
	menu* ps2_easy = create_menu("Easy");
     820:	81 ed       	ldi	r24, 0xD1	; 209
     822:	91 e0       	ldi	r25, 0x01	; 1
     824:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     828:	9a 83       	std	Y+2, r25	; 0x02
     82a:	89 83       	std	Y+1, r24	; 0x01
	menu* ps2_medium = create_menu("Medium");
     82c:	86 ed       	ldi	r24, 0xD6	; 214
     82e:	91 e0       	ldi	r25, 0x01	; 1
     830:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     834:	9c 83       	std	Y+4, r25	; 0x04
     836:	8b 83       	std	Y+3, r24	; 0x03
	menu* ps2_hard = create_menu("Hard");
     838:	8d ed       	ldi	r24, 0xDD	; 221
     83a:	91 e0       	ldi	r25, 0x01	; 1
     83c:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     840:	9e 83       	std	Y+6, r25	; 0x06
     842:	8d 83       	std	Y+5, r24	; 0x05
	menu* highscore_view = create_menu("View");
     844:	82 ee       	ldi	r24, 0xE2	; 226
     846:	91 e0       	ldi	r25, 0x01	; 1
     848:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     84c:	98 87       	std	Y+8, r25	; 0x08
     84e:	8f 83       	std	Y+7, r24	; 0x07
	menu* highscore_reset = create_menu("Reset");
     850:	87 ee       	ldi	r24, 0xE7	; 231
     852:	91 e0       	ldi	r25, 0x01	; 1
     854:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     858:	4c 01       	movw	r8, r24
	menu* reset_yes = create_menu("YES");
     85a:	8d ee       	ldi	r24, 0xED	; 237
     85c:	91 e0       	ldi	r25, 0x01	; 1
     85e:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     862:	9a 87       	std	Y+10, r25	; 0x0a
     864:	89 87       	std	Y+9, r24	; 0x09
	menu* reset_no = create_menu("NO");
     866:	81 ef       	ldi	r24, 0xF1	; 241
     868:	91 e0       	ldi	r25, 0x01	; 1
     86a:	0e 94 81 03 	call	0x702	; 0x702 <create_menu>
     86e:	9c 87       	std	Y+12, r25	; 0x0c
     870:	8b 87       	std	Y+11, r24	; 0x0b
	
	create_submenu(menu_front_page, play);
     872:	b6 01       	movw	r22, r12
     874:	c5 01       	movw	r24, r10
     876:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(menu_front_page, highscore_menu);
     87a:	b7 01       	movw	r22, r14
     87c:	c5 01       	movw	r24, r10
     87e:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(play, play_usb);
     882:	b8 01       	movw	r22, r16
     884:	c6 01       	movw	r24, r12
     886:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(play, play_ps2);
     88a:	6d 85       	ldd	r22, Y+13	; 0x0d
     88c:	7e 85       	ldd	r23, Y+14	; 0x0e
     88e:	c6 01       	movw	r24, r12
     890:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(play_usb, usb_easy);
     894:	b3 01       	movw	r22, r6
     896:	c8 01       	movw	r24, r16
     898:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(play_usb, usb_medium);
     89c:	b2 01       	movw	r22, r4
     89e:	c8 01       	movw	r24, r16
     8a0:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(play_usb, usb_hard);
     8a4:	b1 01       	movw	r22, r2
     8a6:	c8 01       	movw	r24, r16
     8a8:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(play_ps2, ps2_easy);
     8ac:	69 81       	ldd	r22, Y+1	; 0x01
     8ae:	7a 81       	ldd	r23, Y+2	; 0x02
     8b0:	8d 85       	ldd	r24, Y+13	; 0x0d
     8b2:	9e 85       	ldd	r25, Y+14	; 0x0e
     8b4:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(play_ps2, ps2_medium);
     8b8:	6b 81       	ldd	r22, Y+3	; 0x03
     8ba:	7c 81       	ldd	r23, Y+4	; 0x04
     8bc:	8d 85       	ldd	r24, Y+13	; 0x0d
     8be:	9e 85       	ldd	r25, Y+14	; 0x0e
     8c0:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(play_ps2, ps2_hard);
     8c4:	6d 81       	ldd	r22, Y+5	; 0x05
     8c6:	7e 81       	ldd	r23, Y+6	; 0x06
     8c8:	8d 85       	ldd	r24, Y+13	; 0x0d
     8ca:	9e 85       	ldd	r25, Y+14	; 0x0e
     8cc:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(highscore_menu, highscore_view);
     8d0:	6f 81       	ldd	r22, Y+7	; 0x07
     8d2:	78 85       	ldd	r23, Y+8	; 0x08
     8d4:	c7 01       	movw	r24, r14
     8d6:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(highscore_menu, highscore_reset);
     8da:	b4 01       	movw	r22, r8
     8dc:	c7 01       	movw	r24, r14
     8de:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(highscore_reset, reset_yes);
     8e2:	69 85       	ldd	r22, Y+9	; 0x09
     8e4:	7a 85       	ldd	r23, Y+10	; 0x0a
     8e6:	c4 01       	movw	r24, r8
     8e8:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	create_submenu(highscore_reset, reset_no);
     8ec:	6b 85       	ldd	r22, Y+11	; 0x0b
     8ee:	7c 85       	ldd	r23, Y+12	; 0x0c
     8f0:	c4 01       	movw	r24, r8
     8f2:	0e 94 a2 03 	call	0x744	; 0x744 <create_submenu>
	
	oled_reset();
     8f6:	0e 94 70 05 	call	0xae0	; 0xae0 <oled_reset>
	menu_sram_update(display_menu, current_page);
     8fa:	60 91 10 01 	lds	r22, 0x0110
     8fe:	70 91 11 01 	lds	r23, 0x0111
     902:	80 91 3d 03 	lds	r24, 0x033D
     906:	90 91 3e 03 	lds	r25, 0x033E
     90a:	0e 94 43 03 	call	0x686	; 0x686 <menu_sram_update>
	oled_update();
     90e:	0e 94 1e 06 	call	0xc3c	; 0xc3c <oled_update>
	current_menu = display_menu->child;
     912:	e0 91 3d 03 	lds	r30, 0x033D
     916:	f0 91 3e 03 	lds	r31, 0x033E
     91a:	86 81       	ldd	r24, Z+6	; 0x06
     91c:	97 81       	ldd	r25, Z+7	; 0x07
     91e:	90 93 10 03 	sts	0x0310, r25
     922:	80 93 0f 03 	sts	0x030F, r24
}
     926:	2e 96       	adiw	r28, 0x0e	; 14
     928:	0f b6       	in	r0, 0x3f	; 63
     92a:	f8 94       	cli
     92c:	de bf       	out	0x3e, r29	; 62
     92e:	0f be       	out	0x3f, r0	; 63
     930:	cd bf       	out	0x3d, r28	; 61
     932:	df 91       	pop	r29
     934:	cf 91       	pop	r28
     936:	1f 91       	pop	r17
     938:	0f 91       	pop	r16
     93a:	ff 90       	pop	r15
     93c:	ef 90       	pop	r14
     93e:	df 90       	pop	r13
     940:	cf 90       	pop	r12
     942:	bf 90       	pop	r11
     944:	af 90       	pop	r10
     946:	9f 90       	pop	r9
     948:	8f 90       	pop	r8
     94a:	7f 90       	pop	r7
     94c:	6f 90       	pop	r6
     94e:	5f 90       	pop	r5
     950:	4f 90       	pop	r4
     952:	3f 90       	pop	r3
     954:	2f 90       	pop	r2
     956:	08 95       	ret

00000958 <oled_init>:
static uint8_t current_page, current_col;


void oled_init(){
	//  display  off
	*OLED_c = 0xae;
     958:	e0 91 16 01 	lds	r30, 0x0116
     95c:	f0 91 17 01 	lds	r31, 0x0117
     960:	8e ea       	ldi	r24, 0xAE	; 174
     962:	80 83       	st	Z, r24

	//segment  remap
	*OLED_c = 0xa1;	
     964:	e0 91 16 01 	lds	r30, 0x0116
     968:	f0 91 17 01 	lds	r31, 0x0117
     96c:	81 ea       	ldi	r24, 0xA1	; 161
     96e:	80 83       	st	Z, r24

	//common  pads  hardware:  alternative		
	*OLED_c = 0xda;			
     970:	e0 91 16 01 	lds	r30, 0x0116
     974:	f0 91 17 01 	lds	r31, 0x0117
     978:	8a ed       	ldi	r24, 0xDA	; 218
     97a:	80 83       	st	Z, r24
	*OLED_c = 0x12;
     97c:	e0 91 16 01 	lds	r30, 0x0116
     980:	f0 91 17 01 	lds	r31, 0x0117
     984:	82 e1       	ldi	r24, 0x12	; 18
     986:	80 83       	st	Z, r24

	//common output scan direction:com63~com0
	*OLED_c = 0xc8;
     988:	e0 91 16 01 	lds	r30, 0x0116
     98c:	f0 91 17 01 	lds	r31, 0x0117
     990:	88 ec       	ldi	r24, 0xC8	; 200
     992:	80 83       	st	Z, r24

	//multiplex  ration  mode:63
	*OLED_c = 0xa8;
     994:	e0 91 16 01 	lds	r30, 0x0116
     998:	f0 91 17 01 	lds	r31, 0x0117
     99c:	88 ea       	ldi	r24, 0xA8	; 168
     99e:	80 83       	st	Z, r24
	*OLED_c = 0x3f;
     9a0:	e0 91 16 01 	lds	r30, 0x0116
     9a4:	f0 91 17 01 	lds	r31, 0x0117
     9a8:	8f e3       	ldi	r24, 0x3F	; 63
     9aa:	80 83       	st	Z, r24

	//display divide ratio/osc. freq. mode
	*OLED_c = 0xd5;
     9ac:	e0 91 16 01 	lds	r30, 0x0116
     9b0:	f0 91 17 01 	lds	r31, 0x0117
     9b4:	85 ed       	ldi	r24, 0xD5	; 213
     9b6:	80 83       	st	Z, r24
	*OLED_c = 0x80;
     9b8:	e0 91 16 01 	lds	r30, 0x0116
     9bc:	f0 91 17 01 	lds	r31, 0x0117
     9c0:	80 e8       	ldi	r24, 0x80	; 128
     9c2:	80 83       	st	Z, r24

	//contrast  control
	*OLED_c = 0x81;
     9c4:	e0 91 16 01 	lds	r30, 0x0116
     9c8:	f0 91 17 01 	lds	r31, 0x0117
     9cc:	81 e8       	ldi	r24, 0x81	; 129
     9ce:	80 83       	st	Z, r24
	*OLED_c = 0x50;
     9d0:	e0 91 16 01 	lds	r30, 0x0116
     9d4:	f0 91 17 01 	lds	r31, 0x0117
     9d8:	80 e5       	ldi	r24, 0x50	; 80
     9da:	80 83       	st	Z, r24

	//set  pre-charge  period
	*OLED_c = 0xd9;
     9dc:	e0 91 16 01 	lds	r30, 0x0116
     9e0:	f0 91 17 01 	lds	r31, 0x0117
     9e4:	89 ed       	ldi	r24, 0xD9	; 217
     9e6:	80 83       	st	Z, r24
	*OLED_c = 0x21;
     9e8:	e0 91 16 01 	lds	r30, 0x0116
     9ec:	f0 91 17 01 	lds	r31, 0x0117
     9f0:	81 e2       	ldi	r24, 0x21	; 33
     9f2:	80 83       	st	Z, r24

	 //Set  Memory  Addressing  Mode
	*OLED_c = 0x20;
     9f4:	e0 91 16 01 	lds	r30, 0x0116
     9f8:	f0 91 17 01 	lds	r31, 0x0117
     9fc:	80 e2       	ldi	r24, 0x20	; 32
     9fe:	80 83       	st	Z, r24
	*OLED_c = 0x02;
     a00:	e0 91 16 01 	lds	r30, 0x0116
     a04:	f0 91 17 01 	lds	r31, 0x0117
     a08:	82 e0       	ldi	r24, 0x02	; 2
     a0a:	80 83       	st	Z, r24

	//VCOM  deselect  level  mode
	*OLED_c = 0xdb;
     a0c:	e0 91 16 01 	lds	r30, 0x0116
     a10:	f0 91 17 01 	lds	r31, 0x0117
     a14:	8b ed       	ldi	r24, 0xDB	; 219
     a16:	80 83       	st	Z, r24
	*OLED_c = 0x30;
     a18:	e0 91 16 01 	lds	r30, 0x0116
     a1c:	f0 91 17 01 	lds	r31, 0x0117
     a20:	80 e3       	ldi	r24, 0x30	; 48
     a22:	80 83       	st	Z, r24

	//master  configuration
	*OLED_c = 0xad;
     a24:	e0 91 16 01 	lds	r30, 0x0116
     a28:	f0 91 17 01 	lds	r31, 0x0117
     a2c:	8d ea       	ldi	r24, 0xAD	; 173
     a2e:	80 83       	st	Z, r24

	//out follows RAM content 
	*OLED_c = 0x00;
     a30:	e0 91 16 01 	lds	r30, 0x0116
     a34:	f0 91 17 01 	lds	r31, 0x0117
     a38:	10 82       	st	Z, r1
	
	//set  normal  display
	*OLED_c = 0xa4;
     a3a:	e0 91 16 01 	lds	r30, 0x0116
     a3e:	f0 91 17 01 	lds	r31, 0x0117
     a42:	84 ea       	ldi	r24, 0xA4	; 164
     a44:	80 83       	st	Z, r24
	*OLED_c = 0xa6;
     a46:	e0 91 16 01 	lds	r30, 0x0116
     a4a:	f0 91 17 01 	lds	r31, 0x0117
     a4e:	86 ea       	ldi	r24, 0xA6	; 166
     a50:	80 83       	st	Z, r24
	
	//  display  on
	*OLED_c = 0xaf;
     a52:	e0 91 16 01 	lds	r30, 0x0116
     a56:	f0 91 17 01 	lds	r31, 0x0117
     a5a:	8f ea       	ldi	r24, 0xAF	; 175
     a5c:	80 83       	st	Z, r24
     a5e:	08 95       	ret

00000a60 <oled_sram_reset>:
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     a60:	80 e0       	ldi	r24, 0x00	; 0
     a62:	90 e0       	ldi	r25, 0x00	; 0
		SRAM[i] = ' ';
     a64:	20 e2       	ldi	r18, 0x20	; 32
     a66:	e0 91 12 01 	lds	r30, 0x0112
     a6a:	f0 91 13 01 	lds	r31, 0x0113
     a6e:	e8 0f       	add	r30, r24
     a70:	f9 1f       	adc	r31, r25
     a72:	20 83       	st	Z, r18
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     a74:	01 96       	adiw	r24, 0x01	; 1
     a76:	81 15       	cp	r24, r1
     a78:	34 e0       	ldi	r19, 0x04	; 4
     a7a:	93 07       	cpc	r25, r19
     a7c:	a1 f7       	brne	.-24     	; 0xa66 <oled_sram_reset+0x6>
		SRAM[i] = ' ';
	}
}
     a7e:	08 95       	ret

00000a80 <oled_goto_page>:
		}
	}
}

void oled_goto_page(int page){
	*OLED_c = (page | 0xb0);
     a80:	e0 91 16 01 	lds	r30, 0x0116
     a84:	f0 91 17 01 	lds	r31, 0x0117
     a88:	98 2f       	mov	r25, r24
     a8a:	90 6b       	ori	r25, 0xB0	; 176
     a8c:	90 83       	st	Z, r25
	current_page = page;
     a8e:	80 93 12 03 	sts	0x0312, r24
     a92:	08 95       	ret

00000a94 <oled_goto_column>:
}


void oled_goto_column(int column){
	*OLED_c = (column & 0x0f); //clearer de 4 frste bitsene
     a94:	e0 91 16 01 	lds	r30, 0x0116
     a98:	f0 91 17 01 	lds	r31, 0x0117
     a9c:	28 2f       	mov	r18, r24
     a9e:	2f 70       	andi	r18, 0x0F	; 15
     aa0:	20 83       	st	Z, r18
	*OLED_c = ((column & 0xf0) >> 4) | (0x10);
     aa2:	e0 91 16 01 	lds	r30, 0x0116
     aa6:	f0 91 17 01 	lds	r31, 0x0117
     aaa:	9c 01       	movw	r18, r24
     aac:	20 7f       	andi	r18, 0xF0	; 240
     aae:	33 27       	eor	r19, r19
     ab0:	35 95       	asr	r19
     ab2:	27 95       	ror	r18
     ab4:	35 95       	asr	r19
     ab6:	27 95       	ror	r18
     ab8:	35 95       	asr	r19
     aba:	27 95       	ror	r18
     abc:	35 95       	asr	r19
     abe:	27 95       	ror	r18
     ac0:	20 61       	ori	r18, 0x10	; 16
     ac2:	20 83       	st	Z, r18
	current_col = column;
     ac4:	80 93 11 03 	sts	0x0311, r24
     ac8:	08 95       	ret

00000aca <oled_pos>:

int oled_return_page(void){
	return current_page;
}

void oled_pos(int row,int column){
     aca:	cf 93       	push	r28
     acc:	df 93       	push	r29
     ace:	eb 01       	movw	r28, r22
	oled_goto_page(row);
     ad0:	0e 94 40 05 	call	0xa80	; 0xa80 <oled_goto_page>
	oled_goto_column(column);
     ad4:	ce 01       	movw	r24, r28
     ad6:	0e 94 4a 05 	call	0xa94	; 0xa94 <oled_goto_column>
}
     ada:	df 91       	pop	r29
     adc:	cf 91       	pop	r28
     ade:	08 95       	ret

00000ae0 <oled_reset>:
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
		SRAM[i] = ' ';
	}
}
void oled_reset(){
     ae0:	0f 93       	push	r16
     ae2:	1f 93       	push	r17
     ae4:	cf 93       	push	r28
     ae6:	df 93       	push	r29
     ae8:	c0 e0       	ldi	r28, 0x00	; 0
     aea:	d0 e0       	ldi	r29, 0x00	; 0
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
     aec:	00 e8       	ldi	r16, 0x80	; 128
     aee:	10 e0       	ldi	r17, 0x00	; 0
     af0:	60 e0       	ldi	r22, 0x00	; 0
     af2:	70 e0       	ldi	r23, 0x00	; 0
     af4:	ce 01       	movw	r24, r28
     af6:	0e 94 65 05 	call	0xaca	; 0xaca <oled_pos>
     afa:	20 2f       	mov	r18, r16
     afc:	31 2f       	mov	r19, r17
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
     afe:	e0 91 14 01 	lds	r30, 0x0114
     b02:	f0 91 15 01 	lds	r31, 0x0115
     b06:	10 82       	st	Z, r1
     b08:	21 50       	subi	r18, 0x01	; 1
     b0a:	31 09       	sbc	r19, r1
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
     b0c:	21 15       	cp	r18, r1
     b0e:	31 05       	cpc	r19, r1
     b10:	b1 f7       	brne	.-20     	; 0xafe <oled_reset+0x1e>
     b12:	21 96       	adiw	r28, 0x01	; 1
		SRAM[i] = ' ';
	}
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
     b14:	c8 30       	cpi	r28, 0x08	; 8
     b16:	d1 05       	cpc	r29, r1
     b18:	59 f7       	brne	.-42     	; 0xaf0 <oled_reset+0x10>
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
		}
	}
}
     b1a:	df 91       	pop	r29
     b1c:	cf 91       	pop	r28
     b1e:	1f 91       	pop	r17
     b20:	0f 91       	pop	r16
     b22:	08 95       	ret

00000b24 <oled_home>:
	oled_goto_column(column);
}


void oled_home(){
	oled_pos(0,0);
     b24:	60 e0       	ldi	r22, 0x00	; 0
     b26:	70 e0       	ldi	r23, 0x00	; 0
     b28:	80 e0       	ldi	r24, 0x00	; 0
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	0e 94 65 05 	call	0xaca	; 0xaca <oled_pos>
     b30:	08 95       	ret

00000b32 <oled_fill_square>:
		*OLED_d = 0xff;
	}
}

void oled_fill_square(uint8_t page, uint8_t col){
	oled_pos(page, col);
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	90 e0       	ldi	r25, 0x00	; 0
     b36:	0e 94 65 05 	call	0xaca	; 0xaca <oled_pos>
     b3a:	87 e0       	ldi	r24, 0x07	; 7
     b3c:	90 e0       	ldi	r25, 0x00	; 0
	for (uint16_t i = 0 ; i < 7; i++){
		*OLED_d = 0xff;		
     b3e:	2f ef       	ldi	r18, 0xFF	; 255
     b40:	e0 91 14 01 	lds	r30, 0x0114
     b44:	f0 91 15 01 	lds	r31, 0x0115
     b48:	20 83       	st	Z, r18
     b4a:	01 97       	sbiw	r24, 0x01	; 1
	}
}

void oled_fill_square(uint8_t page, uint8_t col){
	oled_pos(page, col);
	for (uint16_t i = 0 ; i < 7; i++){
     b4c:	00 97       	sbiw	r24, 0x00	; 0
     b4e:	c1 f7       	brne	.-16     	; 0xb40 <oled_fill_square+0xe>
		*OLED_d = 0xff;		
	}
}
     b50:	08 95       	ret

00000b52 <oled_print_char>:

void oled_print_char(char c){
     b52:	28 e0       	ldi	r18, 0x08	; 8
     b54:	82 9f       	mul	r24, r18
     b56:	c0 01       	movw	r24, r0
     b58:	11 24       	eor	r1, r1
     b5a:	fc 01       	movw	r30, r24
     b5c:	e0 59       	subi	r30, 0x90	; 144
     b5e:	f0 40       	sbci	r31, 0x00	; 0
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     b60:	80 e0       	ldi	r24, 0x00	; 0
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
     b62:	a0 91 14 01 	lds	r26, 0x0114
     b66:	b0 91 15 01 	lds	r27, 0x0115
     b6a:	94 91       	lpm	r25, Z
     b6c:	9c 93       	st	X, r25
		*OLED_d = 0xff;		
	}
}

void oled_print_char(char c){
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     b6e:	8f 5f       	subi	r24, 0xFF	; 255
     b70:	31 96       	adiw	r30, 0x01	; 1
     b72:	88 30       	cpi	r24, 0x08	; 8
     b74:	b1 f7       	brne	.-20     	; 0xb62 <oled_print_char+0x10>
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}
     b76:	08 95       	ret

00000b78 <oled_sram_string>:
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}

void oled_sram_string(char* string, int page, int start_col){
     b78:	0f 93       	push	r16
     b7a:	1f 93       	push	r17
     b7c:	cf 93       	push	r28
     b7e:	df 93       	push	r29
     b80:	dc 01       	movw	r26, r24
	int col = start_col;
     b82:	9a 01       	movw	r18, r20
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     b84:	c0 e0       	ldi	r28, 0x00	; 0
		if (i+start_col == 16){
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
     b86:	14 2f       	mov	r17, r20
     b88:	d5 2f       	mov	r29, r21
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     b8a:	29 c0       	rjmp	.+82     	; 0xbde <oled_sram_string+0x66>
		if (i+start_col == 16){
     b8c:	fa 01       	movw	r30, r20
     b8e:	ec 0f       	add	r30, r28
     b90:	f1 1d       	adc	r31, r1
     b92:	70 97       	sbiw	r30, 0x10	; 16
     b94:	71 f4       	brne	.+28     	; 0xbb2 <oled_sram_string+0x3a>
			//16 char per column, linjeskift
			page = (page+1)%8;
     b96:	6f 5f       	subi	r22, 0xFF	; 255
     b98:	7f 4f       	sbci	r23, 0xFF	; 255
     b9a:	67 70       	andi	r22, 0x07	; 7
     b9c:	70 78       	andi	r23, 0x80	; 128
     b9e:	77 23       	and	r23, r23
     ba0:	34 f4       	brge	.+12     	; 0xbae <oled_sram_string+0x36>
     ba2:	61 50       	subi	r22, 0x01	; 1
     ba4:	71 09       	sbc	r23, r1
     ba6:	68 6f       	ori	r22, 0xF8	; 248
     ba8:	7f 6f       	ori	r23, 0xFF	; 255
     baa:	6f 5f       	subi	r22, 0xFF	; 255
     bac:	7f 4f       	sbci	r23, 0xFF	; 255
			col = start_col;
     bae:	21 2f       	mov	r18, r17
     bb0:	3d 2f       	mov	r19, r29
		}
		oled_sram_char(string[i], page, col);
     bb2:	fd 01       	movw	r30, r26
     bb4:	e8 0f       	add	r30, r24
     bb6:	f9 1f       	adc	r31, r25
     bb8:	00 81       	ld	r16, Z
	}
}


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     bba:	fb 01       	movw	r30, r22
     bbc:	f6 95       	lsr	r31
     bbe:	fe 2f       	mov	r31, r30
     bc0:	ee 27       	eor	r30, r30
     bc2:	f7 95       	ror	r31
     bc4:	e7 95       	ror	r30
     bc6:	e2 0f       	add	r30, r18
     bc8:	f3 1f       	adc	r31, r19
     bca:	80 91 12 01 	lds	r24, 0x0112
     bce:	90 91 13 01 	lds	r25, 0x0113
     bd2:	e8 0f       	add	r30, r24
     bd4:	f9 1f       	adc	r31, r25
     bd6:	00 83       	st	Z, r16
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
     bd8:	2f 5f       	subi	r18, 0xFF	; 255
     bda:	3f 4f       	sbci	r19, 0xFF	; 255
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     bdc:	cf 5f       	subi	r28, 0xFF	; 255
     bde:	8c 2f       	mov	r24, r28
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	fd 01       	movw	r30, r26
     be4:	01 90       	ld	r0, Z+
     be6:	00 20       	and	r0, r0
     be8:	e9 f7       	brne	.-6      	; 0xbe4 <oled_sram_string+0x6c>
     bea:	31 97       	sbiw	r30, 0x01	; 1
     bec:	ea 1b       	sub	r30, r26
     bee:	fb 0b       	sbc	r31, r27
     bf0:	8e 17       	cp	r24, r30
     bf2:	9f 07       	cpc	r25, r31
     bf4:	58 f2       	brcs	.-106    	; 0xb8c <oled_sram_string+0x14>
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
	}
}
     bf6:	df 91       	pop	r29
     bf8:	cf 91       	pop	r28
     bfa:	1f 91       	pop	r17
     bfc:	0f 91       	pop	r16
     bfe:	08 95       	ret

00000c00 <oled_sram_char>:


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     c00:	76 95       	lsr	r23
     c02:	76 2f       	mov	r23, r22
     c04:	66 27       	eor	r22, r22
     c06:	77 95       	ror	r23
     c08:	67 95       	ror	r22
     c0a:	64 0f       	add	r22, r20
     c0c:	75 1f       	adc	r23, r21
     c0e:	e0 91 12 01 	lds	r30, 0x0112
     c12:	f0 91 13 01 	lds	r31, 0x0113
     c16:	e6 0f       	add	r30, r22
     c18:	f7 1f       	adc	r31, r23
     c1a:	80 83       	st	Z, r24
     c1c:	08 95       	ret

00000c1e <oled_read_SRAM>:
}


char oled_read_SRAM(int page, int col){
	return SRAM[128 * page + col];
     c1e:	96 95       	lsr	r25
     c20:	98 2f       	mov	r25, r24
     c22:	88 27       	eor	r24, r24
     c24:	97 95       	ror	r25
     c26:	87 95       	ror	r24
     c28:	68 0f       	add	r22, r24
     c2a:	79 1f       	adc	r23, r25
     c2c:	e0 91 12 01 	lds	r30, 0x0112
     c30:	f0 91 13 01 	lds	r31, 0x0113
     c34:	e6 0f       	add	r30, r22
     c36:	f7 1f       	adc	r31, r23
     c38:	80 81       	ld	r24, Z
}
     c3a:	08 95       	ret

00000c3c <oled_update>:
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}


void oled_update(){
     c3c:	0f 93       	push	r16
     c3e:	1f 93       	push	r17
     c40:	cf 93       	push	r28
     c42:	df 93       	push	r29
	oled_reset();
     c44:	0e 94 70 05 	call	0xae0	; 0xae0 <oled_reset>
	oled_home();
     c48:	0e 94 92 05 	call	0xb24	; 0xb24 <oled_home>
	for(int i = 0; i<8; i++){
     c4c:	00 e0       	ldi	r16, 0x00	; 0
     c4e:	10 e0       	ldi	r17, 0x00	; 0
		oled_pos(i,0);
     c50:	60 e0       	ldi	r22, 0x00	; 0
     c52:	70 e0       	ldi	r23, 0x00	; 0
     c54:	c8 01       	movw	r24, r16
     c56:	0e 94 65 05 	call	0xaca	; 0xaca <oled_pos>
		for(int j = 0; j < 16; j++){
     c5a:	c0 e0       	ldi	r28, 0x00	; 0
     c5c:	d0 e0       	ldi	r29, 0x00	; 0
			oled_print_char(oled_read_SRAM(i, j)); 
     c5e:	be 01       	movw	r22, r28
     c60:	c8 01       	movw	r24, r16
     c62:	0e 94 0f 06 	call	0xc1e	; 0xc1e <oled_read_SRAM>
     c66:	0e 94 a9 05 	call	0xb52	; 0xb52 <oled_print_char>
void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
     c6a:	21 96       	adiw	r28, 0x01	; 1
     c6c:	c0 31       	cpi	r28, 0x10	; 16
     c6e:	d1 05       	cpc	r29, r1
     c70:	b1 f7       	brne	.-20     	; 0xc5e <oled_update+0x22>


void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
     c72:	0f 5f       	subi	r16, 0xFF	; 255
     c74:	1f 4f       	sbci	r17, 0xFF	; 255
     c76:	08 30       	cpi	r16, 0x08	; 8
     c78:	11 05       	cpc	r17, r1
     c7a:	51 f7       	brne	.-44     	; 0xc50 <oled_update+0x14>
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}
     c7c:	df 91       	pop	r29
     c7e:	cf 91       	pop	r28
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	08 95       	ret

00000c86 <oled_loading_game>:

char oled_read_SRAM(int page, int col){
	return SRAM[128 * page + col];
}

void oled_loading_game(){
     c86:	1f 93       	push	r17
     c88:	cf 93       	push	r28
     c8a:	df 93       	push	r29
	oled_sram_reset();
     c8c:	0e 94 30 05 	call	0xa60	; 0xa60 <oled_sram_reset>
	
	oled_sram_string("LOADING ", 0, 0);
     c90:	40 e0       	ldi	r20, 0x00	; 0
     c92:	50 e0       	ldi	r21, 0x00	; 0
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	8e e1       	ldi	r24, 0x1E	; 30
     c9a:	92 e0       	ldi	r25, 0x02	; 2
     c9c:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
	oled_sram_string("________",2,4); 
     ca0:	44 e0       	ldi	r20, 0x04	; 4
     ca2:	50 e0       	ldi	r21, 0x00	; 0
     ca4:	62 e0       	ldi	r22, 0x02	; 2
     ca6:	70 e0       	ldi	r23, 0x00	; 0
     ca8:	87 e2       	ldi	r24, 0x27	; 39
     caa:	92 e0       	ldi	r25, 0x02	; 2
     cac:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
	oled_sram_string("|", 3,3); 
     cb0:	43 e0       	ldi	r20, 0x03	; 3
     cb2:	50 e0       	ldi	r21, 0x00	; 0
     cb4:	63 e0       	ldi	r22, 0x03	; 3
     cb6:	70 e0       	ldi	r23, 0x00	; 0
     cb8:	80 e3       	ldi	r24, 0x30	; 48
     cba:	92 e0       	ldi	r25, 0x02	; 2
     cbc:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
	oled_sram_string("|", 4,3);
     cc0:	43 e0       	ldi	r20, 0x03	; 3
     cc2:	50 e0       	ldi	r21, 0x00	; 0
     cc4:	64 e0       	ldi	r22, 0x04	; 4
     cc6:	70 e0       	ldi	r23, 0x00	; 0
     cc8:	80 e3       	ldi	r24, 0x30	; 48
     cca:	92 e0       	ldi	r25, 0x02	; 2
     ccc:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
	oled_sram_string("|", 3,12);
     cd0:	4c e0       	ldi	r20, 0x0C	; 12
     cd2:	50 e0       	ldi	r21, 0x00	; 0
     cd4:	63 e0       	ldi	r22, 0x03	; 3
     cd6:	70 e0       	ldi	r23, 0x00	; 0
     cd8:	80 e3       	ldi	r24, 0x30	; 48
     cda:	92 e0       	ldi	r25, 0x02	; 2
     cdc:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
	oled_sram_string("|", 4,12);
     ce0:	4c e0       	ldi	r20, 0x0C	; 12
     ce2:	50 e0       	ldi	r21, 0x00	; 0
     ce4:	64 e0       	ldi	r22, 0x04	; 4
     ce6:	70 e0       	ldi	r23, 0x00	; 0
     ce8:	80 e3       	ldi	r24, 0x30	; 48
     cea:	92 e0       	ldi	r25, 0x02	; 2
     cec:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
	oled_sram_string("________",4,4); 
     cf0:	44 e0       	ldi	r20, 0x04	; 4
     cf2:	50 e0       	ldi	r21, 0x00	; 0
     cf4:	64 e0       	ldi	r22, 0x04	; 4
     cf6:	70 e0       	ldi	r23, 0x00	; 0
     cf8:	87 e2       	ldi	r24, 0x27	; 39
     cfa:	92 e0       	ldi	r25, 0x02	; 2
     cfc:	0e 94 bc 05 	call	0xb78	; 0xb78 <oled_sram_string>
	
	int j = 6*9+1; 
	oled_update();
     d00:	0e 94 1e 06 	call	0xc3c	; 0xc3c <oled_update>
     d04:	c8 eb       	ldi	r28, 0xB8	; 184
     d06:	d1 e0       	ldi	r29, 0x01	; 1
     d08:	1c 2f       	mov	r17, r28
     d0a:	18 59       	subi	r17, 0x98	; 152
	

	for(int i = 4; i < 12; i++){
		
		oled_fill_square(3,i*8);
     d0c:	61 2f       	mov	r22, r17
     d0e:	83 e0       	ldi	r24, 0x03	; 3
     d10:	0e 94 99 05 	call	0xb32	; 0xb32 <oled_fill_square>
		oled_fill_square(4,i*8);
     d14:	61 2f       	mov	r22, r17
     d16:	84 e0       	ldi	r24, 0x04	; 4
     d18:	0e 94 99 05 	call	0xb32	; 0xb32 <oled_fill_square>
		oled_pos(0,(j++*8));
     d1c:	be 01       	movw	r22, r28
     d1e:	80 e0       	ldi	r24, 0x00	; 0
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	0e 94 65 05 	call	0xaca	; 0xaca <oled_pos>
		oled_print_char('.');
     d26:	8e e2       	ldi	r24, 0x2E	; 46
     d28:	0e 94 a9 05 	call	0xb52	; 0xb52 <oled_print_char>
     d2c:	2f ef       	ldi	r18, 0xFF	; 255
     d2e:	8f e7       	ldi	r24, 0x7F	; 127
     d30:	94 e0       	ldi	r25, 0x04	; 4
     d32:	21 50       	subi	r18, 0x01	; 1
     d34:	80 40       	sbci	r24, 0x00	; 0
     d36:	90 40       	sbci	r25, 0x00	; 0
     d38:	e1 f7       	brne	.-8      	; 0xd32 <oled_loading_game+0xac>
     d3a:	00 c0       	rjmp	.+0      	; 0xd3c <oled_loading_game+0xb6>
     d3c:	00 00       	nop
     d3e:	28 96       	adiw	r28, 0x08	; 8
	
	int j = 6*9+1; 
	oled_update();
	

	for(int i = 4; i < 12; i++){
     d40:	c8 3f       	cpi	r28, 0xF8	; 248
     d42:	21 e0       	ldi	r18, 0x01	; 1
     d44:	d2 07       	cpc	r29, r18
     d46:	01 f7       	brne	.-64     	; 0xd08 <oled_loading_game+0x82>
		oled_pos(0,(j++*8));
		oled_print_char('.');
		_delay_ms(300);
		
	}
	oled_update();
     d48:	0e 94 1e 06 	call	0xc3c	; 0xc3c <oled_update>
	
} 
     d4c:	df 91       	pop	r29
     d4e:	cf 91       	pop	r28
     d50:	1f 91       	pop	r17
     d52:	08 95       	ret

00000d54 <ps2_send_cmd>:
    SPI_deactivate_SS_PS2(); // Attention off
}

// A general function for sending commands to the ps2 controller via SPI
void ps2_send_cmd(const uint8_t *cmd, uint8_t length)
{
     d54:	cf 92       	push	r12
     d56:	df 92       	push	r13
     d58:	ef 92       	push	r14
     d5a:	ff 92       	push	r15
     d5c:	0f 93       	push	r16
     d5e:	1f 93       	push	r17
     d60:	cf 93       	push	r28
     d62:	df 93       	push	r29
     d64:	ec 01       	movw	r28, r24
     d66:	16 2f       	mov	r17, r22
    uint8_t i = 0;
    SPI_activate_SS_PS2();
     d68:	0e 94 41 07 	call	0xe82	; 0xe82 <SPI_activate_SS_PS2>
    for(i=0; i<length; i++){
     d6c:	11 23       	and	r17, r17
     d6e:	a9 f0       	breq	.+42     	; 0xd9a <ps2_send_cmd+0x46>
     d70:	6e 01       	movw	r12, r28
     d72:	7e 01       	movw	r14, r28
     d74:	8f ef       	ldi	r24, 0xFF	; 255
     d76:	e8 1a       	sub	r14, r24
     d78:	f8 0a       	sbc	r15, r24
     d7a:	11 50       	subi	r17, 0x01	; 1
     d7c:	e1 0e       	add	r14, r17
     d7e:	f1 1c       	adc	r15, r1
     d80:	8e 01       	movw	r16, r28
     d82:	0c 19       	sub	r16, r12
     d84:	1d 09       	sbc	r17, r13
		 rx_buffer[i] = SPI_read_write_PS2(cmd[i]);
     d86:	89 91       	ld	r24, Y+
     d88:	0e 94 35 07 	call	0xe6a	; 0xe6a <SPI_read_write_PS2>
     d8c:	f8 01       	movw	r30, r16
     d8e:	e9 5d       	subi	r30, 0xD9	; 217
     d90:	fc 4f       	sbci	r31, 0xFC	; 252
     d92:	80 83       	st	Z, r24
// A general function for sending commands to the ps2 controller via SPI
void ps2_send_cmd(const uint8_t *cmd, uint8_t length)
{
    uint8_t i = 0;
    SPI_activate_SS_PS2();
    for(i=0; i<length; i++){
     d94:	ce 15       	cp	r28, r14
     d96:	df 05       	cpc	r29, r15
     d98:	99 f7       	brne	.-26     	; 0xd80 <ps2_send_cmd+0x2c>
		 rx_buffer[i] = SPI_read_write_PS2(cmd[i]);
	}
    SPI_deactivate_SS_PS2();    
     d9a:	0e 94 44 07 	call	0xe88	; 0xe88 <SPI_deactivate_SS_PS2>
}
     d9e:	df 91       	pop	r29
     da0:	cf 91       	pop	r28
     da2:	1f 91       	pop	r17
     da4:	0f 91       	pop	r16
     da6:	ff 90       	pop	r15
     da8:	ef 90       	pop	r14
     daa:	df 90       	pop	r13
     dac:	cf 90       	pop	r12
     dae:	08 95       	ret

00000db0 <ps2_configmode>:

// Go into configuration mode to adjust the settings
void ps2_configmode()
{
    ps2_send_cmd(PS2_CONFIGMODE, 5);
     db0:	65 e0       	ldi	r22, 0x05	; 5
     db2:	84 ec       	ldi	r24, 0xC4	; 196
     db4:	92 e0       	ldi	r25, 0x02	; 2
     db6:	0e 94 aa 06 	call	0xd54	; 0xd54 <ps2_send_cmd>
     dba:	08 95       	ret

00000dbc <ps2_analogmode>:
}

// Force analog mode to enable pressure values
void ps2_analogmode()
{
    ps2_send_cmd(PS2_ANALOGMODE, 9);
     dbc:	69 e0       	ldi	r22, 0x09	; 9
     dbe:	8b eb       	ldi	r24, 0xBB	; 187
     dc0:	92 e0       	ldi	r25, 0x02	; 2
     dc2:	0e 94 aa 06 	call	0xd54	; 0xd54 <ps2_send_cmd>
     dc6:	08 95       	ret

00000dc8 <ps2_setupmotor>:
}

// Enable the internal vibration motors
void ps2_setupmotor()
{
    ps2_send_cmd(PS2_SETUPMOTOR, 9);
     dc8:	69 e0       	ldi	r22, 0x09	; 9
     dca:	82 eb       	ldi	r24, 0xB2	; 178
     dcc:	92 e0       	ldi	r25, 0x02	; 2
     dce:	0e 94 aa 06 	call	0xd54	; 0xd54 <ps2_send_cmd>
     dd2:	08 95       	ret

00000dd4 <ps2_returnpres>:
}

// Ask to get the pressure values as well
void ps2_returnpres()
{
    ps2_send_cmd(PS2_RETURNPRES, 9);
     dd4:	69 e0       	ldi	r22, 0x09	; 9
     dd6:	89 ea       	ldi	r24, 0xA9	; 169
     dd8:	92 e0       	ldi	r25, 0x02	; 2
     dda:	0e 94 aa 06 	call	0xd54	; 0xd54 <ps2_send_cmd>
     dde:	08 95       	ret

00000de0 <ps2_exitconfig>:
}

// Exit configuration mode
void ps2_exitconfig()
{
    ps2_send_cmd(PS2_EXITCONFIG, 9);
     de0:	69 e0       	ldi	r22, 0x09	; 9
     de2:	80 ea       	ldi	r24, 0xA0	; 160
     de4:	92 e0       	ldi	r25, 0x02	; 2
     de6:	0e 94 aa 06 	call	0xd54	; 0xd54 <ps2_send_cmd>
     dea:	08 95       	ret

00000dec <ps2_init>:
     dec:	8f ef       	ldi	r24, 0xFF	; 255
     dee:	9f e2       	ldi	r25, 0x2F	; 47
     df0:	01 97       	sbiw	r24, 0x01	; 1
     df2:	f1 f7       	brne	.-4      	; 0xdf0 <ps2_init+0x4>
     df4:	00 c0       	rjmp	.+0      	; 0xdf6 <ps2_init+0xa>
     df6:	00 00       	nop
	uint8_t d = 0x00;
	// Attention pin idle high
	_delay_ms(10);
	
	// Configure controller to send everything
	ps2_configmode();
     df8:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <ps2_configmode>
     dfc:	9f ef       	ldi	r25, 0xFF	; 255
     dfe:	2f eb       	ldi	r18, 0xBF	; 191
     e00:	83 e0       	ldi	r24, 0x03	; 3
     e02:	91 50       	subi	r25, 0x01	; 1
     e04:	20 40       	sbci	r18, 0x00	; 0
     e06:	80 40       	sbci	r24, 0x00	; 0
     e08:	e1 f7       	brne	.-8      	; 0xe02 <ps2_init+0x16>
     e0a:	00 c0       	rjmp	.+0      	; 0xe0c <ps2_init+0x20>
     e0c:	00 00       	nop
	_delay_ms(250);
	ps2_analogmode();
     e0e:	0e 94 de 06 	call	0xdbc	; 0xdbc <ps2_analogmode>
     e12:	9f ef       	ldi	r25, 0xFF	; 255
     e14:	2f eb       	ldi	r18, 0xBF	; 191
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	91 50       	subi	r25, 0x01	; 1
     e1a:	20 40       	sbci	r18, 0x00	; 0
     e1c:	80 40       	sbci	r24, 0x00	; 0
     e1e:	e1 f7       	brne	.-8      	; 0xe18 <ps2_init+0x2c>
     e20:	00 c0       	rjmp	.+0      	; 0xe22 <ps2_init+0x36>
     e22:	00 00       	nop
	_delay_ms(250);
	ps2_setupmotor();
     e24:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <ps2_setupmotor>
     e28:	9f ef       	ldi	r25, 0xFF	; 255
     e2a:	2f eb       	ldi	r18, 0xBF	; 191
     e2c:	83 e0       	ldi	r24, 0x03	; 3
     e2e:	91 50       	subi	r25, 0x01	; 1
     e30:	20 40       	sbci	r18, 0x00	; 0
     e32:	80 40       	sbci	r24, 0x00	; 0
     e34:	e1 f7       	brne	.-8      	; 0xe2e <ps2_init+0x42>
     e36:	00 c0       	rjmp	.+0      	; 0xe38 <ps2_init+0x4c>
     e38:	00 00       	nop
	_delay_ms(250);
	ps2_returnpres();
     e3a:	0e 94 ea 06 	call	0xdd4	; 0xdd4 <ps2_returnpres>
     e3e:	9f ef       	ldi	r25, 0xFF	; 255
     e40:	2f eb       	ldi	r18, 0xBF	; 191
     e42:	83 e0       	ldi	r24, 0x03	; 3
     e44:	91 50       	subi	r25, 0x01	; 1
     e46:	20 40       	sbci	r18, 0x00	; 0
     e48:	80 40       	sbci	r24, 0x00	; 0
     e4a:	e1 f7       	brne	.-8      	; 0xe44 <ps2_init+0x58>
     e4c:	00 c0       	rjmp	.+0      	; 0xe4e <ps2_init+0x62>
     e4e:	00 00       	nop
	_delay_ms(250);
	ps2_exitconfig();
     e50:	0e 94 f0 06 	call	0xde0	; 0xde0 <ps2_exitconfig>
	
	SPI_deactivate_SS_PS2();
     e54:	0e 94 44 07 	call	0xe88	; 0xe88 <SPI_deactivate_SS_PS2>
     e58:	08 95       	ret

00000e5a <SPI_read_write>:



uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     e5a:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     e5c:	77 9b       	sbis	0x0e, 7	; 14
     e5e:	fe cf       	rjmp	.-4      	; 0xe5c <SPI_read_write+0x2>
     e60:	84 ea       	ldi	r24, 0xA4	; 164
     e62:	8a 95       	dec	r24
     e64:	f1 f7       	brne	.-4      	; 0xe62 <SPI_read_write+0x8>
	_delay_ms(0.1);
	return SPDR;
     e66:	8f b1       	in	r24, 0x0f	; 15
}
     e68:	08 95       	ret

00000e6a <SPI_read_write_PS2>:

uint8_t SPI_read_write_PS2(char cData){
	/* Start transmission */
	SPDR = cData;
     e6a:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set.
     e6c:	77 9b       	sbis	0x0e, 7	; 14
     e6e:	fe cf       	rjmp	.-4      	; 0xe6c <SPI_read_write_PS2+0x2>
     e70:	84 ea       	ldi	r24, 0xA4	; 164
     e72:	8a 95       	dec	r24
     e74:	f1 f7       	brne	.-4      	; 0xe72 <SPI_read_write_PS2+0x8>
	_delay_ms(0.1);
	return SPDR;
     e76:	8f b1       	in	r24, 0x0f	; 15
}
     e78:	08 95       	ret

00000e7a <SPI_activate_SS>:


void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     e7a:	c4 98       	cbi	0x18, 4	; 24
     e7c:	08 95       	ret

00000e7e <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     e7e:	c4 9a       	sbi	0x18, 4	; 24
     e80:	08 95       	ret

00000e82 <SPI_activate_SS_PS2>:
}

void SPI_activate_SS_PS2(){
	//Data order LSB transmitted first
	set_bit(SPCR, DORD);
     e82:	6d 9a       	sbi	0x0d, 5	; 13
	
	clr_bit(PORTB, PB3);
     e84:	c3 98       	cbi	0x18, 3	; 24
     e86:	08 95       	ret

00000e88 <SPI_deactivate_SS_PS2>:
}

void SPI_deactivate_SS_PS2(){
	set_bit(PORTB, PB3);
     e88:	c3 9a       	sbi	0x18, 3	; 24
	
	//Data order MSB transmitted first
	clr_bit(SPCR, DORD);
     e8a:	6d 98       	cbi	0x0d, 5	; 13
     e8c:	08 95       	ret

00000e8e <SPI_init_ps2>:



void SPI_init_ps2(void){
	//SPI enable
	set_bit(SPCR, SPE); 
     e8e:	6e 9a       	sbi	0x0d, 6	; 13
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     e90:	6c 9a       	sbi	0x0d, 4	; 13
	
	//Clock frequency to f_OSC/32
	set_bit(SPCR, SPR1);
     e92:	69 9a       	sbi	0x0d, 1	; 13
	set_bit(SPSR, SPI2X);
     e94:	70 9a       	sbi	0x0e, 0	; 14
	
	//set SPI clock rate = Fosc/2
	//set_bit(SPSR, SPI2X);
	
	////Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     e96:	6b 9a       	sbi	0x0d, 3	; 13
	////Clock phase transmit
	set_bit(SPCR, CPHA);
     e98:	6a 9a       	sbi	0x0d, 2	; 13
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     e9a:	bd 9a       	sbi	0x17, 5	; 23
	set_bit(DDRB, SCK);
     e9c:	bf 9a       	sbi	0x17, 7	; 23
	set_bit(DDRB, SS);  //til CAN
     e9e:	bc 9a       	sbi	0x17, 4	; 23
	set_bit(DDRB, PB3); //ATT
     ea0:	bb 9a       	sbi	0x17, 3	; 23
	
	
	
	SPI_deactivate_SS_PS2();
     ea2:	0e 94 44 07 	call	0xe88	; 0xe88 <SPI_deactivate_SS_PS2>
	SPI_deactivate_SS();
     ea6:	0e 94 3f 07 	call	0xe7e	; 0xe7e <SPI_deactivate_SS>
     eaa:	08 95       	ret

00000eac <register_init>:
#define REGISTER_INIT_H_
void register_init(void);

void register_init(void){
	//enabler externt minne i MCU
	set_bit(MCUCR, SRE);
     eac:	85 b7       	in	r24, 0x35	; 53
     eae:	80 68       	ori	r24, 0x80	; 128
     eb0:	85 bf       	out	0x35, r24	; 53
	set_bit(SFIOR, XMM2);
     eb2:	80 b7       	in	r24, 0x30	; 48
     eb4:	80 62       	ori	r24, 0x20	; 32
     eb6:	80 bf       	out	0x30, r24	; 48

	//enable interrupts in MCU
	clr_bit(MCUCR,ISC00);
     eb8:	85 b7       	in	r24, 0x35	; 53
     eba:	8e 7f       	andi	r24, 0xFE	; 254
     ebc:	85 bf       	out	0x35, r24	; 53
	set_bit(MCUCR,ISC01);
     ebe:	85 b7       	in	r24, 0x35	; 53
     ec0:	82 60       	ori	r24, 0x02	; 2
     ec2:	85 bf       	out	0x35, r24	; 53
	set_bit(GICR,INT0);
     ec4:	8b b7       	in	r24, 0x3b	; 59
     ec6:	80 64       	ori	r24, 0x40	; 64
     ec8:	8b bf       	out	0x3b, r24	; 59
	
	
	clr_bit(DDRD, DDD2);
     eca:	8a 98       	cbi	0x11, 2	; 17
	
	//Set timer/counter1 interrupt
	//Normal mode
	clr_bit(TCCR1A, WGM11);
     ecc:	8f b5       	in	r24, 0x2f	; 47
     ece:	8d 7f       	andi	r24, 0xFD	; 253
     ed0:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR1A, WGM10);
     ed2:	8f b5       	in	r24, 0x2f	; 47
     ed4:	8e 7f       	andi	r24, 0xFE	; 254
     ed6:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR3A, WGM31);
     ed8:	eb e8       	ldi	r30, 0x8B	; 139
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	8d 7f       	andi	r24, 0xFD	; 253
     ee0:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     ee2:	80 81       	ld	r24, Z
     ee4:	8e 7f       	andi	r24, 0xFE	; 254
     ee6:	80 83       	st	Z, r24
	
	//Timer 1: Prescaler Fosc/1024
	//Used to count score
	set_bit(TCCR1B, CS11);
     ee8:	8e b5       	in	r24, 0x2e	; 46
     eea:	82 60       	ori	r24, 0x02	; 2
     eec:	8e bd       	out	0x2e, r24	; 46
	set_bit(TCCR1B, CS10);
     eee:	8e b5       	in	r24, 0x2e	; 46
     ef0:	81 60       	ori	r24, 0x01	; 1
     ef2:	8e bd       	out	0x2e, r24	; 46
	
	
	//Timer 2: Precale Fosc/8
	//Used to send CAN msg
	set_bit(TCCR3B, CS31);
     ef4:	ea e8       	ldi	r30, 0x8A	; 138
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	80 81       	ld	r24, Z
     efa:	82 60       	ori	r24, 0x02	; 2
     efc:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK, TOIE1);
     efe:	89 b7       	in	r24, 0x39	; 57
     f00:	80 68       	ori	r24, 0x80	; 128
     f02:	89 bf       	out	0x39, r24	; 57
	
	set_bit(ETIMSK, TOIE3);		//Enable Can_send interrupt
     f04:	ed e7       	ldi	r30, 0x7D	; 125
     f06:	f0 e0       	ldi	r31, 0x00	; 0
     f08:	80 81       	ld	r24, Z
     f0a:	84 60       	ori	r24, 0x04	; 4
     f0c:	80 83       	st	Z, r24
     f0e:	08 95       	ret

00000f10 <main>:


int main(void) {
	
	// Disable global interrupts
	cli();
     f10:	f8 94       	cli
	UART_init(31);
     f12:	8f e1       	ldi	r24, 0x1F	; 31
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	0e 94 33 03 	call	0x666	; 0x666 <UART_init>
	register_init();
     f1a:	0e 94 56 07 	call	0xeac	; 0xeac <register_init>
	oled_init();
     f1e:	0e 94 ac 04 	call	0x958	; 0x958 <oled_init>
	ADC_init();
     f22:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <ADC_init>
	CAN_init();
     f26:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <CAN_init>
	ps2_init();
     f2a:	0e 94 f6 06 	call	0xdec	; 0xdec <ps2_init>
	//Enable global interrupts
	sei();
     f2e:	78 94       	sei
	printf("\n--------------------\n\nNODE 1 \n\n ---------------------\n");
     f30:	89 ec       	ldi	r24, 0xC9	; 201
     f32:	92 e0       	ldi	r25, 0x02	; 2
     f34:	0e 94 17 09 	call	0x122e	; 0x122e <puts>
	
	/*IKKE FJRN*/
	menu_setup();
     f38:	0e 94 c9 03 	call	0x792	; 0x792 <menu_setup>
	read_highscore_list();
     f3c:	0e 94 a4 02 	call	0x548	; 0x548 <read_highscore_list>
	oled_loading_game();
     f40:	0e 94 43 06 	call	0xc86	; 0xc86 <oled_loading_game>
				break;
		_delay_ms(10);
		}
	}*/
	return 0;
}
     f44:	80 e0       	ldi	r24, 0x00	; 0
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	08 95       	ret

00000f4a <malloc>:
     f4a:	cf 93       	push	r28
     f4c:	df 93       	push	r29
     f4e:	82 30       	cpi	r24, 0x02	; 2
     f50:	91 05       	cpc	r25, r1
     f52:	10 f4       	brcc	.+4      	; 0xf58 <malloc+0xe>
     f54:	82 e0       	ldi	r24, 0x02	; 2
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	e0 91 41 03 	lds	r30, 0x0341
     f5c:	f0 91 42 03 	lds	r31, 0x0342
     f60:	20 e0       	ldi	r18, 0x00	; 0
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	a0 e0       	ldi	r26, 0x00	; 0
     f66:	b0 e0       	ldi	r27, 0x00	; 0
     f68:	30 97       	sbiw	r30, 0x00	; 0
     f6a:	39 f1       	breq	.+78     	; 0xfba <malloc+0x70>
     f6c:	40 81       	ld	r20, Z
     f6e:	51 81       	ldd	r21, Z+1	; 0x01
     f70:	48 17       	cp	r20, r24
     f72:	59 07       	cpc	r21, r25
     f74:	b8 f0       	brcs	.+46     	; 0xfa4 <malloc+0x5a>
     f76:	48 17       	cp	r20, r24
     f78:	59 07       	cpc	r21, r25
     f7a:	71 f4       	brne	.+28     	; 0xf98 <malloc+0x4e>
     f7c:	82 81       	ldd	r24, Z+2	; 0x02
     f7e:	93 81       	ldd	r25, Z+3	; 0x03
     f80:	10 97       	sbiw	r26, 0x00	; 0
     f82:	29 f0       	breq	.+10     	; 0xf8e <malloc+0x44>
     f84:	13 96       	adiw	r26, 0x03	; 3
     f86:	9c 93       	st	X, r25
     f88:	8e 93       	st	-X, r24
     f8a:	12 97       	sbiw	r26, 0x02	; 2
     f8c:	2c c0       	rjmp	.+88     	; 0xfe6 <malloc+0x9c>
     f8e:	90 93 42 03 	sts	0x0342, r25
     f92:	80 93 41 03 	sts	0x0341, r24
     f96:	27 c0       	rjmp	.+78     	; 0xfe6 <malloc+0x9c>
     f98:	21 15       	cp	r18, r1
     f9a:	31 05       	cpc	r19, r1
     f9c:	31 f0       	breq	.+12     	; 0xfaa <malloc+0x60>
     f9e:	42 17       	cp	r20, r18
     fa0:	53 07       	cpc	r21, r19
     fa2:	18 f0       	brcs	.+6      	; 0xfaa <malloc+0x60>
     fa4:	a9 01       	movw	r20, r18
     fa6:	db 01       	movw	r26, r22
     fa8:	01 c0       	rjmp	.+2      	; 0xfac <malloc+0x62>
     faa:	ef 01       	movw	r28, r30
     fac:	9a 01       	movw	r18, r20
     fae:	bd 01       	movw	r22, r26
     fb0:	df 01       	movw	r26, r30
     fb2:	02 80       	ldd	r0, Z+2	; 0x02
     fb4:	f3 81       	ldd	r31, Z+3	; 0x03
     fb6:	e0 2d       	mov	r30, r0
     fb8:	d7 cf       	rjmp	.-82     	; 0xf68 <malloc+0x1e>
     fba:	21 15       	cp	r18, r1
     fbc:	31 05       	cpc	r19, r1
     fbe:	f9 f0       	breq	.+62     	; 0xffe <malloc+0xb4>
     fc0:	28 1b       	sub	r18, r24
     fc2:	39 0b       	sbc	r19, r25
     fc4:	24 30       	cpi	r18, 0x04	; 4
     fc6:	31 05       	cpc	r19, r1
     fc8:	80 f4       	brcc	.+32     	; 0xfea <malloc+0xa0>
     fca:	8a 81       	ldd	r24, Y+2	; 0x02
     fcc:	9b 81       	ldd	r25, Y+3	; 0x03
     fce:	61 15       	cp	r22, r1
     fd0:	71 05       	cpc	r23, r1
     fd2:	21 f0       	breq	.+8      	; 0xfdc <malloc+0x92>
     fd4:	fb 01       	movw	r30, r22
     fd6:	93 83       	std	Z+3, r25	; 0x03
     fd8:	82 83       	std	Z+2, r24	; 0x02
     fda:	04 c0       	rjmp	.+8      	; 0xfe4 <malloc+0x9a>
     fdc:	90 93 42 03 	sts	0x0342, r25
     fe0:	80 93 41 03 	sts	0x0341, r24
     fe4:	fe 01       	movw	r30, r28
     fe6:	32 96       	adiw	r30, 0x02	; 2
     fe8:	44 c0       	rjmp	.+136    	; 0x1072 <malloc+0x128>
     fea:	fe 01       	movw	r30, r28
     fec:	e2 0f       	add	r30, r18
     fee:	f3 1f       	adc	r31, r19
     ff0:	81 93       	st	Z+, r24
     ff2:	91 93       	st	Z+, r25
     ff4:	22 50       	subi	r18, 0x02	; 2
     ff6:	31 09       	sbc	r19, r1
     ff8:	39 83       	std	Y+1, r19	; 0x01
     ffa:	28 83       	st	Y, r18
     ffc:	3a c0       	rjmp	.+116    	; 0x1072 <malloc+0x128>
     ffe:	20 91 3f 03 	lds	r18, 0x033F
    1002:	30 91 40 03 	lds	r19, 0x0340
    1006:	23 2b       	or	r18, r19
    1008:	41 f4       	brne	.+16     	; 0x101a <malloc+0xd0>
    100a:	20 91 02 01 	lds	r18, 0x0102
    100e:	30 91 03 01 	lds	r19, 0x0103
    1012:	30 93 40 03 	sts	0x0340, r19
    1016:	20 93 3f 03 	sts	0x033F, r18
    101a:	20 91 00 01 	lds	r18, 0x0100
    101e:	30 91 01 01 	lds	r19, 0x0101
    1022:	21 15       	cp	r18, r1
    1024:	31 05       	cpc	r19, r1
    1026:	41 f4       	brne	.+16     	; 0x1038 <malloc+0xee>
    1028:	2d b7       	in	r18, 0x3d	; 61
    102a:	3e b7       	in	r19, 0x3e	; 62
    102c:	40 91 04 01 	lds	r20, 0x0104
    1030:	50 91 05 01 	lds	r21, 0x0105
    1034:	24 1b       	sub	r18, r20
    1036:	35 0b       	sbc	r19, r21
    1038:	e0 91 3f 03 	lds	r30, 0x033F
    103c:	f0 91 40 03 	lds	r31, 0x0340
    1040:	e2 17       	cp	r30, r18
    1042:	f3 07       	cpc	r31, r19
    1044:	a0 f4       	brcc	.+40     	; 0x106e <malloc+0x124>
    1046:	2e 1b       	sub	r18, r30
    1048:	3f 0b       	sbc	r19, r31
    104a:	28 17       	cp	r18, r24
    104c:	39 07       	cpc	r19, r25
    104e:	78 f0       	brcs	.+30     	; 0x106e <malloc+0x124>
    1050:	ac 01       	movw	r20, r24
    1052:	4e 5f       	subi	r20, 0xFE	; 254
    1054:	5f 4f       	sbci	r21, 0xFF	; 255
    1056:	24 17       	cp	r18, r20
    1058:	35 07       	cpc	r19, r21
    105a:	48 f0       	brcs	.+18     	; 0x106e <malloc+0x124>
    105c:	4e 0f       	add	r20, r30
    105e:	5f 1f       	adc	r21, r31
    1060:	50 93 40 03 	sts	0x0340, r21
    1064:	40 93 3f 03 	sts	0x033F, r20
    1068:	81 93       	st	Z+, r24
    106a:	91 93       	st	Z+, r25
    106c:	02 c0       	rjmp	.+4      	; 0x1072 <malloc+0x128>
    106e:	e0 e0       	ldi	r30, 0x00	; 0
    1070:	f0 e0       	ldi	r31, 0x00	; 0
    1072:	cf 01       	movw	r24, r30
    1074:	df 91       	pop	r29
    1076:	cf 91       	pop	r28
    1078:	08 95       	ret

0000107a <free>:
    107a:	cf 93       	push	r28
    107c:	df 93       	push	r29
    107e:	00 97       	sbiw	r24, 0x00	; 0
    1080:	09 f4       	brne	.+2      	; 0x1084 <free+0xa>
    1082:	87 c0       	rjmp	.+270    	; 0x1192 <free+0x118>
    1084:	fc 01       	movw	r30, r24
    1086:	32 97       	sbiw	r30, 0x02	; 2
    1088:	13 82       	std	Z+3, r1	; 0x03
    108a:	12 82       	std	Z+2, r1	; 0x02
    108c:	c0 91 41 03 	lds	r28, 0x0341
    1090:	d0 91 42 03 	lds	r29, 0x0342
    1094:	20 97       	sbiw	r28, 0x00	; 0
    1096:	81 f4       	brne	.+32     	; 0x10b8 <free+0x3e>
    1098:	20 81       	ld	r18, Z
    109a:	31 81       	ldd	r19, Z+1	; 0x01
    109c:	28 0f       	add	r18, r24
    109e:	39 1f       	adc	r19, r25
    10a0:	80 91 3f 03 	lds	r24, 0x033F
    10a4:	90 91 40 03 	lds	r25, 0x0340
    10a8:	82 17       	cp	r24, r18
    10aa:	93 07       	cpc	r25, r19
    10ac:	79 f5       	brne	.+94     	; 0x110c <free+0x92>
    10ae:	f0 93 40 03 	sts	0x0340, r31
    10b2:	e0 93 3f 03 	sts	0x033F, r30
    10b6:	6d c0       	rjmp	.+218    	; 0x1192 <free+0x118>
    10b8:	de 01       	movw	r26, r28
    10ba:	20 e0       	ldi	r18, 0x00	; 0
    10bc:	30 e0       	ldi	r19, 0x00	; 0
    10be:	ae 17       	cp	r26, r30
    10c0:	bf 07       	cpc	r27, r31
    10c2:	50 f4       	brcc	.+20     	; 0x10d8 <free+0x5e>
    10c4:	12 96       	adiw	r26, 0x02	; 2
    10c6:	4d 91       	ld	r20, X+
    10c8:	5c 91       	ld	r21, X
    10ca:	13 97       	sbiw	r26, 0x03	; 3
    10cc:	9d 01       	movw	r18, r26
    10ce:	41 15       	cp	r20, r1
    10d0:	51 05       	cpc	r21, r1
    10d2:	09 f1       	breq	.+66     	; 0x1116 <free+0x9c>
    10d4:	da 01       	movw	r26, r20
    10d6:	f3 cf       	rjmp	.-26     	; 0x10be <free+0x44>
    10d8:	b3 83       	std	Z+3, r27	; 0x03
    10da:	a2 83       	std	Z+2, r26	; 0x02
    10dc:	40 81       	ld	r20, Z
    10de:	51 81       	ldd	r21, Z+1	; 0x01
    10e0:	84 0f       	add	r24, r20
    10e2:	95 1f       	adc	r25, r21
    10e4:	8a 17       	cp	r24, r26
    10e6:	9b 07       	cpc	r25, r27
    10e8:	71 f4       	brne	.+28     	; 0x1106 <free+0x8c>
    10ea:	8d 91       	ld	r24, X+
    10ec:	9c 91       	ld	r25, X
    10ee:	11 97       	sbiw	r26, 0x01	; 1
    10f0:	84 0f       	add	r24, r20
    10f2:	95 1f       	adc	r25, r21
    10f4:	02 96       	adiw	r24, 0x02	; 2
    10f6:	91 83       	std	Z+1, r25	; 0x01
    10f8:	80 83       	st	Z, r24
    10fa:	12 96       	adiw	r26, 0x02	; 2
    10fc:	8d 91       	ld	r24, X+
    10fe:	9c 91       	ld	r25, X
    1100:	13 97       	sbiw	r26, 0x03	; 3
    1102:	93 83       	std	Z+3, r25	; 0x03
    1104:	82 83       	std	Z+2, r24	; 0x02
    1106:	21 15       	cp	r18, r1
    1108:	31 05       	cpc	r19, r1
    110a:	29 f4       	brne	.+10     	; 0x1116 <free+0x9c>
    110c:	f0 93 42 03 	sts	0x0342, r31
    1110:	e0 93 41 03 	sts	0x0341, r30
    1114:	3e c0       	rjmp	.+124    	; 0x1192 <free+0x118>
    1116:	d9 01       	movw	r26, r18
    1118:	13 96       	adiw	r26, 0x03	; 3
    111a:	fc 93       	st	X, r31
    111c:	ee 93       	st	-X, r30
    111e:	12 97       	sbiw	r26, 0x02	; 2
    1120:	4d 91       	ld	r20, X+
    1122:	5d 91       	ld	r21, X+
    1124:	a4 0f       	add	r26, r20
    1126:	b5 1f       	adc	r27, r21
    1128:	ea 17       	cp	r30, r26
    112a:	fb 07       	cpc	r31, r27
    112c:	79 f4       	brne	.+30     	; 0x114c <free+0xd2>
    112e:	80 81       	ld	r24, Z
    1130:	91 81       	ldd	r25, Z+1	; 0x01
    1132:	84 0f       	add	r24, r20
    1134:	95 1f       	adc	r25, r21
    1136:	02 96       	adiw	r24, 0x02	; 2
    1138:	d9 01       	movw	r26, r18
    113a:	11 96       	adiw	r26, 0x01	; 1
    113c:	9c 93       	st	X, r25
    113e:	8e 93       	st	-X, r24
    1140:	82 81       	ldd	r24, Z+2	; 0x02
    1142:	93 81       	ldd	r25, Z+3	; 0x03
    1144:	13 96       	adiw	r26, 0x03	; 3
    1146:	9c 93       	st	X, r25
    1148:	8e 93       	st	-X, r24
    114a:	12 97       	sbiw	r26, 0x02	; 2
    114c:	e0 e0       	ldi	r30, 0x00	; 0
    114e:	f0 e0       	ldi	r31, 0x00	; 0
    1150:	8a 81       	ldd	r24, Y+2	; 0x02
    1152:	9b 81       	ldd	r25, Y+3	; 0x03
    1154:	00 97       	sbiw	r24, 0x00	; 0
    1156:	19 f0       	breq	.+6      	; 0x115e <free+0xe4>
    1158:	fe 01       	movw	r30, r28
    115a:	ec 01       	movw	r28, r24
    115c:	f9 cf       	rjmp	.-14     	; 0x1150 <free+0xd6>
    115e:	ce 01       	movw	r24, r28
    1160:	02 96       	adiw	r24, 0x02	; 2
    1162:	28 81       	ld	r18, Y
    1164:	39 81       	ldd	r19, Y+1	; 0x01
    1166:	82 0f       	add	r24, r18
    1168:	93 1f       	adc	r25, r19
    116a:	20 91 3f 03 	lds	r18, 0x033F
    116e:	30 91 40 03 	lds	r19, 0x0340
    1172:	28 17       	cp	r18, r24
    1174:	39 07       	cpc	r19, r25
    1176:	69 f4       	brne	.+26     	; 0x1192 <free+0x118>
    1178:	30 97       	sbiw	r30, 0x00	; 0
    117a:	29 f4       	brne	.+10     	; 0x1186 <free+0x10c>
    117c:	10 92 42 03 	sts	0x0342, r1
    1180:	10 92 41 03 	sts	0x0341, r1
    1184:	02 c0       	rjmp	.+4      	; 0x118a <free+0x110>
    1186:	13 82       	std	Z+3, r1	; 0x03
    1188:	12 82       	std	Z+2, r1	; 0x02
    118a:	d0 93 40 03 	sts	0x0340, r29
    118e:	c0 93 3f 03 	sts	0x033F, r28
    1192:	df 91       	pop	r29
    1194:	cf 91       	pop	r28
    1196:	08 95       	ret

00001198 <fdevopen>:
    1198:	0f 93       	push	r16
    119a:	1f 93       	push	r17
    119c:	cf 93       	push	r28
    119e:	df 93       	push	r29
    11a0:	ec 01       	movw	r28, r24
    11a2:	8b 01       	movw	r16, r22
    11a4:	00 97       	sbiw	r24, 0x00	; 0
    11a6:	31 f4       	brne	.+12     	; 0x11b4 <fdevopen+0x1c>
    11a8:	61 15       	cp	r22, r1
    11aa:	71 05       	cpc	r23, r1
    11ac:	19 f4       	brne	.+6      	; 0x11b4 <fdevopen+0x1c>
    11ae:	80 e0       	ldi	r24, 0x00	; 0
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	38 c0       	rjmp	.+112    	; 0x1224 <fdevopen+0x8c>
    11b4:	6e e0       	ldi	r22, 0x0E	; 14
    11b6:	70 e0       	ldi	r23, 0x00	; 0
    11b8:	81 e0       	ldi	r24, 0x01	; 1
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	0e 94 44 09 	call	0x1288	; 0x1288 <calloc>
    11c0:	fc 01       	movw	r30, r24
    11c2:	00 97       	sbiw	r24, 0x00	; 0
    11c4:	a1 f3       	breq	.-24     	; 0x11ae <fdevopen+0x16>
    11c6:	80 e8       	ldi	r24, 0x80	; 128
    11c8:	83 83       	std	Z+3, r24	; 0x03
    11ca:	01 15       	cp	r16, r1
    11cc:	11 05       	cpc	r17, r1
    11ce:	71 f0       	breq	.+28     	; 0x11ec <fdevopen+0x54>
    11d0:	13 87       	std	Z+11, r17	; 0x0b
    11d2:	02 87       	std	Z+10, r16	; 0x0a
    11d4:	81 e8       	ldi	r24, 0x81	; 129
    11d6:	83 83       	std	Z+3, r24	; 0x03
    11d8:	80 91 43 03 	lds	r24, 0x0343
    11dc:	90 91 44 03 	lds	r25, 0x0344
    11e0:	89 2b       	or	r24, r25
    11e2:	21 f4       	brne	.+8      	; 0x11ec <fdevopen+0x54>
    11e4:	f0 93 44 03 	sts	0x0344, r31
    11e8:	e0 93 43 03 	sts	0x0343, r30
    11ec:	20 97       	sbiw	r28, 0x00	; 0
    11ee:	c9 f0       	breq	.+50     	; 0x1222 <fdevopen+0x8a>
    11f0:	d1 87       	std	Z+9, r29	; 0x09
    11f2:	c0 87       	std	Z+8, r28	; 0x08
    11f4:	83 81       	ldd	r24, Z+3	; 0x03
    11f6:	82 60       	ori	r24, 0x02	; 2
    11f8:	83 83       	std	Z+3, r24	; 0x03
    11fa:	80 91 45 03 	lds	r24, 0x0345
    11fe:	90 91 46 03 	lds	r25, 0x0346
    1202:	89 2b       	or	r24, r25
    1204:	71 f4       	brne	.+28     	; 0x1222 <fdevopen+0x8a>
    1206:	f0 93 46 03 	sts	0x0346, r31
    120a:	e0 93 45 03 	sts	0x0345, r30
    120e:	80 91 47 03 	lds	r24, 0x0347
    1212:	90 91 48 03 	lds	r25, 0x0348
    1216:	89 2b       	or	r24, r25
    1218:	21 f4       	brne	.+8      	; 0x1222 <fdevopen+0x8a>
    121a:	f0 93 48 03 	sts	0x0348, r31
    121e:	e0 93 47 03 	sts	0x0347, r30
    1222:	cf 01       	movw	r24, r30
    1224:	df 91       	pop	r29
    1226:	cf 91       	pop	r28
    1228:	1f 91       	pop	r17
    122a:	0f 91       	pop	r16
    122c:	08 95       	ret

0000122e <puts>:
    122e:	0f 93       	push	r16
    1230:	1f 93       	push	r17
    1232:	cf 93       	push	r28
    1234:	df 93       	push	r29
    1236:	e0 91 45 03 	lds	r30, 0x0345
    123a:	f0 91 46 03 	lds	r31, 0x0346
    123e:	23 81       	ldd	r18, Z+3	; 0x03
    1240:	21 ff       	sbrs	r18, 1
    1242:	1b c0       	rjmp	.+54     	; 0x127a <puts+0x4c>
    1244:	ec 01       	movw	r28, r24
    1246:	00 e0       	ldi	r16, 0x00	; 0
    1248:	10 e0       	ldi	r17, 0x00	; 0
    124a:	89 91       	ld	r24, Y+
    124c:	60 91 45 03 	lds	r22, 0x0345
    1250:	70 91 46 03 	lds	r23, 0x0346
    1254:	db 01       	movw	r26, r22
    1256:	18 96       	adiw	r26, 0x08	; 8
    1258:	ed 91       	ld	r30, X+
    125a:	fc 91       	ld	r31, X
    125c:	19 97       	sbiw	r26, 0x09	; 9
    125e:	88 23       	and	r24, r24
    1260:	31 f0       	breq	.+12     	; 0x126e <puts+0x40>
    1262:	09 95       	icall
    1264:	89 2b       	or	r24, r25
    1266:	89 f3       	breq	.-30     	; 0x124a <puts+0x1c>
    1268:	0f ef       	ldi	r16, 0xFF	; 255
    126a:	1f ef       	ldi	r17, 0xFF	; 255
    126c:	ee cf       	rjmp	.-36     	; 0x124a <puts+0x1c>
    126e:	8a e0       	ldi	r24, 0x0A	; 10
    1270:	09 95       	icall
    1272:	89 2b       	or	r24, r25
    1274:	11 f4       	brne	.+4      	; 0x127a <puts+0x4c>
    1276:	c8 01       	movw	r24, r16
    1278:	02 c0       	rjmp	.+4      	; 0x127e <puts+0x50>
    127a:	8f ef       	ldi	r24, 0xFF	; 255
    127c:	9f ef       	ldi	r25, 0xFF	; 255
    127e:	df 91       	pop	r29
    1280:	cf 91       	pop	r28
    1282:	1f 91       	pop	r17
    1284:	0f 91       	pop	r16
    1286:	08 95       	ret

00001288 <calloc>:
    1288:	0f 93       	push	r16
    128a:	1f 93       	push	r17
    128c:	cf 93       	push	r28
    128e:	df 93       	push	r29
    1290:	86 9f       	mul	r24, r22
    1292:	80 01       	movw	r16, r0
    1294:	87 9f       	mul	r24, r23
    1296:	10 0d       	add	r17, r0
    1298:	96 9f       	mul	r25, r22
    129a:	10 0d       	add	r17, r0
    129c:	11 24       	eor	r1, r1
    129e:	c8 01       	movw	r24, r16
    12a0:	0e 94 a5 07 	call	0xf4a	; 0xf4a <malloc>
    12a4:	ec 01       	movw	r28, r24
    12a6:	00 97       	sbiw	r24, 0x00	; 0
    12a8:	29 f0       	breq	.+10     	; 0x12b4 <calloc+0x2c>
    12aa:	a8 01       	movw	r20, r16
    12ac:	60 e0       	ldi	r22, 0x00	; 0
    12ae:	70 e0       	ldi	r23, 0x00	; 0
    12b0:	0e 94 60 09 	call	0x12c0	; 0x12c0 <memset>
    12b4:	ce 01       	movw	r24, r28
    12b6:	df 91       	pop	r29
    12b8:	cf 91       	pop	r28
    12ba:	1f 91       	pop	r17
    12bc:	0f 91       	pop	r16
    12be:	08 95       	ret

000012c0 <memset>:
    12c0:	dc 01       	movw	r26, r24
    12c2:	01 c0       	rjmp	.+2      	; 0x12c6 <memset+0x6>
    12c4:	6d 93       	st	X+, r22
    12c6:	41 50       	subi	r20, 0x01	; 1
    12c8:	50 40       	sbci	r21, 0x00	; 0
    12ca:	e0 f7       	brcc	.-8      	; 0x12c4 <memset+0x4>
    12cc:	08 95       	ret

000012ce <_exit>:
    12ce:	f8 94       	cli

000012d0 <__stop_program>:
    12d0:	ff cf       	rjmp	.-2      	; 0x12d0 <__stop_program>
